
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:03:37 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32D/fmul.d.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmul.d instruction of the RISC-V RV32FD_Zicsr,RV64FD_Zicsr extension for the fmul.d_b9 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IFD_Zicsr,RV64IFD_Zicsr")

.section .text.init
.org 0x80
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*D.*);def TEST_CASE_1=True;",fmul.d_b9)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:
// rs1 == rs2 == rd, rs1==f21, rs2==f21, rd==f21,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x369 and fm2 == 0x6d601ad376ab9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f21; op2:f21; dest:f21; op1val:0x0; op2val:0x0;
   valaddr_reg:x3; val_offset:0*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f21, f21, f21, dyn, 0, 0, x3, 0*FLEN/8, x4, x1, x2)

inst_1:
// rs1 == rd != rs2, rs1==f26, rs2==f17, rd==f26,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x369 and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f26; op2:f17; dest:f26; op1val:0x0; op2val:0x369fffffffe00000;
   valaddr_reg:x3; val_offset:2*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f26, f26, f17, dyn, 0, 0, x3, 2*FLEN/8, x4, x1, x2)

inst_2:
// rs1 == rs2 != rd, rs1==f13, rs2==f13, rd==f19,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x36a and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f13; op2:f13; dest:f19; op1val:0x0; op2val:0x0;
   valaddr_reg:x3; val_offset:4*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f19, f13, f13, dyn, 0, 0, x3, 4*FLEN/8, x4, x1, x2)

inst_3:
// rs2 == rd != rs1, rs1==f7, rs2==f11, rd==f11,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x36b and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f7; op2:f11; dest:f11; op1val:0x0; op2val:0x36bffffffff80000;
   valaddr_reg:x3; val_offset:6*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f11, f7, f11, dyn, 0, 0, x3, 6*FLEN/8, x4, x1, x2)

inst_4:
// rs1 != rs2  and rs1 != rd and rs2 != rd, rs1==f14, rs2==f5, rd==f10,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x36c and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f14; op2:f5; dest:f10; op1val:0x0; op2val:0x36cffffffffc0000;
   valaddr_reg:x3; val_offset:8*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f10, f14, f5, dyn, 0, 0, x3, 8*FLEN/8, x4, x1, x2)

inst_5:
// rs1==f0, rs2==f8, rd==f27,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x36d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f0; op2:f8; dest:f27; op1val:0x0; op2val:0x36dffffffffe0000;
   valaddr_reg:x3; val_offset:10*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f27, f0, f8, dyn, 0, 0, x3, 10*FLEN/8, x4, x1, x2)

inst_6:
// rs1==f12, rs2==f23, rd==f5,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x36e and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f12; op2:f23; dest:f5; op1val:0x0; op2val:0x36efffffffff0000;
   valaddr_reg:x3; val_offset:12*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f5, f12, f23, dyn, 0, 0, x3, 12*FLEN/8, x4, x1, x2)

inst_7:
// rs1==f20, rs2==f6, rd==f30,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x36f and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f20; op2:f6; dest:f30; op1val:0x0; op2val:0x36ffffffffff8000;
   valaddr_reg:x3; val_offset:14*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f30, f20, f6, dyn, 0, 0, x3, 14*FLEN/8, x4, x1, x2)

inst_8:
// rs1==f30, rs2==f22, rd==f15,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x370 and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f22; dest:f15; op1val:0x0; op2val:0x370fffffffffc000;
   valaddr_reg:x3; val_offset:16*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f15, f30, f22, dyn, 0, 0, x3, 16*FLEN/8, x4, x1, x2)

inst_9:
// rs1==f15, rs2==f28, rd==f18,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x371 and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f15; op2:f28; dest:f18; op1val:0x0; op2val:0x371fffffffffe000;
   valaddr_reg:x3; val_offset:18*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f18, f15, f28, dyn, 0, 0, x3, 18*FLEN/8, x4, x1, x2)

inst_10:
// rs1==f18, rs2==f26, rd==f6,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x372 and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f18; op2:f26; dest:f6; op1val:0x0; op2val:0x372ffffffffff000;
   valaddr_reg:x3; val_offset:20*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f6, f18, f26, dyn, 0, 0, x3, 20*FLEN/8, x4, x1, x2)

inst_11:
// rs1==f3, rs2==f27, rd==f14,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x373 and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f3; op2:f27; dest:f14; op1val:0x0; op2val:0x373ffffffffff800;
   valaddr_reg:x3; val_offset:22*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f14, f3, f27, dyn, 0, 0, x3, 22*FLEN/8, x4, x1, x2)

inst_12:
// rs1==f19, rs2==f0, rd==f1,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x374 and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f19; op2:f0; dest:f1; op1val:0x0; op2val:0x374ffffffffffc00;
   valaddr_reg:x3; val_offset:24*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f1, f19, f0, dyn, 0, 0, x3, 24*FLEN/8, x4, x1, x2)

inst_13:
// rs1==f22, rs2==f14, rd==f13,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x375 and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f22; op2:f14; dest:f13; op1val:0x0; op2val:0x375ffffffffffe00;
   valaddr_reg:x3; val_offset:26*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f13, f22, f14, dyn, 0, 0, x3, 26*FLEN/8, x4, x1, x2)

inst_14:
// rs1==f24, rs2==f25, rd==f17,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x376 and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f24; op2:f25; dest:f17; op1val:0x0; op2val:0x376fffffffffff00;
   valaddr_reg:x3; val_offset:28*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f17, f24, f25, dyn, 0, 0, x3, 28*FLEN/8, x4, x1, x2)

inst_15:
// rs1==f17, rs2==f9, rd==f2,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x377 and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f17; op2:f9; dest:f2; op1val:0x0; op2val:0x377fffffffffff80;
   valaddr_reg:x3; val_offset:30*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f2, f17, f9, dyn, 0, 0, x3, 30*FLEN/8, x4, x1, x2)

inst_16:
// rs1==f28, rs2==f16, rd==f3,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x378 and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f28; op2:f16; dest:f3; op1val:0x0; op2val:0x378fffffffffffc0;
   valaddr_reg:x3; val_offset:32*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f3, f28, f16, dyn, 0, 0, x3, 32*FLEN/8, x4, x1, x2)

inst_17:
// rs1==f29, rs2==f3, rd==f31,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x379 and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f29; op2:f3; dest:f31; op1val:0x0; op2val:0x379fffffffffffe0;
   valaddr_reg:x3; val_offset:34*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f29, f3, dyn, 0, 0, x3, 34*FLEN/8, x4, x1, x2)

inst_18:
// rs1==f1, rs2==f10, rd==f24,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37a and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f1; op2:f10; dest:f24; op1val:0x0; op2val:0x37affffffffffff0;
   valaddr_reg:x3; val_offset:36*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f24, f1, f10, dyn, 0, 0, x3, 36*FLEN/8, x4, x1, x2)

inst_19:
// rs1==f23, rs2==f7, rd==f12,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37b and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f23; op2:f7; dest:f12; op1val:0x0; op2val:0x37b9999999999998;
   valaddr_reg:x3; val_offset:38*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f12, f23, f7, dyn, 0, 0, x3, 38*FLEN/8, x4, x1, x2)

inst_20:
// rs1==f8, rs2==f12, rd==f16,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37b and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f8; op2:f12; dest:f16; op1val:0x0; op2val:0x37bffffffffffff8;
   valaddr_reg:x3; val_offset:40*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f16, f8, f12, dyn, 0, 0, x3, 40*FLEN/8, x4, x1, x2)

inst_21:
// rs1==f6, rs2==f30, rd==f29,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37c and fm2 == 0x2492492492490 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f6; op2:f30; dest:f29; op1val:0x0; op2val:0x37c2492492492490;
   valaddr_reg:x3; val_offset:42*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f29, f6, f30, dyn, 0, 0, x3, 42*FLEN/8, x4, x1, x2)

inst_22:
// rs1==f11, rs2==f20, rd==f7,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37c and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f11; op2:f20; dest:f7; op1val:0x0; op2val:0x37c9999999999998;
   valaddr_reg:x3; val_offset:44*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f7, f11, f20, dyn, 0, 0, x3, 44*FLEN/8, x4, x1, x2)

inst_23:
// rs1==f10, rs2==f1, rd==f25,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37c and fm2 == 0xb6db6db6db6d8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f10; op2:f1; dest:f25; op1val:0x0; op2val:0x37cb6db6db6db6d8;
   valaddr_reg:x3; val_offset:46*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f25, f10, f1, dyn, 0, 0, x3, 46*FLEN/8, x4, x1, x2)

inst_24:
// rs1==f16, rs2==f29, rd==f23,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37c and fm2 == 0xddddddddddddc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f16; op2:f29; dest:f23; op1val:0x0; op2val:0x37cddddddddddddc;
   valaddr_reg:x3; val_offset:48*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f23, f16, f29, dyn, 0, 0, x3, 48*FLEN/8, x4, x1, x2)

inst_25:
// rs1==f4, rs2==f19, rd==f22,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37c and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f4; op2:f19; dest:f22; op1val:0x0; op2val:0x37cffffffffffffc;
   valaddr_reg:x3; val_offset:50*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f22, f4, f19, dyn, 0, 0, x3, 50*FLEN/8, x4, x1, x2)

inst_26:
// rs1==f27, rs2==f4, rd==f0,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f27; op2:f4; dest:f0; op1val:0x0; op2val:0x37d0000000000000;
   valaddr_reg:x3; val_offset:52*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f0, f27, f4, dyn, 0, 0, x3, 52*FLEN/8, x4, x1, x2)

inst_27:
// rs1==f31, rs2==f2, rd==f9,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x1111111111110 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f31; op2:f2; dest:f9; op1val:0x0; op2val:0x37d1111111111110;
   valaddr_reg:x3; val_offset:54*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f9, f31, f2, dyn, 0, 0, x3, 54*FLEN/8, x4, x1, x2)

inst_28:
// rs1==f25, rs2==f18, rd==f4,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x3333333333332 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f25; op2:f18; dest:f4; op1val:0x0; op2val:0x37d3333333333332;
   valaddr_reg:x3; val_offset:56*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f4, f25, f18, dyn, 0, 0, x3, 56*FLEN/8, x4, x1, x2)

inst_29:
// rs1==f9, rs2==f24, rd==f20,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x6db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f9; op2:f24; dest:f20; op1val:0x0; op2val:0x37d6db6db6db6db6;
   valaddr_reg:x3; val_offset:58*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f20, f9, f24, dyn, 0, 0, x3, 58*FLEN/8, x4, x1, x2)

inst_30:
// rs1==f5, rs2==f15, rd==f28,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f5; op2:f15; dest:f28; op1val:0x0; op2val:0x37d8000000000000;
   valaddr_reg:x3; val_offset:60*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f28, f5, f15, dyn, 0, 0, x3, 60*FLEN/8, x4, x1, x2)

inst_31:
// rs1==f2, rs2==f31, rd==f8,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f2; op2:f31; dest:f8; op1val:0x0; op2val:0x37d9999999999998;
   valaddr_reg:x3; val_offset:62*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f8, f2, f31, dyn, 0, 0, x3, 62*FLEN/8, x4, x1, x2)

inst_32:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xb6db6db6db6da and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37db6db6db6db6da;
   valaddr_reg:x3; val_offset:64*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 64*FLEN/8, x4, x1, x2)

inst_33:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dc000000000000;
   valaddr_reg:x3; val_offset:66*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 66*FLEN/8, x4, x1, x2)

inst_34:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37de000000000000;
   valaddr_reg:x3; val_offset:68*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 68*FLEN/8, x4, x1, x2)

inst_35:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37df000000000000;
   valaddr_reg:x3; val_offset:70*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 70*FLEN/8, x4, x1, x2)

inst_36:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37df800000000000;
   valaddr_reg:x3; val_offset:72*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 72*FLEN/8, x4, x1, x2)

inst_37:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfc00000000000;
   valaddr_reg:x3; val_offset:74*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 74*FLEN/8, x4, x1, x2)

inst_38:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfe00000000000;
   valaddr_reg:x3; val_offset:76*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 76*FLEN/8, x4, x1, x2)

inst_39:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dff00000000000;
   valaddr_reg:x3; val_offset:78*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 78*FLEN/8, x4, x1, x2)

inst_40:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dff80000000000;
   valaddr_reg:x3; val_offset:80*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 80*FLEN/8, x4, x1, x2)

inst_41:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffc0000000000;
   valaddr_reg:x3; val_offset:82*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 82*FLEN/8, x4, x1, x2)

inst_42:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffe0000000000;
   valaddr_reg:x3; val_offset:84*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 84*FLEN/8, x4, x1, x2)

inst_43:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfff0000000000;
   valaddr_reg:x3; val_offset:86*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 86*FLEN/8, x4, x1, x2)

inst_44:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfff8000000000;
   valaddr_reg:x3; val_offset:88*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 88*FLEN/8, x4, x1, x2)

inst_45:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffc000000000;
   valaddr_reg:x3; val_offset:90*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 90*FLEN/8, x4, x1, x2)

inst_46:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffe000000000;
   valaddr_reg:x3; val_offset:92*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 92*FLEN/8, x4, x1, x2)

inst_47:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffff000000000;
   valaddr_reg:x3; val_offset:94*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 94*FLEN/8, x4, x1, x2)

inst_48:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffff800000000;
   valaddr_reg:x3; val_offset:96*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 96*FLEN/8, x4, x1, x2)

inst_49:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffc00000000;
   valaddr_reg:x3; val_offset:98*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 98*FLEN/8, x4, x1, x2)

inst_50:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffe00000000;
   valaddr_reg:x3; val_offset:100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 100*FLEN/8, x4, x1, x2)

inst_51:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffff00000000;
   valaddr_reg:x3; val_offset:102*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 102*FLEN/8, x4, x1, x2)

inst_52:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffff80000000;
   valaddr_reg:x3; val_offset:104*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 104*FLEN/8, x4, x1, x2)

inst_53:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffffc0000000;
   valaddr_reg:x3; val_offset:106*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 106*FLEN/8, x4, x1, x2)

inst_54:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffffe0000000;
   valaddr_reg:x3; val_offset:108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 108*FLEN/8, x4, x1, x2)

inst_55:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffff0000000;
   valaddr_reg:x3; val_offset:110*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 110*FLEN/8, x4, x1, x2)

inst_56:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffff8000000;
   valaddr_reg:x3; val_offset:112*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 112*FLEN/8, x4, x1, x2)

inst_57:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffffc000000;
   valaddr_reg:x3; val_offset:114*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 114*FLEN/8, x4, x1, x2)

inst_58:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffffe000000;
   valaddr_reg:x3; val_offset:116*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 116*FLEN/8, x4, x1, x2)

inst_59:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffffff000000;
   valaddr_reg:x3; val_offset:118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 118*FLEN/8, x4, x1, x2)

inst_60:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffffff800000;
   valaddr_reg:x3; val_offset:120*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 120*FLEN/8, x4, x1, x2)

inst_61:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffffffc00000;
   valaddr_reg:x3; val_offset:122*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 122*FLEN/8, x4, x1, x2)

inst_62:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffffffe00000;
   valaddr_reg:x3; val_offset:124*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 124*FLEN/8, x4, x1, x2)

inst_63:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffffff00000;
   valaddr_reg:x3; val_offset:126*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 126*FLEN/8, x4, x1, x2)

inst_64:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffffff80000;
   valaddr_reg:x3; val_offset:128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 128*FLEN/8, x4, x1, x2)

inst_65:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffffffc0000;
   valaddr_reg:x3; val_offset:130*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 130*FLEN/8, x4, x1, x2)

inst_66:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffffffe0000;
   valaddr_reg:x3; val_offset:132*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 132*FLEN/8, x4, x1, x2)

inst_67:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffffffff0000;
   valaddr_reg:x3; val_offset:134*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 134*FLEN/8, x4, x1, x2)

inst_68:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffffffff8000;
   valaddr_reg:x3; val_offset:136*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 136*FLEN/8, x4, x1, x2)

inst_69:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffffffffc000;
   valaddr_reg:x3; val_offset:138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 138*FLEN/8, x4, x1, x2)

inst_70:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffffffffe000;
   valaddr_reg:x3; val_offset:140*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 140*FLEN/8, x4, x1, x2)

inst_71:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffffffff000;
   valaddr_reg:x3; val_offset:142*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 142*FLEN/8, x4, x1, x2)

inst_72:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffffffff800;
   valaddr_reg:x3; val_offset:144*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 144*FLEN/8, x4, x1, x2)

inst_73:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffffffffc00;
   valaddr_reg:x3; val_offset:146*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 146*FLEN/8, x4, x1, x2)

inst_74:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffffffffe00;
   valaddr_reg:x3; val_offset:148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 148*FLEN/8, x4, x1, x2)

inst_75:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffffffffff00;
   valaddr_reg:x3; val_offset:150*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 150*FLEN/8, x4, x1, x2)

inst_76:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffffffffff80;
   valaddr_reg:x3; val_offset:152*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 152*FLEN/8, x4, x1, x2)

inst_77:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffffffffffc0;
   valaddr_reg:x3; val_offset:154*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 154*FLEN/8, x4, x1, x2)

inst_78:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dfffffffffffe0;
   valaddr_reg:x3; val_offset:156*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 156*FLEN/8, x4, x1, x2)

inst_79:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffffffffff0;
   valaddr_reg:x3; val_offset:158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 158*FLEN/8, x4, x1, x2)

inst_80:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffffffffff8;
   valaddr_reg:x3; val_offset:160*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 160*FLEN/8, x4, x1, x2)

inst_81:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffffffffffc;
   valaddr_reg:x3; val_offset:162*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 162*FLEN/8, x4, x1, x2)

inst_82:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x37dffffffffffffe;
   valaddr_reg:x3; val_offset:164*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 164*FLEN/8, x4, x1, x2)

inst_83:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x369 and fm2 == 0x6d601ad376ab9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x3696d601ad376ab9;
   valaddr_reg:x3; val_offset:166*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 166*FLEN/8, x4, x1, x2)

inst_84:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x369 and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x369fffffffe00000;
   valaddr_reg:x3; val_offset:168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 168*FLEN/8, x4, x1, x2)

inst_85:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x36a and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x36affffffff00000;
   valaddr_reg:x3; val_offset:170*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 170*FLEN/8, x4, x1, x2)

inst_86:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x36b and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x36bffffffff80000;
   valaddr_reg:x3; val_offset:172*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 172*FLEN/8, x4, x1, x2)

inst_87:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x36c and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x36cffffffffc0000;
   valaddr_reg:x3; val_offset:174*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 174*FLEN/8, x4, x1, x2)

inst_88:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x36d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x36dffffffffe0000;
   valaddr_reg:x3; val_offset:176*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 176*FLEN/8, x4, x1, x2)

inst_89:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x36e and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x36efffffffff0000;
   valaddr_reg:x3; val_offset:178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 178*FLEN/8, x4, x1, x2)

inst_90:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x36f and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x36ffffffffff8000;
   valaddr_reg:x3; val_offset:180*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 180*FLEN/8, x4, x1, x2)

inst_91:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x370 and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x370fffffffffc000;
   valaddr_reg:x3; val_offset:182*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 182*FLEN/8, x4, x1, x2)

inst_92:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x371 and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x371fffffffffe000;
   valaddr_reg:x3; val_offset:184*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 184*FLEN/8, x4, x1, x2)

inst_93:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x372 and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x372ffffffffff000;
   valaddr_reg:x3; val_offset:186*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 186*FLEN/8, x4, x1, x2)

inst_94:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x373 and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x373ffffffffff800;
   valaddr_reg:x3; val_offset:188*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 188*FLEN/8, x4, x1, x2)

inst_95:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x374 and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x374ffffffffffc00;
   valaddr_reg:x3; val_offset:190*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 190*FLEN/8, x4, x1, x2)

inst_96:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x375 and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x375ffffffffffe00;
   valaddr_reg:x3; val_offset:192*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 192*FLEN/8, x4, x1, x2)

inst_97:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x376 and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x376fffffffffff00;
   valaddr_reg:x3; val_offset:194*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 194*FLEN/8, x4, x1, x2)

inst_98:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x377 and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x377fffffffffff80;
   valaddr_reg:x3; val_offset:196*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 196*FLEN/8, x4, x1, x2)

inst_99:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x378 and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x378fffffffffffc0;
   valaddr_reg:x3; val_offset:198*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 198*FLEN/8, x4, x1, x2)

inst_100:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x379 and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x379fffffffffffe0;
   valaddr_reg:x3; val_offset:200*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 200*FLEN/8, x4, x1, x2)

inst_101:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37a and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37affffffffffff0;
   valaddr_reg:x3; val_offset:202*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 202*FLEN/8, x4, x1, x2)

inst_102:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37b and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37b9999999999998;
   valaddr_reg:x3; val_offset:204*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 204*FLEN/8, x4, x1, x2)

inst_103:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37b and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37bffffffffffff8;
   valaddr_reg:x3; val_offset:206*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 206*FLEN/8, x4, x1, x2)

inst_104:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37c and fm2 == 0x2492492492490 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37c2492492492490;
   valaddr_reg:x3; val_offset:208*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 208*FLEN/8, x4, x1, x2)

inst_105:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37c and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37c9999999999998;
   valaddr_reg:x3; val_offset:210*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 210*FLEN/8, x4, x1, x2)

inst_106:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37c and fm2 == 0xb6db6db6db6d8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37cb6db6db6db6d8;
   valaddr_reg:x3; val_offset:212*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 212*FLEN/8, x4, x1, x2)

inst_107:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37c and fm2 == 0xddddddddddddc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37cddddddddddddc;
   valaddr_reg:x3; val_offset:214*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 214*FLEN/8, x4, x1, x2)

inst_108:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37c and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37cffffffffffffc;
   valaddr_reg:x3; val_offset:216*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 216*FLEN/8, x4, x1, x2)

inst_109:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37d0000000000000;
   valaddr_reg:x3; val_offset:218*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 218*FLEN/8, x4, x1, x2)

inst_110:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x1111111111110 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37d1111111111110;
   valaddr_reg:x3; val_offset:220*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 220*FLEN/8, x4, x1, x2)

inst_111:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x3333333333332 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37d3333333333332;
   valaddr_reg:x3; val_offset:222*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 222*FLEN/8, x4, x1, x2)

inst_112:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x6db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37d6db6db6db6db6;
   valaddr_reg:x3; val_offset:224*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 224*FLEN/8, x4, x1, x2)

inst_113:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37d8000000000000;
   valaddr_reg:x3; val_offset:226*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 226*FLEN/8, x4, x1, x2)

inst_114:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37d9999999999998;
   valaddr_reg:x3; val_offset:228*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 228*FLEN/8, x4, x1, x2)

inst_115:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xb6db6db6db6da and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37db6db6db6db6da;
   valaddr_reg:x3; val_offset:230*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 230*FLEN/8, x4, x1, x2)

inst_116:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dc000000000000;
   valaddr_reg:x3; val_offset:232*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 232*FLEN/8, x4, x1, x2)

inst_117:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37de000000000000;
   valaddr_reg:x3; val_offset:234*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 234*FLEN/8, x4, x1, x2)

inst_118:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37df000000000000;
   valaddr_reg:x3; val_offset:236*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 236*FLEN/8, x4, x1, x2)

inst_119:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37df800000000000;
   valaddr_reg:x3; val_offset:238*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 238*FLEN/8, x4, x1, x2)

inst_120:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfc00000000000;
   valaddr_reg:x3; val_offset:240*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 240*FLEN/8, x4, x1, x2)

inst_121:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfe00000000000;
   valaddr_reg:x3; val_offset:242*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 242*FLEN/8, x4, x1, x2)

inst_122:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dff00000000000;
   valaddr_reg:x3; val_offset:244*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 244*FLEN/8, x4, x1, x2)

inst_123:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dff80000000000;
   valaddr_reg:x3; val_offset:246*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 246*FLEN/8, x4, x1, x2)

inst_124:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffc0000000000;
   valaddr_reg:x3; val_offset:248*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 248*FLEN/8, x4, x1, x2)

inst_125:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffe0000000000;
   valaddr_reg:x3; val_offset:250*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 250*FLEN/8, x4, x1, x2)

inst_126:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfff0000000000;
   valaddr_reg:x3; val_offset:252*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 252*FLEN/8, x4, x1, x2)

inst_127:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfff8000000000;
   valaddr_reg:x3; val_offset:254*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 254*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_128:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffc000000000;
   valaddr_reg:x3; val_offset:256*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 256*FLEN/8, x4, x1, x2)

inst_129:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffe000000000;
   valaddr_reg:x3; val_offset:258*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 258*FLEN/8, x4, x1, x2)

inst_130:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffff000000000;
   valaddr_reg:x3; val_offset:260*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 260*FLEN/8, x4, x1, x2)

inst_131:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffff800000000;
   valaddr_reg:x3; val_offset:262*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 262*FLEN/8, x4, x1, x2)

inst_132:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffc00000000;
   valaddr_reg:x3; val_offset:264*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 264*FLEN/8, x4, x1, x2)

inst_133:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffe00000000;
   valaddr_reg:x3; val_offset:266*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 266*FLEN/8, x4, x1, x2)

inst_134:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffff00000000;
   valaddr_reg:x3; val_offset:268*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 268*FLEN/8, x4, x1, x2)

inst_135:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffff80000000;
   valaddr_reg:x3; val_offset:270*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 270*FLEN/8, x4, x1, x2)

inst_136:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffffc0000000;
   valaddr_reg:x3; val_offset:272*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 272*FLEN/8, x4, x1, x2)

inst_137:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffffe0000000;
   valaddr_reg:x3; val_offset:274*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 274*FLEN/8, x4, x1, x2)

inst_138:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffff0000000;
   valaddr_reg:x3; val_offset:276*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 276*FLEN/8, x4, x1, x2)

inst_139:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffff8000000;
   valaddr_reg:x3; val_offset:278*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 278*FLEN/8, x4, x1, x2)

inst_140:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffffc000000;
   valaddr_reg:x3; val_offset:280*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 280*FLEN/8, x4, x1, x2)

inst_141:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffffe000000;
   valaddr_reg:x3; val_offset:282*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 282*FLEN/8, x4, x1, x2)

inst_142:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffffff000000;
   valaddr_reg:x3; val_offset:284*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 284*FLEN/8, x4, x1, x2)

inst_143:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffffff800000;
   valaddr_reg:x3; val_offset:286*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 286*FLEN/8, x4, x1, x2)

inst_144:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffffffc00000;
   valaddr_reg:x3; val_offset:288*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 288*FLEN/8, x4, x1, x2)

inst_145:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffffffe00000;
   valaddr_reg:x3; val_offset:290*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 290*FLEN/8, x4, x1, x2)

inst_146:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffffff00000;
   valaddr_reg:x3; val_offset:292*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 292*FLEN/8, x4, x1, x2)

inst_147:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffffff80000;
   valaddr_reg:x3; val_offset:294*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 294*FLEN/8, x4, x1, x2)

inst_148:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffffffc0000;
   valaddr_reg:x3; val_offset:296*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 296*FLEN/8, x4, x1, x2)

inst_149:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffffffe0000;
   valaddr_reg:x3; val_offset:298*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 298*FLEN/8, x4, x1, x2)

inst_150:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffffffff0000;
   valaddr_reg:x3; val_offset:300*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 300*FLEN/8, x4, x1, x2)

inst_151:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffffffff8000;
   valaddr_reg:x3; val_offset:302*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 302*FLEN/8, x4, x1, x2)

inst_152:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffffffffc000;
   valaddr_reg:x3; val_offset:304*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 304*FLEN/8, x4, x1, x2)

inst_153:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffffffffe000;
   valaddr_reg:x3; val_offset:306*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 306*FLEN/8, x4, x1, x2)

inst_154:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffffffff000;
   valaddr_reg:x3; val_offset:308*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 308*FLEN/8, x4, x1, x2)

inst_155:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffffffff800;
   valaddr_reg:x3; val_offset:310*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 310*FLEN/8, x4, x1, x2)

inst_156:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffffffffc00;
   valaddr_reg:x3; val_offset:312*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 312*FLEN/8, x4, x1, x2)

inst_157:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffffffffe00;
   valaddr_reg:x3; val_offset:314*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 314*FLEN/8, x4, x1, x2)

inst_158:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffffffffff00;
   valaddr_reg:x3; val_offset:316*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 316*FLEN/8, x4, x1, x2)

inst_159:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffffffffff80;
   valaddr_reg:x3; val_offset:318*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 318*FLEN/8, x4, x1, x2)

inst_160:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffffffffffc0;
   valaddr_reg:x3; val_offset:320*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 320*FLEN/8, x4, x1, x2)

inst_161:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dfffffffffffe0;
   valaddr_reg:x3; val_offset:322*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 322*FLEN/8, x4, x1, x2)

inst_162:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffffffffff0;
   valaddr_reg:x3; val_offset:324*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 324*FLEN/8, x4, x1, x2)

inst_163:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffffffffff8;
   valaddr_reg:x3; val_offset:326*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 326*FLEN/8, x4, x1, x2)

inst_164:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffffffffffc;
   valaddr_reg:x3; val_offset:328*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 328*FLEN/8, x4, x1, x2)

inst_165:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x37dffffffffffffe;
   valaddr_reg:x3; val_offset:330*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 330*FLEN/8, x4, x1, x2)

inst_166:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x369 and fm2 == 0x6d601ad376ab9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x3696d601ad376ab9;
   valaddr_reg:x3; val_offset:332*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 332*FLEN/8, x4, x1, x2)

inst_167:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x369 and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x369fffffffe00000;
   valaddr_reg:x3; val_offset:334*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 334*FLEN/8, x4, x1, x2)

inst_168:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x36a and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x36affffffff00000;
   valaddr_reg:x3; val_offset:336*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 336*FLEN/8, x4, x1, x2)

inst_169:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x36b and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x36bffffffff80000;
   valaddr_reg:x3; val_offset:338*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 338*FLEN/8, x4, x1, x2)

inst_170:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x36c and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x36cffffffffc0000;
   valaddr_reg:x3; val_offset:340*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 340*FLEN/8, x4, x1, x2)

inst_171:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x36d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x36dffffffffe0000;
   valaddr_reg:x3; val_offset:342*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 342*FLEN/8, x4, x1, x2)

inst_172:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x36e and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x36efffffffff0000;
   valaddr_reg:x3; val_offset:344*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 344*FLEN/8, x4, x1, x2)

inst_173:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x36f and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x36ffffffffff8000;
   valaddr_reg:x3; val_offset:346*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 346*FLEN/8, x4, x1, x2)

inst_174:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x370 and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x370fffffffffc000;
   valaddr_reg:x3; val_offset:348*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 348*FLEN/8, x4, x1, x2)

inst_175:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x371 and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x371fffffffffe000;
   valaddr_reg:x3; val_offset:350*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 350*FLEN/8, x4, x1, x2)

inst_176:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x372 and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x372ffffffffff000;
   valaddr_reg:x3; val_offset:352*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 352*FLEN/8, x4, x1, x2)

inst_177:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x373 and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x373ffffffffff800;
   valaddr_reg:x3; val_offset:354*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 354*FLEN/8, x4, x1, x2)

inst_178:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x374 and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x374ffffffffffc00;
   valaddr_reg:x3; val_offset:356*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 356*FLEN/8, x4, x1, x2)

inst_179:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x375 and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x375ffffffffffe00;
   valaddr_reg:x3; val_offset:358*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 358*FLEN/8, x4, x1, x2)

inst_180:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x376 and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x376fffffffffff00;
   valaddr_reg:x3; val_offset:360*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 360*FLEN/8, x4, x1, x2)

inst_181:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x377 and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x377fffffffffff80;
   valaddr_reg:x3; val_offset:362*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 362*FLEN/8, x4, x1, x2)

inst_182:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x378 and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x378fffffffffffc0;
   valaddr_reg:x3; val_offset:364*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 364*FLEN/8, x4, x1, x2)

inst_183:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x379 and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x379fffffffffffe0;
   valaddr_reg:x3; val_offset:366*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 366*FLEN/8, x4, x1, x2)

inst_184:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37a and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37affffffffffff0;
   valaddr_reg:x3; val_offset:368*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 368*FLEN/8, x4, x1, x2)

inst_185:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37b and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37b9999999999998;
   valaddr_reg:x3; val_offset:370*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 370*FLEN/8, x4, x1, x2)

inst_186:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37b and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37bffffffffffff8;
   valaddr_reg:x3; val_offset:372*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 372*FLEN/8, x4, x1, x2)

inst_187:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37c and fm2 == 0x2492492492490 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37c2492492492490;
   valaddr_reg:x3; val_offset:374*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 374*FLEN/8, x4, x1, x2)

inst_188:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37c and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37c9999999999998;
   valaddr_reg:x3; val_offset:376*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 376*FLEN/8, x4, x1, x2)

inst_189:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37c and fm2 == 0xb6db6db6db6d8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37cb6db6db6db6d8;
   valaddr_reg:x3; val_offset:378*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 378*FLEN/8, x4, x1, x2)

inst_190:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37c and fm2 == 0xddddddddddddc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37cddddddddddddc;
   valaddr_reg:x3; val_offset:380*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 380*FLEN/8, x4, x1, x2)

inst_191:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37c and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37cffffffffffffc;
   valaddr_reg:x3; val_offset:382*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 382*FLEN/8, x4, x1, x2)

inst_192:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37d0000000000000;
   valaddr_reg:x3; val_offset:384*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 384*FLEN/8, x4, x1, x2)

inst_193:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0x1111111111110 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37d1111111111110;
   valaddr_reg:x3; val_offset:386*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 386*FLEN/8, x4, x1, x2)

inst_194:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0x3333333333332 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37d3333333333332;
   valaddr_reg:x3; val_offset:388*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 388*FLEN/8, x4, x1, x2)

inst_195:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0x6db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37d6db6db6db6db6;
   valaddr_reg:x3; val_offset:390*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 390*FLEN/8, x4, x1, x2)

inst_196:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37d8000000000000;
   valaddr_reg:x3; val_offset:392*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 392*FLEN/8, x4, x1, x2)

inst_197:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37d9999999999998;
   valaddr_reg:x3; val_offset:394*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 394*FLEN/8, x4, x1, x2)

inst_198:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xb6db6db6db6da and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37db6db6db6db6da;
   valaddr_reg:x3; val_offset:396*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 396*FLEN/8, x4, x1, x2)

inst_199:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dc000000000000;
   valaddr_reg:x3; val_offset:398*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 398*FLEN/8, x4, x1, x2)

inst_200:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37de000000000000;
   valaddr_reg:x3; val_offset:400*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 400*FLEN/8, x4, x1, x2)

inst_201:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37df000000000000;
   valaddr_reg:x3; val_offset:402*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 402*FLEN/8, x4, x1, x2)

inst_202:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37df800000000000;
   valaddr_reg:x3; val_offset:404*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 404*FLEN/8, x4, x1, x2)

inst_203:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfc00000000000;
   valaddr_reg:x3; val_offset:406*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 406*FLEN/8, x4, x1, x2)

inst_204:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfe00000000000;
   valaddr_reg:x3; val_offset:408*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 408*FLEN/8, x4, x1, x2)

inst_205:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dff00000000000;
   valaddr_reg:x3; val_offset:410*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 410*FLEN/8, x4, x1, x2)

inst_206:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dff80000000000;
   valaddr_reg:x3; val_offset:412*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 412*FLEN/8, x4, x1, x2)

inst_207:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffc0000000000;
   valaddr_reg:x3; val_offset:414*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 414*FLEN/8, x4, x1, x2)

inst_208:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffe0000000000;
   valaddr_reg:x3; val_offset:416*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 416*FLEN/8, x4, x1, x2)

inst_209:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfff0000000000;
   valaddr_reg:x3; val_offset:418*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 418*FLEN/8, x4, x1, x2)

inst_210:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfff8000000000;
   valaddr_reg:x3; val_offset:420*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 420*FLEN/8, x4, x1, x2)

inst_211:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffc000000000;
   valaddr_reg:x3; val_offset:422*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 422*FLEN/8, x4, x1, x2)

inst_212:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffe000000000;
   valaddr_reg:x3; val_offset:424*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 424*FLEN/8, x4, x1, x2)

inst_213:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffff000000000;
   valaddr_reg:x3; val_offset:426*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 426*FLEN/8, x4, x1, x2)

inst_214:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffff800000000;
   valaddr_reg:x3; val_offset:428*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 428*FLEN/8, x4, x1, x2)

inst_215:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffc00000000;
   valaddr_reg:x3; val_offset:430*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 430*FLEN/8, x4, x1, x2)

inst_216:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffe00000000;
   valaddr_reg:x3; val_offset:432*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 432*FLEN/8, x4, x1, x2)

inst_217:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffff00000000;
   valaddr_reg:x3; val_offset:434*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 434*FLEN/8, x4, x1, x2)

inst_218:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffff80000000;
   valaddr_reg:x3; val_offset:436*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 436*FLEN/8, x4, x1, x2)

inst_219:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffffc0000000;
   valaddr_reg:x3; val_offset:438*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 438*FLEN/8, x4, x1, x2)

inst_220:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffffe0000000;
   valaddr_reg:x3; val_offset:440*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 440*FLEN/8, x4, x1, x2)

inst_221:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffff0000000;
   valaddr_reg:x3; val_offset:442*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 442*FLEN/8, x4, x1, x2)

inst_222:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffff8000000;
   valaddr_reg:x3; val_offset:444*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 444*FLEN/8, x4, x1, x2)

inst_223:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffffc000000;
   valaddr_reg:x3; val_offset:446*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 446*FLEN/8, x4, x1, x2)

inst_224:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffffe000000;
   valaddr_reg:x3; val_offset:448*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 448*FLEN/8, x4, x1, x2)

inst_225:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffffff000000;
   valaddr_reg:x3; val_offset:450*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 450*FLEN/8, x4, x1, x2)

inst_226:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffffff800000;
   valaddr_reg:x3; val_offset:452*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 452*FLEN/8, x4, x1, x2)

inst_227:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffffffc00000;
   valaddr_reg:x3; val_offset:454*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 454*FLEN/8, x4, x1, x2)

inst_228:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffffffe00000;
   valaddr_reg:x3; val_offset:456*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 456*FLEN/8, x4, x1, x2)

inst_229:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffffff00000;
   valaddr_reg:x3; val_offset:458*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 458*FLEN/8, x4, x1, x2)

inst_230:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffffff80000;
   valaddr_reg:x3; val_offset:460*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 460*FLEN/8, x4, x1, x2)

inst_231:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffffffc0000;
   valaddr_reg:x3; val_offset:462*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 462*FLEN/8, x4, x1, x2)

inst_232:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffffffe0000;
   valaddr_reg:x3; val_offset:464*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 464*FLEN/8, x4, x1, x2)

inst_233:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffffffff0000;
   valaddr_reg:x3; val_offset:466*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 466*FLEN/8, x4, x1, x2)

inst_234:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffffffff8000;
   valaddr_reg:x3; val_offset:468*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 468*FLEN/8, x4, x1, x2)

inst_235:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffffffffc000;
   valaddr_reg:x3; val_offset:470*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 470*FLEN/8, x4, x1, x2)

inst_236:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffffffffe000;
   valaddr_reg:x3; val_offset:472*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 472*FLEN/8, x4, x1, x2)

inst_237:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffffffff000;
   valaddr_reg:x3; val_offset:474*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 474*FLEN/8, x4, x1, x2)

inst_238:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffffffff800;
   valaddr_reg:x3; val_offset:476*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 476*FLEN/8, x4, x1, x2)

inst_239:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffffffffc00;
   valaddr_reg:x3; val_offset:478*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 478*FLEN/8, x4, x1, x2)

inst_240:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffffffffe00;
   valaddr_reg:x3; val_offset:480*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 480*FLEN/8, x4, x1, x2)

inst_241:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffffffffff00;
   valaddr_reg:x3; val_offset:482*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 482*FLEN/8, x4, x1, x2)

inst_242:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffffffffff80;
   valaddr_reg:x3; val_offset:484*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 484*FLEN/8, x4, x1, x2)

inst_243:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffffffffffc0;
   valaddr_reg:x3; val_offset:486*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 486*FLEN/8, x4, x1, x2)

inst_244:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dfffffffffffe0;
   valaddr_reg:x3; val_offset:488*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 488*FLEN/8, x4, x1, x2)

inst_245:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffffffffff0;
   valaddr_reg:x3; val_offset:490*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 490*FLEN/8, x4, x1, x2)

inst_246:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffffffffff8;
   valaddr_reg:x3; val_offset:492*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 492*FLEN/8, x4, x1, x2)

inst_247:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffffffffffc;
   valaddr_reg:x3; val_offset:494*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 494*FLEN/8, x4, x1, x2)

inst_248:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x37d and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xfffffffffffff; op2val:0x37dffffffffffffe;
   valaddr_reg:x3; val_offset:496*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 496*FLEN/8, x4, x1, x2)

inst_249:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e0000000000000;
   valaddr_reg:x3; val_offset:498*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 498*FLEN/8, x4, x1, x2)

inst_250:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e0000000000001;
   valaddr_reg:x3; val_offset:500*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 500*FLEN/8, x4, x1, x2)

inst_251:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e0000000000003;
   valaddr_reg:x3; val_offset:502*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 502*FLEN/8, x4, x1, x2)

inst_252:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e0000000000007;
   valaddr_reg:x3; val_offset:504*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 504*FLEN/8, x4, x1, x2)

inst_253:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000000000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e000000000000f;
   valaddr_reg:x3; val_offset:506*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 506*FLEN/8, x4, x1, x2)

inst_254:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000000001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e000000000001f;
   valaddr_reg:x3; val_offset:508*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 508*FLEN/8, x4, x1, x2)

inst_255:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000000003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e000000000003f;
   valaddr_reg:x3; val_offset:510*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 510*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_256:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000000007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e000000000007f;
   valaddr_reg:x3; val_offset:512*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 512*FLEN/8, x4, x1, x2)

inst_257:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000000000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e00000000000ff;
   valaddr_reg:x3; val_offset:514*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 514*FLEN/8, x4, x1, x2)

inst_258:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000000001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e00000000001ff;
   valaddr_reg:x3; val_offset:516*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 516*FLEN/8, x4, x1, x2)

inst_259:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000000003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e00000000003ff;
   valaddr_reg:x3; val_offset:518*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 518*FLEN/8, x4, x1, x2)

inst_260:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000000007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e00000000007ff;
   valaddr_reg:x3; val_offset:520*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 520*FLEN/8, x4, x1, x2)

inst_261:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e0000000000fff;
   valaddr_reg:x3; val_offset:522*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 522*FLEN/8, x4, x1, x2)

inst_262:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e0000000001fff;
   valaddr_reg:x3; val_offset:524*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 524*FLEN/8, x4, x1, x2)

inst_263:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e0000000003fff;
   valaddr_reg:x3; val_offset:526*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 526*FLEN/8, x4, x1, x2)

inst_264:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e0000000007fff;
   valaddr_reg:x3; val_offset:528*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 528*FLEN/8, x4, x1, x2)

inst_265:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000000ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e000000000ffff;
   valaddr_reg:x3; val_offset:530*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 530*FLEN/8, x4, x1, x2)

inst_266:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000001ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e000000001ffff;
   valaddr_reg:x3; val_offset:532*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 532*FLEN/8, x4, x1, x2)

inst_267:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000003ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e000000003ffff;
   valaddr_reg:x3; val_offset:534*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 534*FLEN/8, x4, x1, x2)

inst_268:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000007ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e000000007ffff;
   valaddr_reg:x3; val_offset:536*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 536*FLEN/8, x4, x1, x2)

inst_269:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000000fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e00000000fffff;
   valaddr_reg:x3; val_offset:538*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 538*FLEN/8, x4, x1, x2)

inst_270:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000001fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e00000001fffff;
   valaddr_reg:x3; val_offset:540*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 540*FLEN/8, x4, x1, x2)

inst_271:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000003fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e00000003fffff;
   valaddr_reg:x3; val_offset:542*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 542*FLEN/8, x4, x1, x2)

inst_272:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000007fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e00000007fffff;
   valaddr_reg:x3; val_offset:544*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 544*FLEN/8, x4, x1, x2)

inst_273:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000000ffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e0000000ffffff;
   valaddr_reg:x3; val_offset:546*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 546*FLEN/8, x4, x1, x2)

inst_274:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000001ffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e0000001ffffff;
   valaddr_reg:x3; val_offset:548*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 548*FLEN/8, x4, x1, x2)

inst_275:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000003ffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e0000003ffffff;
   valaddr_reg:x3; val_offset:550*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 550*FLEN/8, x4, x1, x2)

inst_276:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000007ffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e0000007ffffff;
   valaddr_reg:x3; val_offset:552*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 552*FLEN/8, x4, x1, x2)

inst_277:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000000fffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e000000fffffff;
   valaddr_reg:x3; val_offset:554*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 554*FLEN/8, x4, x1, x2)

inst_278:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000001fffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e000001fffffff;
   valaddr_reg:x3; val_offset:556*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 556*FLEN/8, x4, x1, x2)

inst_279:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000003fffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e000003fffffff;
   valaddr_reg:x3; val_offset:558*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 558*FLEN/8, x4, x1, x2)

inst_280:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000007fffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e000007fffffff;
   valaddr_reg:x3; val_offset:560*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 560*FLEN/8, x4, x1, x2)

inst_281:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00000ffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e00000ffffffff;
   valaddr_reg:x3; val_offset:562*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 562*FLEN/8, x4, x1, x2)

inst_282:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00001ffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e00001ffffffff;
   valaddr_reg:x3; val_offset:564*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 564*FLEN/8, x4, x1, x2)

inst_283:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00003ffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e00003ffffffff;
   valaddr_reg:x3; val_offset:566*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 566*FLEN/8, x4, x1, x2)

inst_284:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00007ffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e00007ffffffff;
   valaddr_reg:x3; val_offset:568*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 568*FLEN/8, x4, x1, x2)

inst_285:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0000fffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e0000fffffffff;
   valaddr_reg:x3; val_offset:570*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 570*FLEN/8, x4, x1, x2)

inst_286:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0001fffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e0001fffffffff;
   valaddr_reg:x3; val_offset:572*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 572*FLEN/8, x4, x1, x2)

inst_287:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0003fffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e0003fffffffff;
   valaddr_reg:x3; val_offset:574*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 574*FLEN/8, x4, x1, x2)

inst_288:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0007fffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e0007fffffffff;
   valaddr_reg:x3; val_offset:576*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 576*FLEN/8, x4, x1, x2)

inst_289:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x000ffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e000ffffffffff;
   valaddr_reg:x3; val_offset:578*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 578*FLEN/8, x4, x1, x2)

inst_290:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x001ffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e001ffffffffff;
   valaddr_reg:x3; val_offset:580*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 580*FLEN/8, x4, x1, x2)

inst_291:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x003ffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e003ffffffffff;
   valaddr_reg:x3; val_offset:582*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 582*FLEN/8, x4, x1, x2)

inst_292:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x007ffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e007ffffffffff;
   valaddr_reg:x3; val_offset:584*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 584*FLEN/8, x4, x1, x2)

inst_293:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x00fffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e00fffffffffff;
   valaddr_reg:x3; val_offset:586*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 586*FLEN/8, x4, x1, x2)

inst_294:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x01fffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e01fffffffffff;
   valaddr_reg:x3; val_offset:588*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 588*FLEN/8, x4, x1, x2)

inst_295:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x03fffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e03fffffffffff;
   valaddr_reg:x3; val_offset:590*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 590*FLEN/8, x4, x1, x2)

inst_296:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x07fffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e07fffffffffff;
   valaddr_reg:x3; val_offset:592*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 592*FLEN/8, x4, x1, x2)

inst_297:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x0ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e0ffffffffffff;
   valaddr_reg:x3; val_offset:594*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 594*FLEN/8, x4, x1, x2)

inst_298:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x1ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e1ffffffffffff;
   valaddr_reg:x3; val_offset:596*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 596*FLEN/8, x4, x1, x2)

inst_299:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x3333333333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e3333333333333;
   valaddr_reg:x3; val_offset:598*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 598*FLEN/8, x4, x1, x2)

inst_300:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x3ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e3ffffffffffff;
   valaddr_reg:x3; val_offset:600*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 600*FLEN/8, x4, x1, x2)

inst_301:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x4924924924924 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e4924924924924;
   valaddr_reg:x3; val_offset:602*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 602*FLEN/8, x4, x1, x2)

inst_302:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x6666666666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e6666666666666;
   valaddr_reg:x3; val_offset:604*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 604*FLEN/8, x4, x1, x2)

inst_303:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x6db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e6db6db6db6db6;
   valaddr_reg:x3; val_offset:606*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 606*FLEN/8, x4, x1, x2)

inst_304:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x7777777777777 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e7777777777777;
   valaddr_reg:x3; val_offset:608*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 608*FLEN/8, x4, x1, x2)

inst_305:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x7ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e7ffffffffffff;
   valaddr_reg:x3; val_offset:610*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 610*FLEN/8, x4, x1, x2)

inst_306:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e8000000000000;
   valaddr_reg:x3; val_offset:612*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 612*FLEN/8, x4, x1, x2)

inst_307:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x8888888888888 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e8888888888888;
   valaddr_reg:x3; val_offset:614*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 614*FLEN/8, x4, x1, x2)

inst_308:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0x9999999999999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37e9999999999999;
   valaddr_reg:x3; val_offset:616*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 616*FLEN/8, x4, x1, x2)

inst_309:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xb6db6db6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37eb6db6db6db6db;
   valaddr_reg:x3; val_offset:618*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 618*FLEN/8, x4, x1, x2)

inst_310:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37ec000000000000;
   valaddr_reg:x3; val_offset:620*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 620*FLEN/8, x4, x1, x2)

inst_311:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xccccccccccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37eccccccccccccc;
   valaddr_reg:x3; val_offset:622*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 622*FLEN/8, x4, x1, x2)

inst_312:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xdb6db6db6db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37edb6db6db6db6d;
   valaddr_reg:x3; val_offset:624*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 624*FLEN/8, x4, x1, x2)

inst_313:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37ee000000000000;
   valaddr_reg:x3; val_offset:626*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 626*FLEN/8, x4, x1, x2)

inst_314:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37ef000000000000;
   valaddr_reg:x3; val_offset:628*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 628*FLEN/8, x4, x1, x2)

inst_315:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37ef800000000000;
   valaddr_reg:x3; val_offset:630*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 630*FLEN/8, x4, x1, x2)

inst_316:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efc00000000000;
   valaddr_reg:x3; val_offset:632*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 632*FLEN/8, x4, x1, x2)

inst_317:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efe00000000000;
   valaddr_reg:x3; val_offset:634*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 634*FLEN/8, x4, x1, x2)

inst_318:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37eff00000000000;
   valaddr_reg:x3; val_offset:636*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 636*FLEN/8, x4, x1, x2)

inst_319:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37eff80000000000;
   valaddr_reg:x3; val_offset:638*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 638*FLEN/8, x4, x1, x2)

inst_320:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effc0000000000;
   valaddr_reg:x3; val_offset:640*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 640*FLEN/8, x4, x1, x2)

inst_321:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effe0000000000;
   valaddr_reg:x3; val_offset:642*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 642*FLEN/8, x4, x1, x2)

inst_322:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efff0000000000;
   valaddr_reg:x3; val_offset:644*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 644*FLEN/8, x4, x1, x2)

inst_323:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efff8000000000;
   valaddr_reg:x3; val_offset:646*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 646*FLEN/8, x4, x1, x2)

inst_324:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffc000000000;
   valaddr_reg:x3; val_offset:648*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 648*FLEN/8, x4, x1, x2)

inst_325:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffe000000000;
   valaddr_reg:x3; val_offset:650*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 650*FLEN/8, x4, x1, x2)

inst_326:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effff000000000;
   valaddr_reg:x3; val_offset:652*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 652*FLEN/8, x4, x1, x2)

inst_327:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effff800000000;
   valaddr_reg:x3; val_offset:654*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 654*FLEN/8, x4, x1, x2)

inst_328:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffc00000000;
   valaddr_reg:x3; val_offset:656*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 656*FLEN/8, x4, x1, x2)

inst_329:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffe00000000;
   valaddr_reg:x3; val_offset:658*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 658*FLEN/8, x4, x1, x2)

inst_330:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffff00000000;
   valaddr_reg:x3; val_offset:660*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 660*FLEN/8, x4, x1, x2)

inst_331:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffff80000000;
   valaddr_reg:x3; val_offset:662*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 662*FLEN/8, x4, x1, x2)

inst_332:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffffc0000000;
   valaddr_reg:x3; val_offset:664*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 664*FLEN/8, x4, x1, x2)

inst_333:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffffe0000000;
   valaddr_reg:x3; val_offset:666*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 666*FLEN/8, x4, x1, x2)

inst_334:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffff0000000;
   valaddr_reg:x3; val_offset:668*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 668*FLEN/8, x4, x1, x2)

inst_335:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffff8000000;
   valaddr_reg:x3; val_offset:670*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 670*FLEN/8, x4, x1, x2)

inst_336:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffffc000000;
   valaddr_reg:x3; val_offset:672*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 672*FLEN/8, x4, x1, x2)

inst_337:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffffe000000;
   valaddr_reg:x3; val_offset:674*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 674*FLEN/8, x4, x1, x2)

inst_338:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffffff000000;
   valaddr_reg:x3; val_offset:676*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 676*FLEN/8, x4, x1, x2)

inst_339:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffffff800000;
   valaddr_reg:x3; val_offset:678*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 678*FLEN/8, x4, x1, x2)

inst_340:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffffffc00000;
   valaddr_reg:x3; val_offset:680*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 680*FLEN/8, x4, x1, x2)

inst_341:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffffffe00000;
   valaddr_reg:x3; val_offset:682*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 682*FLEN/8, x4, x1, x2)

inst_342:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffffff00000;
   valaddr_reg:x3; val_offset:684*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 684*FLEN/8, x4, x1, x2)

inst_343:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffffff80000;
   valaddr_reg:x3; val_offset:686*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 686*FLEN/8, x4, x1, x2)

inst_344:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffffffc0000;
   valaddr_reg:x3; val_offset:688*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 688*FLEN/8, x4, x1, x2)

inst_345:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffffffe0000;
   valaddr_reg:x3; val_offset:690*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 690*FLEN/8, x4, x1, x2)

inst_346:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffffffff0000;
   valaddr_reg:x3; val_offset:692*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 692*FLEN/8, x4, x1, x2)

inst_347:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffffffff8000;
   valaddr_reg:x3; val_offset:694*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 694*FLEN/8, x4, x1, x2)

inst_348:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffffffffc000;
   valaddr_reg:x3; val_offset:696*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 696*FLEN/8, x4, x1, x2)

inst_349:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffffffffe000;
   valaddr_reg:x3; val_offset:698*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 698*FLEN/8, x4, x1, x2)

inst_350:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffffffff000;
   valaddr_reg:x3; val_offset:700*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 700*FLEN/8, x4, x1, x2)

inst_351:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffffffff800;
   valaddr_reg:x3; val_offset:702*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 702*FLEN/8, x4, x1, x2)

inst_352:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffffffffc00;
   valaddr_reg:x3; val_offset:704*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 704*FLEN/8, x4, x1, x2)

inst_353:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffffffffe00;
   valaddr_reg:x3; val_offset:706*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 706*FLEN/8, x4, x1, x2)

inst_354:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffffffffff00;
   valaddr_reg:x3; val_offset:708*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 708*FLEN/8, x4, x1, x2)

inst_355:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffffffffff80;
   valaddr_reg:x3; val_offset:710*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 710*FLEN/8, x4, x1, x2)

inst_356:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffffffffffc0;
   valaddr_reg:x3; val_offset:712*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 712*FLEN/8, x4, x1, x2)

inst_357:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffffffffffe0;
   valaddr_reg:x3; val_offset:714*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 714*FLEN/8, x4, x1, x2)

inst_358:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffffffffff0;
   valaddr_reg:x3; val_offset:716*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 716*FLEN/8, x4, x1, x2)

inst_359:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffffffffff8;
   valaddr_reg:x3; val_offset:718*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 718*FLEN/8, x4, x1, x2)

inst_360:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffffffffffc;
   valaddr_reg:x3; val_offset:720*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 720*FLEN/8, x4, x1, x2)

inst_361:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37effffffffffffe;
   valaddr_reg:x3; val_offset:722*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 722*FLEN/8, x4, x1, x2)

inst_362:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x37e and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x10000000000000; op2val:0x37efffffffffffff;
   valaddr_reg:x3; val_offset:724*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 724*FLEN/8, x4, x1, x2)

inst_363:
// fs1 == 0 and fe1 == 0x369 and fm1 == 0x6d601ad376ab9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3696d601ad376ab9; op2val:0x0;
   valaddr_reg:x3; val_offset:726*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 726*FLEN/8, x4, x1, x2)

inst_364:
// fs1 == 0 and fe1 == 0x369 and fm1 == 0x6d601ad376ab9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3696d601ad376ab9; op2val:0x1;
   valaddr_reg:x3; val_offset:728*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 728*FLEN/8, x4, x1, x2)

inst_365:
// fs1 == 0 and fe1 == 0x369 and fm1 == 0x6d601ad376ab9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3696d601ad376ab9; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:730*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 730*FLEN/8, x4, x1, x2)

inst_366:
// fs1 == 0 and fe1 == 0x369 and fm1 == 0xfffffffe00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x369fffffffe00000; op2val:0x0;
   valaddr_reg:x3; val_offset:732*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 732*FLEN/8, x4, x1, x2)

inst_367:
// fs1 == 0 and fe1 == 0x369 and fm1 == 0xfffffffe00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x369fffffffe00000; op2val:0x1;
   valaddr_reg:x3; val_offset:734*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 734*FLEN/8, x4, x1, x2)

inst_368:
// fs1 == 0 and fe1 == 0x369 and fm1 == 0xfffffffe00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x369fffffffe00000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:736*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 736*FLEN/8, x4, x1, x2)

inst_369:
// fs1 == 0 and fe1 == 0x36a and fm1 == 0xffffffff00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36affffffff00000; op2val:0x0;
   valaddr_reg:x3; val_offset:738*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 738*FLEN/8, x4, x1, x2)

inst_370:
// fs1 == 0 and fe1 == 0x36a and fm1 == 0xffffffff00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36affffffff00000; op2val:0x1;
   valaddr_reg:x3; val_offset:740*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 740*FLEN/8, x4, x1, x2)

inst_371:
// fs1 == 0 and fe1 == 0x36a and fm1 == 0xffffffff00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36affffffff00000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:742*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 742*FLEN/8, x4, x1, x2)

inst_372:
// fs1 == 0 and fe1 == 0x36b and fm1 == 0xffffffff80000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36bffffffff80000; op2val:0x0;
   valaddr_reg:x3; val_offset:744*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 744*FLEN/8, x4, x1, x2)

inst_373:
// fs1 == 0 and fe1 == 0x36b and fm1 == 0xffffffff80000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36bffffffff80000; op2val:0x1;
   valaddr_reg:x3; val_offset:746*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 746*FLEN/8, x4, x1, x2)

inst_374:
// fs1 == 0 and fe1 == 0x36b and fm1 == 0xffffffff80000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36bffffffff80000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:748*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 748*FLEN/8, x4, x1, x2)

inst_375:
// fs1 == 0 and fe1 == 0x36c and fm1 == 0xffffffffc0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36cffffffffc0000; op2val:0x0;
   valaddr_reg:x3; val_offset:750*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 750*FLEN/8, x4, x1, x2)

inst_376:
// fs1 == 0 and fe1 == 0x36c and fm1 == 0xffffffffc0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36cffffffffc0000; op2val:0x1;
   valaddr_reg:x3; val_offset:752*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 752*FLEN/8, x4, x1, x2)

inst_377:
// fs1 == 0 and fe1 == 0x36c and fm1 == 0xffffffffc0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36cffffffffc0000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:754*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 754*FLEN/8, x4, x1, x2)

inst_378:
// fs1 == 0 and fe1 == 0x36d and fm1 == 0xffffffffe0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36dffffffffe0000; op2val:0x0;
   valaddr_reg:x3; val_offset:756*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 756*FLEN/8, x4, x1, x2)

inst_379:
// fs1 == 0 and fe1 == 0x36d and fm1 == 0xffffffffe0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36dffffffffe0000; op2val:0x1;
   valaddr_reg:x3; val_offset:758*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 758*FLEN/8, x4, x1, x2)

inst_380:
// fs1 == 0 and fe1 == 0x36d and fm1 == 0xffffffffe0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36dffffffffe0000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:760*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 760*FLEN/8, x4, x1, x2)

inst_381:
// fs1 == 0 and fe1 == 0x36e and fm1 == 0xfffffffff0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36efffffffff0000; op2val:0x0;
   valaddr_reg:x3; val_offset:762*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 762*FLEN/8, x4, x1, x2)

inst_382:
// fs1 == 0 and fe1 == 0x36e and fm1 == 0xfffffffff0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36efffffffff0000; op2val:0x1;
   valaddr_reg:x3; val_offset:764*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 764*FLEN/8, x4, x1, x2)

inst_383:
// fs1 == 0 and fe1 == 0x36e and fm1 == 0xfffffffff0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36efffffffff0000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:766*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 766*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_384:
// fs1 == 0 and fe1 == 0x36f and fm1 == 0xfffffffff8000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36ffffffffff8000; op2val:0x0;
   valaddr_reg:x3; val_offset:768*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 768*FLEN/8, x4, x1, x2)

inst_385:
// fs1 == 0 and fe1 == 0x36f and fm1 == 0xfffffffff8000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36ffffffffff8000; op2val:0x1;
   valaddr_reg:x3; val_offset:770*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 770*FLEN/8, x4, x1, x2)

inst_386:
// fs1 == 0 and fe1 == 0x36f and fm1 == 0xfffffffff8000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x36ffffffffff8000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:772*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 772*FLEN/8, x4, x1, x2)

inst_387:
// fs1 == 0 and fe1 == 0x370 and fm1 == 0xfffffffffc000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x370fffffffffc000; op2val:0x0;
   valaddr_reg:x3; val_offset:774*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 774*FLEN/8, x4, x1, x2)

inst_388:
// fs1 == 0 and fe1 == 0x370 and fm1 == 0xfffffffffc000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x370fffffffffc000; op2val:0x1;
   valaddr_reg:x3; val_offset:776*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 776*FLEN/8, x4, x1, x2)

inst_389:
// fs1 == 0 and fe1 == 0x370 and fm1 == 0xfffffffffc000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x370fffffffffc000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:778*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 778*FLEN/8, x4, x1, x2)

inst_390:
// fs1 == 0 and fe1 == 0x371 and fm1 == 0xfffffffffe000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x371fffffffffe000; op2val:0x0;
   valaddr_reg:x3; val_offset:780*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 780*FLEN/8, x4, x1, x2)

inst_391:
// fs1 == 0 and fe1 == 0x371 and fm1 == 0xfffffffffe000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x371fffffffffe000; op2val:0x1;
   valaddr_reg:x3; val_offset:782*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 782*FLEN/8, x4, x1, x2)

inst_392:
// fs1 == 0 and fe1 == 0x371 and fm1 == 0xfffffffffe000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x371fffffffffe000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:784*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 784*FLEN/8, x4, x1, x2)

inst_393:
// fs1 == 0 and fe1 == 0x372 and fm1 == 0xffffffffff000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x372ffffffffff000; op2val:0x0;
   valaddr_reg:x3; val_offset:786*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 786*FLEN/8, x4, x1, x2)

inst_394:
// fs1 == 0 and fe1 == 0x372 and fm1 == 0xffffffffff000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x372ffffffffff000; op2val:0x1;
   valaddr_reg:x3; val_offset:788*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 788*FLEN/8, x4, x1, x2)

inst_395:
// fs1 == 0 and fe1 == 0x372 and fm1 == 0xffffffffff000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x372ffffffffff000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:790*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 790*FLEN/8, x4, x1, x2)

inst_396:
// fs1 == 0 and fe1 == 0x373 and fm1 == 0xffffffffff800 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x373ffffffffff800; op2val:0x0;
   valaddr_reg:x3; val_offset:792*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 792*FLEN/8, x4, x1, x2)

inst_397:
// fs1 == 0 and fe1 == 0x373 and fm1 == 0xffffffffff800 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x373ffffffffff800; op2val:0x1;
   valaddr_reg:x3; val_offset:794*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 794*FLEN/8, x4, x1, x2)

inst_398:
// fs1 == 0 and fe1 == 0x373 and fm1 == 0xffffffffff800 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x373ffffffffff800; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:796*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 796*FLEN/8, x4, x1, x2)

inst_399:
// fs1 == 0 and fe1 == 0x374 and fm1 == 0xffffffffffc00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x374ffffffffffc00; op2val:0x0;
   valaddr_reg:x3; val_offset:798*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 798*FLEN/8, x4, x1, x2)

inst_400:
// fs1 == 0 and fe1 == 0x374 and fm1 == 0xffffffffffc00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x374ffffffffffc00; op2val:0x1;
   valaddr_reg:x3; val_offset:800*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 800*FLEN/8, x4, x1, x2)

inst_401:
// fs1 == 0 and fe1 == 0x374 and fm1 == 0xffffffffffc00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x374ffffffffffc00; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:802*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 802*FLEN/8, x4, x1, x2)

inst_402:
// fs1 == 0 and fe1 == 0x375 and fm1 == 0xffffffffffe00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x375ffffffffffe00; op2val:0x0;
   valaddr_reg:x3; val_offset:804*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 804*FLEN/8, x4, x1, x2)

inst_403:
// fs1 == 0 and fe1 == 0x375 and fm1 == 0xffffffffffe00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x375ffffffffffe00; op2val:0x1;
   valaddr_reg:x3; val_offset:806*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 806*FLEN/8, x4, x1, x2)

inst_404:
// fs1 == 0 and fe1 == 0x375 and fm1 == 0xffffffffffe00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x375ffffffffffe00; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:808*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 808*FLEN/8, x4, x1, x2)

inst_405:
// fs1 == 0 and fe1 == 0x376 and fm1 == 0xfffffffffff00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x376fffffffffff00; op2val:0x0;
   valaddr_reg:x3; val_offset:810*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 810*FLEN/8, x4, x1, x2)

inst_406:
// fs1 == 0 and fe1 == 0x376 and fm1 == 0xfffffffffff00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x376fffffffffff00; op2val:0x1;
   valaddr_reg:x3; val_offset:812*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 812*FLEN/8, x4, x1, x2)

inst_407:
// fs1 == 0 and fe1 == 0x376 and fm1 == 0xfffffffffff00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x376fffffffffff00; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:814*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 814*FLEN/8, x4, x1, x2)

inst_408:
// fs1 == 0 and fe1 == 0x377 and fm1 == 0xfffffffffff80 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x377fffffffffff80; op2val:0x0;
   valaddr_reg:x3; val_offset:816*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 816*FLEN/8, x4, x1, x2)

inst_409:
// fs1 == 0 and fe1 == 0x377 and fm1 == 0xfffffffffff80 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x377fffffffffff80; op2val:0x1;
   valaddr_reg:x3; val_offset:818*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 818*FLEN/8, x4, x1, x2)

inst_410:
// fs1 == 0 and fe1 == 0x377 and fm1 == 0xfffffffffff80 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x377fffffffffff80; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:820*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 820*FLEN/8, x4, x1, x2)

inst_411:
// fs1 == 0 and fe1 == 0x378 and fm1 == 0xfffffffffffc0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x378fffffffffffc0; op2val:0x0;
   valaddr_reg:x3; val_offset:822*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 822*FLEN/8, x4, x1, x2)

inst_412:
// fs1 == 0 and fe1 == 0x378 and fm1 == 0xfffffffffffc0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x378fffffffffffc0; op2val:0x1;
   valaddr_reg:x3; val_offset:824*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 824*FLEN/8, x4, x1, x2)

inst_413:
// fs1 == 0 and fe1 == 0x378 and fm1 == 0xfffffffffffc0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x378fffffffffffc0; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:826*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 826*FLEN/8, x4, x1, x2)

inst_414:
// fs1 == 0 and fe1 == 0x379 and fm1 == 0xfffffffffffe0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x379fffffffffffe0; op2val:0x0;
   valaddr_reg:x3; val_offset:828*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 828*FLEN/8, x4, x1, x2)

inst_415:
// fs1 == 0 and fe1 == 0x379 and fm1 == 0xfffffffffffe0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x379fffffffffffe0; op2val:0x1;
   valaddr_reg:x3; val_offset:830*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 830*FLEN/8, x4, x1, x2)

inst_416:
// fs1 == 0 and fe1 == 0x379 and fm1 == 0xfffffffffffe0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x379fffffffffffe0; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:832*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 832*FLEN/8, x4, x1, x2)

inst_417:
// fs1 == 0 and fe1 == 0x37a and fm1 == 0xffffffffffff0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37affffffffffff0; op2val:0x0;
   valaddr_reg:x3; val_offset:834*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 834*FLEN/8, x4, x1, x2)

inst_418:
// fs1 == 0 and fe1 == 0x37a and fm1 == 0xffffffffffff0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37affffffffffff0; op2val:0x1;
   valaddr_reg:x3; val_offset:836*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 836*FLEN/8, x4, x1, x2)

inst_419:
// fs1 == 0 and fe1 == 0x37a and fm1 == 0xffffffffffff0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37affffffffffff0; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:838*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 838*FLEN/8, x4, x1, x2)

inst_420:
// fs1 == 0 and fe1 == 0x37b and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37b9999999999998; op2val:0x0;
   valaddr_reg:x3; val_offset:840*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 840*FLEN/8, x4, x1, x2)

inst_421:
// fs1 == 0 and fe1 == 0x37b and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37b9999999999998; op2val:0x1;
   valaddr_reg:x3; val_offset:842*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 842*FLEN/8, x4, x1, x2)

inst_422:
// fs1 == 0 and fe1 == 0x37b and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37b9999999999998; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:844*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 844*FLEN/8, x4, x1, x2)

inst_423:
// fs1 == 0 and fe1 == 0x37b and fm1 == 0xffffffffffff8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37bffffffffffff8; op2val:0x0;
   valaddr_reg:x3; val_offset:846*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 846*FLEN/8, x4, x1, x2)

inst_424:
// fs1 == 0 and fe1 == 0x37b and fm1 == 0xffffffffffff8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37bffffffffffff8; op2val:0x1;
   valaddr_reg:x3; val_offset:848*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 848*FLEN/8, x4, x1, x2)

inst_425:
// fs1 == 0 and fe1 == 0x37b and fm1 == 0xffffffffffff8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37bffffffffffff8; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:850*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 850*FLEN/8, x4, x1, x2)

inst_426:
// fs1 == 0 and fe1 == 0x37c and fm1 == 0x2492492492490 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37c2492492492490; op2val:0x0;
   valaddr_reg:x3; val_offset:852*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 852*FLEN/8, x4, x1, x2)

inst_427:
// fs1 == 0 and fe1 == 0x37c and fm1 == 0x2492492492490 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37c2492492492490; op2val:0x1;
   valaddr_reg:x3; val_offset:854*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 854*FLEN/8, x4, x1, x2)

inst_428:
// fs1 == 0 and fe1 == 0x37c and fm1 == 0x2492492492490 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37c2492492492490; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:856*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 856*FLEN/8, x4, x1, x2)

inst_429:
// fs1 == 0 and fe1 == 0x37c and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37c9999999999998; op2val:0x0;
   valaddr_reg:x3; val_offset:858*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 858*FLEN/8, x4, x1, x2)

inst_430:
// fs1 == 0 and fe1 == 0x37c and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37c9999999999998; op2val:0x1;
   valaddr_reg:x3; val_offset:860*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 860*FLEN/8, x4, x1, x2)

inst_431:
// fs1 == 0 and fe1 == 0x37c and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37c9999999999998; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:862*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 862*FLEN/8, x4, x1, x2)

inst_432:
// fs1 == 0 and fe1 == 0x37c and fm1 == 0xb6db6db6db6d8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37cb6db6db6db6d8; op2val:0x0;
   valaddr_reg:x3; val_offset:864*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 864*FLEN/8, x4, x1, x2)

inst_433:
// fs1 == 0 and fe1 == 0x37c and fm1 == 0xb6db6db6db6d8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37cb6db6db6db6d8; op2val:0x1;
   valaddr_reg:x3; val_offset:866*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 866*FLEN/8, x4, x1, x2)

inst_434:
// fs1 == 0 and fe1 == 0x37c and fm1 == 0xb6db6db6db6d8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37cb6db6db6db6d8; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:868*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 868*FLEN/8, x4, x1, x2)

inst_435:
// fs1 == 0 and fe1 == 0x37c and fm1 == 0xddddddddddddc and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37cddddddddddddc; op2val:0x0;
   valaddr_reg:x3; val_offset:870*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 870*FLEN/8, x4, x1, x2)

inst_436:
// fs1 == 0 and fe1 == 0x37c and fm1 == 0xddddddddddddc and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37cddddddddddddc; op2val:0x1;
   valaddr_reg:x3; val_offset:872*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 872*FLEN/8, x4, x1, x2)

inst_437:
// fs1 == 0 and fe1 == 0x37c and fm1 == 0xddddddddddddc and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37cddddddddddddc; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:874*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 874*FLEN/8, x4, x1, x2)

inst_438:
// fs1 == 0 and fe1 == 0x37c and fm1 == 0xffffffffffffc and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37cffffffffffffc; op2val:0x0;
   valaddr_reg:x3; val_offset:876*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 876*FLEN/8, x4, x1, x2)

inst_439:
// fs1 == 0 and fe1 == 0x37c and fm1 == 0xffffffffffffc and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37cffffffffffffc; op2val:0x1;
   valaddr_reg:x3; val_offset:878*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 878*FLEN/8, x4, x1, x2)

inst_440:
// fs1 == 0 and fe1 == 0x37c and fm1 == 0xffffffffffffc and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37cffffffffffffc; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:880*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 880*FLEN/8, x4, x1, x2)

inst_441:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d0000000000000; op2val:0x0;
   valaddr_reg:x3; val_offset:882*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 882*FLEN/8, x4, x1, x2)

inst_442:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d0000000000000; op2val:0x1;
   valaddr_reg:x3; val_offset:884*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 884*FLEN/8, x4, x1, x2)

inst_443:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d0000000000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:886*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 886*FLEN/8, x4, x1, x2)

inst_444:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x1111111111110 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d1111111111110; op2val:0x0;
   valaddr_reg:x3; val_offset:888*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 888*FLEN/8, x4, x1, x2)

inst_445:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x1111111111110 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d1111111111110; op2val:0x1;
   valaddr_reg:x3; val_offset:890*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 890*FLEN/8, x4, x1, x2)

inst_446:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x1111111111110 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d1111111111110; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:892*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 892*FLEN/8, x4, x1, x2)

inst_447:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x3333333333332 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d3333333333332; op2val:0x0;
   valaddr_reg:x3; val_offset:894*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 894*FLEN/8, x4, x1, x2)

inst_448:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x3333333333332 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d3333333333332; op2val:0x1;
   valaddr_reg:x3; val_offset:896*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 896*FLEN/8, x4, x1, x2)

inst_449:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x3333333333332 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d3333333333332; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:898*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 898*FLEN/8, x4, x1, x2)

inst_450:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x6db6db6db6db6 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d6db6db6db6db6; op2val:0x0;
   valaddr_reg:x3; val_offset:900*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 900*FLEN/8, x4, x1, x2)

inst_451:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x6db6db6db6db6 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d6db6db6db6db6; op2val:0x1;
   valaddr_reg:x3; val_offset:902*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 902*FLEN/8, x4, x1, x2)

inst_452:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x6db6db6db6db6 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d6db6db6db6db6; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:904*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 904*FLEN/8, x4, x1, x2)

inst_453:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d8000000000000; op2val:0x0;
   valaddr_reg:x3; val_offset:906*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 906*FLEN/8, x4, x1, x2)

inst_454:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d8000000000000; op2val:0x1;
   valaddr_reg:x3; val_offset:908*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 908*FLEN/8, x4, x1, x2)

inst_455:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d8000000000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:910*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 910*FLEN/8, x4, x1, x2)

inst_456:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d9999999999998; op2val:0x0;
   valaddr_reg:x3; val_offset:912*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 912*FLEN/8, x4, x1, x2)

inst_457:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d9999999999998; op2val:0x1;
   valaddr_reg:x3; val_offset:914*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 914*FLEN/8, x4, x1, x2)

inst_458:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0x9999999999998 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37d9999999999998; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:916*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 916*FLEN/8, x4, x1, x2)

inst_459:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xb6db6db6db6da and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37db6db6db6db6da; op2val:0x0;
   valaddr_reg:x3; val_offset:918*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 918*FLEN/8, x4, x1, x2)

inst_460:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xb6db6db6db6da and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37db6db6db6db6da; op2val:0x1;
   valaddr_reg:x3; val_offset:920*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 920*FLEN/8, x4, x1, x2)

inst_461:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xb6db6db6db6da and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37db6db6db6db6da; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:922*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 922*FLEN/8, x4, x1, x2)

inst_462:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xc000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dc000000000000; op2val:0x0;
   valaddr_reg:x3; val_offset:924*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 924*FLEN/8, x4, x1, x2)

inst_463:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xc000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dc000000000000; op2val:0x1;
   valaddr_reg:x3; val_offset:926*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 926*FLEN/8, x4, x1, x2)

inst_464:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xc000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dc000000000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:928*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 928*FLEN/8, x4, x1, x2)

inst_465:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xe000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37de000000000000; op2val:0x0;
   valaddr_reg:x3; val_offset:930*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 930*FLEN/8, x4, x1, x2)

inst_466:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xe000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37de000000000000; op2val:0x1;
   valaddr_reg:x3; val_offset:932*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 932*FLEN/8, x4, x1, x2)

inst_467:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xe000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37de000000000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:934*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 934*FLEN/8, x4, x1, x2)

inst_468:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xf000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37df000000000000; op2val:0x0;
   valaddr_reg:x3; val_offset:936*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 936*FLEN/8, x4, x1, x2)

inst_469:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xf000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37df000000000000; op2val:0x1;
   valaddr_reg:x3; val_offset:938*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 938*FLEN/8, x4, x1, x2)

inst_470:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xf000000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37df000000000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:940*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 940*FLEN/8, x4, x1, x2)

inst_471:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xf800000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37df800000000000; op2val:0x0;
   valaddr_reg:x3; val_offset:942*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 942*FLEN/8, x4, x1, x2)

inst_472:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xf800000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37df800000000000; op2val:0x1;
   valaddr_reg:x3; val_offset:944*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 944*FLEN/8, x4, x1, x2)

inst_473:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xf800000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37df800000000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:946*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 946*FLEN/8, x4, x1, x2)

inst_474:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfc00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfc00000000000; op2val:0x0;
   valaddr_reg:x3; val_offset:948*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 948*FLEN/8, x4, x1, x2)

inst_475:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfc00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfc00000000000; op2val:0x1;
   valaddr_reg:x3; val_offset:950*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 950*FLEN/8, x4, x1, x2)

inst_476:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfc00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfc00000000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:952*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 952*FLEN/8, x4, x1, x2)

inst_477:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfe00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfe00000000000; op2val:0x0;
   valaddr_reg:x3; val_offset:954*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 954*FLEN/8, x4, x1, x2)

inst_478:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfe00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfe00000000000; op2val:0x1;
   valaddr_reg:x3; val_offset:956*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 956*FLEN/8, x4, x1, x2)

inst_479:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfe00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfe00000000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:958*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 958*FLEN/8, x4, x1, x2)

inst_480:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xff00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dff00000000000; op2val:0x0;
   valaddr_reg:x3; val_offset:960*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 960*FLEN/8, x4, x1, x2)

inst_481:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xff00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dff00000000000; op2val:0x1;
   valaddr_reg:x3; val_offset:962*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 962*FLEN/8, x4, x1, x2)

inst_482:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xff00000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dff00000000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:964*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 964*FLEN/8, x4, x1, x2)

inst_483:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xff80000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dff80000000000; op2val:0x0;
   valaddr_reg:x3; val_offset:966*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 966*FLEN/8, x4, x1, x2)

inst_484:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xff80000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dff80000000000; op2val:0x1;
   valaddr_reg:x3; val_offset:968*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 968*FLEN/8, x4, x1, x2)

inst_485:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xff80000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dff80000000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:970*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 970*FLEN/8, x4, x1, x2)

inst_486:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffc0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffc0000000000; op2val:0x0;
   valaddr_reg:x3; val_offset:972*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 972*FLEN/8, x4, x1, x2)

inst_487:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffc0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffc0000000000; op2val:0x1;
   valaddr_reg:x3; val_offset:974*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 974*FLEN/8, x4, x1, x2)

inst_488:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffc0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffc0000000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:976*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 976*FLEN/8, x4, x1, x2)

inst_489:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffe0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffe0000000000; op2val:0x0;
   valaddr_reg:x3; val_offset:978*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 978*FLEN/8, x4, x1, x2)

inst_490:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffe0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffe0000000000; op2val:0x1;
   valaddr_reg:x3; val_offset:980*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 980*FLEN/8, x4, x1, x2)

inst_491:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffe0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffe0000000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:982*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 982*FLEN/8, x4, x1, x2)

inst_492:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfff0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfff0000000000; op2val:0x0;
   valaddr_reg:x3; val_offset:984*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 984*FLEN/8, x4, x1, x2)

inst_493:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfff0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfff0000000000; op2val:0x1;
   valaddr_reg:x3; val_offset:986*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 986*FLEN/8, x4, x1, x2)

inst_494:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfff0000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfff0000000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:988*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 988*FLEN/8, x4, x1, x2)

inst_495:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfff8000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfff8000000000; op2val:0x0;
   valaddr_reg:x3; val_offset:990*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 990*FLEN/8, x4, x1, x2)

inst_496:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfff8000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfff8000000000; op2val:0x1;
   valaddr_reg:x3; val_offset:992*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 992*FLEN/8, x4, x1, x2)

inst_497:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfff8000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfff8000000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:994*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 994*FLEN/8, x4, x1, x2)

inst_498:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffc000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffc000000000; op2val:0x0;
   valaddr_reg:x3; val_offset:996*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 996*FLEN/8, x4, x1, x2)

inst_499:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffc000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffc000000000; op2val:0x1;
   valaddr_reg:x3; val_offset:998*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 998*FLEN/8, x4, x1, x2)

inst_500:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffc000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffc000000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1000*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1000*FLEN/8, x4, x1, x2)

inst_501:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffe000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffe000000000; op2val:0x0;
   valaddr_reg:x3; val_offset:1002*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1002*FLEN/8, x4, x1, x2)

inst_502:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffe000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffe000000000; op2val:0x1;
   valaddr_reg:x3; val_offset:1004*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1004*FLEN/8, x4, x1, x2)

inst_503:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffe000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffe000000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1006*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1006*FLEN/8, x4, x1, x2)

inst_504:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffff000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffff000000000; op2val:0x0;
   valaddr_reg:x3; val_offset:1008*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1008*FLEN/8, x4, x1, x2)

inst_505:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffff000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffff000000000; op2val:0x1;
   valaddr_reg:x3; val_offset:1010*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1010*FLEN/8, x4, x1, x2)

inst_506:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffff000000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffff000000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1012*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1012*FLEN/8, x4, x1, x2)

inst_507:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffff800000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffff800000000; op2val:0x0;
   valaddr_reg:x3; val_offset:1014*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1014*FLEN/8, x4, x1, x2)

inst_508:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffff800000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffff800000000; op2val:0x1;
   valaddr_reg:x3; val_offset:1016*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1016*FLEN/8, x4, x1, x2)

inst_509:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffff800000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffff800000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1018*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1018*FLEN/8, x4, x1, x2)

inst_510:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffc00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffc00000000; op2val:0x0;
   valaddr_reg:x3; val_offset:1020*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1020*FLEN/8, x4, x1, x2)

inst_511:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffc00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffc00000000; op2val:0x1;
   valaddr_reg:x3; val_offset:1022*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1022*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_512:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffc00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffc00000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1024*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1024*FLEN/8, x4, x1, x2)

inst_513:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffe00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffe00000000; op2val:0x0;
   valaddr_reg:x3; val_offset:1026*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1026*FLEN/8, x4, x1, x2)

inst_514:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffe00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffe00000000; op2val:0x1;
   valaddr_reg:x3; val_offset:1028*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1028*FLEN/8, x4, x1, x2)

inst_515:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffe00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffe00000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1030*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1030*FLEN/8, x4, x1, x2)

inst_516:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffff00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffff00000000; op2val:0x0;
   valaddr_reg:x3; val_offset:1032*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1032*FLEN/8, x4, x1, x2)

inst_517:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffff00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffff00000000; op2val:0x1;
   valaddr_reg:x3; val_offset:1034*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1034*FLEN/8, x4, x1, x2)

inst_518:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffff00000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffff00000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1036*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1036*FLEN/8, x4, x1, x2)

inst_519:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffff80000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffff80000000; op2val:0x0;
   valaddr_reg:x3; val_offset:1038*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1038*FLEN/8, x4, x1, x2)

inst_520:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffff80000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffff80000000; op2val:0x1;
   valaddr_reg:x3; val_offset:1040*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1040*FLEN/8, x4, x1, x2)

inst_521:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffff80000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffff80000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1042*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1042*FLEN/8, x4, x1, x2)

inst_522:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffc0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffc0000000; op2val:0x0;
   valaddr_reg:x3; val_offset:1044*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1044*FLEN/8, x4, x1, x2)

inst_523:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffc0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffc0000000; op2val:0x1;
   valaddr_reg:x3; val_offset:1046*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1046*FLEN/8, x4, x1, x2)

inst_524:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffc0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffc0000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1048*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1048*FLEN/8, x4, x1, x2)

inst_525:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffe0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffe0000000; op2val:0x0;
   valaddr_reg:x3; val_offset:1050*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1050*FLEN/8, x4, x1, x2)

inst_526:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffe0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffe0000000; op2val:0x1;
   valaddr_reg:x3; val_offset:1052*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1052*FLEN/8, x4, x1, x2)

inst_527:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffe0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffe0000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1054*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1054*FLEN/8, x4, x1, x2)

inst_528:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffff0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffff0000000; op2val:0x0;
   valaddr_reg:x3; val_offset:1056*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1056*FLEN/8, x4, x1, x2)

inst_529:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffff0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffff0000000; op2val:0x1;
   valaddr_reg:x3; val_offset:1058*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1058*FLEN/8, x4, x1, x2)

inst_530:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffff0000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffff0000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1060*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1060*FLEN/8, x4, x1, x2)

inst_531:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffff8000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffff8000000; op2val:0x0;
   valaddr_reg:x3; val_offset:1062*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1062*FLEN/8, x4, x1, x2)

inst_532:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffff8000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffff8000000; op2val:0x1;
   valaddr_reg:x3; val_offset:1064*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1064*FLEN/8, x4, x1, x2)

inst_533:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffff8000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffff8000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1066*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1066*FLEN/8, x4, x1, x2)

inst_534:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffc000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffc000000; op2val:0x0;
   valaddr_reg:x3; val_offset:1068*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1068*FLEN/8, x4, x1, x2)

inst_535:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffc000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffc000000; op2val:0x1;
   valaddr_reg:x3; val_offset:1070*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1070*FLEN/8, x4, x1, x2)

inst_536:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffc000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffc000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1072*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1072*FLEN/8, x4, x1, x2)

inst_537:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffe000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffe000000; op2val:0x0;
   valaddr_reg:x3; val_offset:1074*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1074*FLEN/8, x4, x1, x2)

inst_538:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffe000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffe000000; op2val:0x1;
   valaddr_reg:x3; val_offset:1076*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1076*FLEN/8, x4, x1, x2)

inst_539:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffe000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffe000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1078*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1078*FLEN/8, x4, x1, x2)

inst_540:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffff000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffff000000; op2val:0x0;
   valaddr_reg:x3; val_offset:1080*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1080*FLEN/8, x4, x1, x2)

inst_541:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffff000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffff000000; op2val:0x1;
   valaddr_reg:x3; val_offset:1082*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1082*FLEN/8, x4, x1, x2)

inst_542:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffff000000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffff000000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1084*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1084*FLEN/8, x4, x1, x2)

inst_543:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffff800000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffff800000; op2val:0x0;
   valaddr_reg:x3; val_offset:1086*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1086*FLEN/8, x4, x1, x2)

inst_544:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffff800000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffff800000; op2val:0x1;
   valaddr_reg:x3; val_offset:1088*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1088*FLEN/8, x4, x1, x2)

inst_545:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffff800000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffff800000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1090*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1090*FLEN/8, x4, x1, x2)

inst_546:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffc00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffc00000; op2val:0x0;
   valaddr_reg:x3; val_offset:1092*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1092*FLEN/8, x4, x1, x2)

inst_547:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffc00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffc00000; op2val:0x1;
   valaddr_reg:x3; val_offset:1094*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1094*FLEN/8, x4, x1, x2)

inst_548:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffc00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffc00000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1096*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1096*FLEN/8, x4, x1, x2)

inst_549:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffe00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffe00000; op2val:0x0;
   valaddr_reg:x3; val_offset:1098*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1098*FLEN/8, x4, x1, x2)

inst_550:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffe00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffe00000; op2val:0x1;
   valaddr_reg:x3; val_offset:1100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1100*FLEN/8, x4, x1, x2)

inst_551:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffe00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffe00000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1102*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1102*FLEN/8, x4, x1, x2)

inst_552:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffff00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffff00000; op2val:0x0;
   valaddr_reg:x3; val_offset:1104*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1104*FLEN/8, x4, x1, x2)

inst_553:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffff00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffff00000; op2val:0x1;
   valaddr_reg:x3; val_offset:1106*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1106*FLEN/8, x4, x1, x2)

inst_554:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffff00000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffff00000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1108*FLEN/8, x4, x1, x2)

inst_555:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffff80000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffff80000; op2val:0x0;
   valaddr_reg:x3; val_offset:1110*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1110*FLEN/8, x4, x1, x2)

inst_556:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffff80000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffff80000; op2val:0x1;
   valaddr_reg:x3; val_offset:1112*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1112*FLEN/8, x4, x1, x2)

inst_557:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffff80000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffff80000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1114*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1114*FLEN/8, x4, x1, x2)

inst_558:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffc0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffc0000; op2val:0x0;
   valaddr_reg:x3; val_offset:1116*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1116*FLEN/8, x4, x1, x2)

inst_559:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffc0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffc0000; op2val:0x1;
   valaddr_reg:x3; val_offset:1118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1118*FLEN/8, x4, x1, x2)

inst_560:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffc0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffc0000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1120*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1120*FLEN/8, x4, x1, x2)

inst_561:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffe0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffe0000; op2val:0x0;
   valaddr_reg:x3; val_offset:1122*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1122*FLEN/8, x4, x1, x2)

inst_562:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffe0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffe0000; op2val:0x1;
   valaddr_reg:x3; val_offset:1124*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1124*FLEN/8, x4, x1, x2)

inst_563:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffe0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffe0000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1126*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1126*FLEN/8, x4, x1, x2)

inst_564:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffff0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffff0000; op2val:0x0;
   valaddr_reg:x3; val_offset:1128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1128*FLEN/8, x4, x1, x2)

inst_565:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffff0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffff0000; op2val:0x1;
   valaddr_reg:x3; val_offset:1130*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1130*FLEN/8, x4, x1, x2)

inst_566:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffff0000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffff0000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1132*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1132*FLEN/8, x4, x1, x2)

inst_567:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffff8000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffff8000; op2val:0x0;
   valaddr_reg:x3; val_offset:1134*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1134*FLEN/8, x4, x1, x2)

inst_568:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffff8000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffff8000; op2val:0x1;
   valaddr_reg:x3; val_offset:1136*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1136*FLEN/8, x4, x1, x2)

inst_569:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffff8000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffff8000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1138*FLEN/8, x4, x1, x2)

inst_570:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffc000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffc000; op2val:0x0;
   valaddr_reg:x3; val_offset:1140*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1140*FLEN/8, x4, x1, x2)

inst_571:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffc000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffc000; op2val:0x1;
   valaddr_reg:x3; val_offset:1142*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1142*FLEN/8, x4, x1, x2)

inst_572:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffc000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffc000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1144*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1144*FLEN/8, x4, x1, x2)

inst_573:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffe000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffe000; op2val:0x0;
   valaddr_reg:x3; val_offset:1146*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1146*FLEN/8, x4, x1, x2)

inst_574:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffe000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffe000; op2val:0x1;
   valaddr_reg:x3; val_offset:1148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1148*FLEN/8, x4, x1, x2)

inst_575:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffe000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffe000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1150*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1150*FLEN/8, x4, x1, x2)

inst_576:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffff000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffff000; op2val:0x0;
   valaddr_reg:x3; val_offset:1152*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1152*FLEN/8, x4, x1, x2)

inst_577:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffff000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffff000; op2val:0x1;
   valaddr_reg:x3; val_offset:1154*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1154*FLEN/8, x4, x1, x2)

inst_578:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffff000 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffff000; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1156*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1156*FLEN/8, x4, x1, x2)

inst_579:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffff800 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffff800; op2val:0x0;
   valaddr_reg:x3; val_offset:1158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1158*FLEN/8, x4, x1, x2)

inst_580:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffff800 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffff800; op2val:0x1;
   valaddr_reg:x3; val_offset:1160*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1160*FLEN/8, x4, x1, x2)

inst_581:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffff800 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffff800; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1162*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1162*FLEN/8, x4, x1, x2)

inst_582:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffc00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffc00; op2val:0x0;
   valaddr_reg:x3; val_offset:1164*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1164*FLEN/8, x4, x1, x2)

inst_583:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffc00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffc00; op2val:0x1;
   valaddr_reg:x3; val_offset:1166*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1166*FLEN/8, x4, x1, x2)

inst_584:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffc00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffc00; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1168*FLEN/8, x4, x1, x2)

inst_585:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffe00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffe00; op2val:0x0;
   valaddr_reg:x3; val_offset:1170*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1170*FLEN/8, x4, x1, x2)

inst_586:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffe00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffe00; op2val:0x1;
   valaddr_reg:x3; val_offset:1172*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1172*FLEN/8, x4, x1, x2)

inst_587:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffe00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffe00; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1174*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1174*FLEN/8, x4, x1, x2)

inst_588:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffff00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffff00; op2val:0x0;
   valaddr_reg:x3; val_offset:1176*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1176*FLEN/8, x4, x1, x2)

inst_589:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffff00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffff00; op2val:0x1;
   valaddr_reg:x3; val_offset:1178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1178*FLEN/8, x4, x1, x2)

inst_590:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffff00 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffff00; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1180*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1180*FLEN/8, x4, x1, x2)

inst_591:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffff80 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffff80; op2val:0x0;
   valaddr_reg:x3; val_offset:1182*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1182*FLEN/8, x4, x1, x2)

inst_592:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffff80 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffff80; op2val:0x1;
   valaddr_reg:x3; val_offset:1184*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1184*FLEN/8, x4, x1, x2)

inst_593:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffff80 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffff80; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1186*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1186*FLEN/8, x4, x1, x2)

inst_594:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffffc0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffffc0; op2val:0x0;
   valaddr_reg:x3; val_offset:1188*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1188*FLEN/8, x4, x1, x2)

inst_595:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffffc0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffffc0; op2val:0x1;
   valaddr_reg:x3; val_offset:1190*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1190*FLEN/8, x4, x1, x2)

inst_596:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffffc0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffffc0; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1192*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1192*FLEN/8, x4, x1, x2)

inst_597:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffffe0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffffe0; op2val:0x0;
   valaddr_reg:x3; val_offset:1194*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1194*FLEN/8, x4, x1, x2)

inst_598:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffffe0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffffe0; op2val:0x1;
   valaddr_reg:x3; val_offset:1196*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1196*FLEN/8, x4, x1, x2)

inst_599:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xfffffffffffe0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dfffffffffffe0; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1198*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1198*FLEN/8, x4, x1, x2)

inst_600:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffff0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffff0; op2val:0x0;
   valaddr_reg:x3; val_offset:1200*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1200*FLEN/8, x4, x1, x2)

inst_601:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffff0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffff0; op2val:0x1;
   valaddr_reg:x3; val_offset:1202*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1202*FLEN/8, x4, x1, x2)

inst_602:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffff0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffff0; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1204*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1204*FLEN/8, x4, x1, x2)

inst_603:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffff8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffff8; op2val:0x0;
   valaddr_reg:x3; val_offset:1206*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1206*FLEN/8, x4, x1, x2)

inst_604:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffff8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffff8; op2val:0x1;
   valaddr_reg:x3; val_offset:1208*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1208*FLEN/8, x4, x1, x2)

inst_605:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffff8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffff8; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1210*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1210*FLEN/8, x4, x1, x2)

inst_606:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffffc and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffffc; op2val:0x0;
   valaddr_reg:x3; val_offset:1212*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1212*FLEN/8, x4, x1, x2)

inst_607:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffffc and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffffc; op2val:0x1;
   valaddr_reg:x3; val_offset:1214*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1214*FLEN/8, x4, x1, x2)

inst_608:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffffc and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffffc; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1216*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1216*FLEN/8, x4, x1, x2)

inst_609:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffffe and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffffe; op2val:0x0;
   valaddr_reg:x3; val_offset:1218*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1218*FLEN/8, x4, x1, x2)

inst_610:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffffe and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffffe; op2val:0x1;
   valaddr_reg:x3; val_offset:1220*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1220*FLEN/8, x4, x1, x2)

inst_611:
// fs1 == 0 and fe1 == 0x37d and fm1 == 0xffffffffffffe and fs2 == 0 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37dffffffffffffe; op2val:0xfffffffffffff;
   valaddr_reg:x3; val_offset:1222*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1222*FLEN/8, x4, x1, x2)

inst_612:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e0000000000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1224*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1224*FLEN/8, x4, x1, x2)

inst_613:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000000001 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e0000000000001; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1226*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1226*FLEN/8, x4, x1, x2)

inst_614:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000000003 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e0000000000003; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1228*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1228*FLEN/8, x4, x1, x2)

inst_615:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000000007 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e0000000000007; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1230*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1230*FLEN/8, x4, x1, x2)

inst_616:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000000000f and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e000000000000f; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1232*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1232*FLEN/8, x4, x1, x2)

inst_617:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000000001f and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e000000000001f; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1234*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1234*FLEN/8, x4, x1, x2)

inst_618:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000000003f and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e000000000003f; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1236*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1236*FLEN/8, x4, x1, x2)

inst_619:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000000007f and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e000000000007f; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1238*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1238*FLEN/8, x4, x1, x2)

inst_620:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000000000ff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e00000000000ff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1240*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1240*FLEN/8, x4, x1, x2)

inst_621:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000000001ff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e00000000001ff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1242*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1242*FLEN/8, x4, x1, x2)

inst_622:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000000003ff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e00000000003ff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1244*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1244*FLEN/8, x4, x1, x2)

inst_623:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000000007ff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e00000000007ff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1246*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1246*FLEN/8, x4, x1, x2)

inst_624:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000000fff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e0000000000fff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1248*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1248*FLEN/8, x4, x1, x2)

inst_625:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000001fff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e0000000001fff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1250*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1250*FLEN/8, x4, x1, x2)

inst_626:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000003fff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e0000000003fff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1252*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1252*FLEN/8, x4, x1, x2)

inst_627:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000007fff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e0000000007fff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1254*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1254*FLEN/8, x4, x1, x2)

inst_628:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000000ffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e000000000ffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1256*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1256*FLEN/8, x4, x1, x2)

inst_629:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000001ffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e000000001ffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1258*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1258*FLEN/8, x4, x1, x2)

inst_630:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000003ffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e000000003ffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1260*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1260*FLEN/8, x4, x1, x2)

inst_631:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000007ffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e000000007ffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1262*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1262*FLEN/8, x4, x1, x2)

inst_632:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000000fffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e00000000fffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1264*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1264*FLEN/8, x4, x1, x2)

inst_633:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000001fffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e00000001fffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1266*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1266*FLEN/8, x4, x1, x2)

inst_634:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000003fffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e00000003fffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1268*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1268*FLEN/8, x4, x1, x2)

inst_635:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000007fffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e00000007fffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1270*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1270*FLEN/8, x4, x1, x2)

inst_636:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000000ffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e0000000ffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1272*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1272*FLEN/8, x4, x1, x2)

inst_637:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000001ffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e0000001ffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1274*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1274*FLEN/8, x4, x1, x2)

inst_638:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000003ffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e0000003ffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1276*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1276*FLEN/8, x4, x1, x2)

inst_639:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000007ffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e0000007ffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1278*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1278*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_640:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000000fffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e000000fffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1280*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1280*FLEN/8, x4, x1, x2)

inst_641:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000001fffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e000001fffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1282*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1282*FLEN/8, x4, x1, x2)

inst_642:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000003fffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e000003fffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1284*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1284*FLEN/8, x4, x1, x2)

inst_643:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000007fffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e000007fffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1286*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1286*FLEN/8, x4, x1, x2)

inst_644:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00000ffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e00000ffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1288*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1288*FLEN/8, x4, x1, x2)

inst_645:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00001ffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e00001ffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1290*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1290*FLEN/8, x4, x1, x2)

inst_646:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00003ffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e00003ffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1292*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1292*FLEN/8, x4, x1, x2)

inst_647:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00007ffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e00007ffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1294*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1294*FLEN/8, x4, x1, x2)

inst_648:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0000fffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e0000fffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1296*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1296*FLEN/8, x4, x1, x2)

inst_649:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0001fffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e0001fffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1298*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1298*FLEN/8, x4, x1, x2)

inst_650:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0003fffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e0003fffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1300*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1300*FLEN/8, x4, x1, x2)

inst_651:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0007fffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e0007fffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1302*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1302*FLEN/8, x4, x1, x2)

inst_652:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x000ffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e000ffffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1304*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1304*FLEN/8, x4, x1, x2)

inst_653:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x001ffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e001ffffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1306*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1306*FLEN/8, x4, x1, x2)

inst_654:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x003ffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e003ffffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1308*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1308*FLEN/8, x4, x1, x2)

inst_655:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x007ffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e007ffffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1310*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1310*FLEN/8, x4, x1, x2)

inst_656:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x00fffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e00fffffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1312*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1312*FLEN/8, x4, x1, x2)

inst_657:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x01fffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e01fffffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1314*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1314*FLEN/8, x4, x1, x2)

inst_658:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x03fffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e03fffffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1316*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1316*FLEN/8, x4, x1, x2)

inst_659:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x07fffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e07fffffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1318*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1318*FLEN/8, x4, x1, x2)

inst_660:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x0ffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e0ffffffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1320*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1320*FLEN/8, x4, x1, x2)

inst_661:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x1ffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e1ffffffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1322*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1322*FLEN/8, x4, x1, x2)

inst_662:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x3333333333333 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e3333333333333; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1324*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1324*FLEN/8, x4, x1, x2)

inst_663:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x3ffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e3ffffffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1326*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1326*FLEN/8, x4, x1, x2)

inst_664:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x4924924924924 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e4924924924924; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1328*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1328*FLEN/8, x4, x1, x2)

inst_665:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x6666666666666 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e6666666666666; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1330*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1330*FLEN/8, x4, x1, x2)

inst_666:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x6db6db6db6db6 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e6db6db6db6db6; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1332*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1332*FLEN/8, x4, x1, x2)

inst_667:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x7777777777777 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e7777777777777; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1334*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1334*FLEN/8, x4, x1, x2)

inst_668:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x7ffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e7ffffffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1336*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1336*FLEN/8, x4, x1, x2)

inst_669:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x8000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e8000000000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1338*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1338*FLEN/8, x4, x1, x2)

inst_670:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x8888888888888 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e8888888888888; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1340*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1340*FLEN/8, x4, x1, x2)

inst_671:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0x9999999999999 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37e9999999999999; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1342*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1342*FLEN/8, x4, x1, x2)

inst_672:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xb6db6db6db6db and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37eb6db6db6db6db; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1344*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1344*FLEN/8, x4, x1, x2)

inst_673:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xc000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37ec000000000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1346*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1346*FLEN/8, x4, x1, x2)

inst_674:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xccccccccccccc and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37eccccccccccccc; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1348*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1348*FLEN/8, x4, x1, x2)

inst_675:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xdb6db6db6db6d and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37edb6db6db6db6d; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1350*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1350*FLEN/8, x4, x1, x2)

inst_676:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xe000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37ee000000000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1352*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1352*FLEN/8, x4, x1, x2)

inst_677:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xf000000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37ef000000000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1354*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1354*FLEN/8, x4, x1, x2)

inst_678:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xf800000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37ef800000000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1356*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1356*FLEN/8, x4, x1, x2)

inst_679:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfc00000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efc00000000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1358*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1358*FLEN/8, x4, x1, x2)

inst_680:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfe00000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efe00000000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1360*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1360*FLEN/8, x4, x1, x2)

inst_681:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xff00000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37eff00000000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1362*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1362*FLEN/8, x4, x1, x2)

inst_682:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xff80000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37eff80000000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1364*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1364*FLEN/8, x4, x1, x2)

inst_683:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffc0000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effc0000000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1366*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1366*FLEN/8, x4, x1, x2)

inst_684:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffe0000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effe0000000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1368*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1368*FLEN/8, x4, x1, x2)

inst_685:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfff0000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efff0000000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1370*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1370*FLEN/8, x4, x1, x2)

inst_686:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfff8000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efff8000000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1372*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1372*FLEN/8, x4, x1, x2)

inst_687:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffc000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffc000000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1374*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1374*FLEN/8, x4, x1, x2)

inst_688:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffe000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffe000000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1376*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1376*FLEN/8, x4, x1, x2)

inst_689:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffff000000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effff000000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1378*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1378*FLEN/8, x4, x1, x2)

inst_690:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffff800000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effff800000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1380*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1380*FLEN/8, x4, x1, x2)

inst_691:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffc00000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffc00000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1382*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1382*FLEN/8, x4, x1, x2)

inst_692:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffe00000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffe00000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1384*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1384*FLEN/8, x4, x1, x2)

inst_693:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffff00000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffff00000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1386*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1386*FLEN/8, x4, x1, x2)

inst_694:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffff80000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffff80000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1388*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1388*FLEN/8, x4, x1, x2)

inst_695:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffc0000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffffc0000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1390*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1390*FLEN/8, x4, x1, x2)

inst_696:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffe0000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffffe0000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1392*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1392*FLEN/8, x4, x1, x2)

inst_697:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffff0000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffff0000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1394*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1394*FLEN/8, x4, x1, x2)

inst_698:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffff8000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffff8000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1396*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1396*FLEN/8, x4, x1, x2)

inst_699:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffc000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffffc000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1398*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1398*FLEN/8, x4, x1, x2)

inst_700:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffe000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffffe000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1400*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1400*FLEN/8, x4, x1, x2)

inst_701:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffff000000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffffff000000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1402*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1402*FLEN/8, x4, x1, x2)

inst_702:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffff800000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffffff800000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1404*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1404*FLEN/8, x4, x1, x2)

inst_703:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffc00000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffffffc00000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1406*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1406*FLEN/8, x4, x1, x2)

inst_704:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffe00000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffffffe00000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1408*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1408*FLEN/8, x4, x1, x2)

inst_705:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffff00000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffffff00000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1410*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1410*FLEN/8, x4, x1, x2)

inst_706:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffff80000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffffff80000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1412*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1412*FLEN/8, x4, x1, x2)

inst_707:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffc0000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffffffc0000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1414*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1414*FLEN/8, x4, x1, x2)

inst_708:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffe0000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffffffe0000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1416*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1416*FLEN/8, x4, x1, x2)

inst_709:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffff0000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffffffff0000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1418*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1418*FLEN/8, x4, x1, x2)

inst_710:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffff8000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffffffff8000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1420*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1420*FLEN/8, x4, x1, x2)

inst_711:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffffc000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffffffffc000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1422*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1422*FLEN/8, x4, x1, x2)

inst_712:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffffe000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffffffffe000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1424*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1424*FLEN/8, x4, x1, x2)

inst_713:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffff000 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffffffff000; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1426*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1426*FLEN/8, x4, x1, x2)

inst_714:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffff800 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffffffff800; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1428*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1428*FLEN/8, x4, x1, x2)

inst_715:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffffc00 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffffffffc00; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1430*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1430*FLEN/8, x4, x1, x2)

inst_716:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffffe00 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffffffffe00; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1432*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1432*FLEN/8, x4, x1, x2)

inst_717:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffffff00 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffffffffff00; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1434*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1434*FLEN/8, x4, x1, x2)

inst_718:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffffff80 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffffffffff80; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1436*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1436*FLEN/8, x4, x1, x2)

inst_719:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffffffc0 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffffffffffc0; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1438*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1438*FLEN/8, x4, x1, x2)

inst_720:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffffffe0 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffffffffffe0; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1440*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1440*FLEN/8, x4, x1, x2)

inst_721:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffffff0 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffffffffff0; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1442*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1442*FLEN/8, x4, x1, x2)

inst_722:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffffff8 and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffffffffff8; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1444*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1444*FLEN/8, x4, x1, x2)

inst_723:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffffffc and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffffffffffc; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1446*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1446*FLEN/8, x4, x1, x2)

inst_724:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xffffffffffffe and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37effffffffffffe; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1448*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1448*FLEN/8, x4, x1, x2)

inst_725:
// fs1 == 0 and fe1 == 0x37e and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x37efffffffffffff; op2val:0x10000000000000;
   valaddr_reg:x3; val_offset:1450*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1450*FLEN/8, x4, x1, x2)

inst_726:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000000000;
   valaddr_reg:x3; val_offset:1452*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1452*FLEN/8, x4, x1, x2)

inst_727:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000000002;
   valaddr_reg:x3; val_offset:1454*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1454*FLEN/8, x4, x1, x2)

inst_728:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000004 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000000004;
   valaddr_reg:x3; val_offset:1456*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1456*FLEN/8, x4, x1, x2)

inst_729:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000008 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000000008;
   valaddr_reg:x3; val_offset:1458*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1458*FLEN/8, x4, x1, x2)

inst_730:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000010 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000000010;
   valaddr_reg:x3; val_offset:1460*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1460*FLEN/8, x4, x1, x2)

inst_731:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000020 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000000020;
   valaddr_reg:x3; val_offset:1462*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1462*FLEN/8, x4, x1, x2)

inst_732:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000040 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000000040;
   valaddr_reg:x3; val_offset:1464*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1464*FLEN/8, x4, x1, x2)

inst_733:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000080 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000000080;
   valaddr_reg:x3; val_offset:1466*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1466*FLEN/8, x4, x1, x2)

inst_734:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000100 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000000100;
   valaddr_reg:x3; val_offset:1468*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1468*FLEN/8, x4, x1, x2)

inst_735:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000200 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000000200;
   valaddr_reg:x3; val_offset:1470*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1470*FLEN/8, x4, x1, x2)

inst_736:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000400 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000000400;
   valaddr_reg:x3; val_offset:1472*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1472*FLEN/8, x4, x1, x2)

inst_737:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000000800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000000800;
   valaddr_reg:x3; val_offset:1474*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1474*FLEN/8, x4, x1, x2)

inst_738:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000001000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000001000;
   valaddr_reg:x3; val_offset:1476*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1476*FLEN/8, x4, x1, x2)

inst_739:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000002000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000002000;
   valaddr_reg:x3; val_offset:1478*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1478*FLEN/8, x4, x1, x2)

inst_740:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000004000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000004000;
   valaddr_reg:x3; val_offset:1480*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1480*FLEN/8, x4, x1, x2)

inst_741:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000008000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000008000;
   valaddr_reg:x3; val_offset:1482*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1482*FLEN/8, x4, x1, x2)

inst_742:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000010000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000010000;
   valaddr_reg:x3; val_offset:1484*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1484*FLEN/8, x4, x1, x2)

inst_743:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000020000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000020000;
   valaddr_reg:x3; val_offset:1486*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1486*FLEN/8, x4, x1, x2)

inst_744:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000040000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000040000;
   valaddr_reg:x3; val_offset:1488*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1488*FLEN/8, x4, x1, x2)

inst_745:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000080000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000080000;
   valaddr_reg:x3; val_offset:1490*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1490*FLEN/8, x4, x1, x2)

inst_746:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000100000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000100000;
   valaddr_reg:x3; val_offset:1492*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1492*FLEN/8, x4, x1, x2)

inst_747:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000200000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000200000;
   valaddr_reg:x3; val_offset:1494*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1494*FLEN/8, x4, x1, x2)

inst_748:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000400000;
   valaddr_reg:x3; val_offset:1496*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1496*FLEN/8, x4, x1, x2)

inst_749:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000000800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000000800000;
   valaddr_reg:x3; val_offset:1498*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1498*FLEN/8, x4, x1, x2)

inst_750:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000001000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000001000000;
   valaddr_reg:x3; val_offset:1500*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1500*FLEN/8, x4, x1, x2)

inst_751:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000002000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000002000000;
   valaddr_reg:x3; val_offset:1502*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1502*FLEN/8, x4, x1, x2)

inst_752:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000004000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000004000000;
   valaddr_reg:x3; val_offset:1504*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1504*FLEN/8, x4, x1, x2)

inst_753:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000008000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000008000000;
   valaddr_reg:x3; val_offset:1506*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1506*FLEN/8, x4, x1, x2)

inst_754:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000010000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000010000000;
   valaddr_reg:x3; val_offset:1508*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1508*FLEN/8, x4, x1, x2)

inst_755:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000020000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000020000000;
   valaddr_reg:x3; val_offset:1510*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1510*FLEN/8, x4, x1, x2)

inst_756:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000040000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000040000000;
   valaddr_reg:x3; val_offset:1512*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1512*FLEN/8, x4, x1, x2)

inst_757:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000080000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000080000000;
   valaddr_reg:x3; val_offset:1514*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1514*FLEN/8, x4, x1, x2)

inst_758:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000100000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000100000000;
   valaddr_reg:x3; val_offset:1516*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1516*FLEN/8, x4, x1, x2)

inst_759:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000200000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000200000000;
   valaddr_reg:x3; val_offset:1518*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1518*FLEN/8, x4, x1, x2)

inst_760:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000400000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000400000000;
   valaddr_reg:x3; val_offset:1520*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1520*FLEN/8, x4, x1, x2)

inst_761:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe000800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe000800000000;
   valaddr_reg:x3; val_offset:1522*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1522*FLEN/8, x4, x1, x2)

inst_762:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe001000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe001000000000;
   valaddr_reg:x3; val_offset:1524*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1524*FLEN/8, x4, x1, x2)

inst_763:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe002000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe002000000000;
   valaddr_reg:x3; val_offset:1526*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1526*FLEN/8, x4, x1, x2)

inst_764:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe004000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe004000000000;
   valaddr_reg:x3; val_offset:1528*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1528*FLEN/8, x4, x1, x2)

inst_765:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe008000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe008000000000;
   valaddr_reg:x3; val_offset:1530*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1530*FLEN/8, x4, x1, x2)

inst_766:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe010000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe010000000000;
   valaddr_reg:x3; val_offset:1532*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1532*FLEN/8, x4, x1, x2)

inst_767:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe020000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe020000000000;
   valaddr_reg:x3; val_offset:1534*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1534*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_7)

inst_768:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe040000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe040000000000;
   valaddr_reg:x3; val_offset:1536*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1536*FLEN/8, x4, x1, x2)

inst_769:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe080000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe080000000000;
   valaddr_reg:x3; val_offset:1538*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1538*FLEN/8, x4, x1, x2)

inst_770:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe100000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe100000000000;
   valaddr_reg:x3; val_offset:1540*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1540*FLEN/8, x4, x1, x2)

inst_771:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe200000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe200000000000;
   valaddr_reg:x3; val_offset:1542*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1542*FLEN/8, x4, x1, x2)

inst_772:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe400000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe400000000000;
   valaddr_reg:x3; val_offset:1544*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1544*FLEN/8, x4, x1, x2)

inst_773:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe666666666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe666666666666;
   valaddr_reg:x3; val_offset:1546*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1546*FLEN/8, x4, x1, x2)

inst_774:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe800000000000;
   valaddr_reg:x3; val_offset:1548*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1548*FLEN/8, x4, x1, x2)

inst_775:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xe924924924924 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffe924924924924;
   valaddr_reg:x3; val_offset:1550*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1550*FLEN/8, x4, x1, x2)

inst_776:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xecccccccccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffecccccccccccc;
   valaddr_reg:x3; val_offset:1552*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1552*FLEN/8, x4, x1, x2)

inst_777:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xedb6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffedb6db6db6db6;
   valaddr_reg:x3; val_offset:1554*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1554*FLEN/8, x4, x1, x2)

inst_778:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xeeeeeeeeeeeee and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffeeeeeeeeeeeee;
   valaddr_reg:x3; val_offset:1556*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1556*FLEN/8, x4, x1, x2)

inst_779:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fff000000000000;
   valaddr_reg:x3; val_offset:1558*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1558*FLEN/8, x4, x1, x2)

inst_780:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xf111111111111 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fff111111111111;
   valaddr_reg:x3; val_offset:1560*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1560*FLEN/8, x4, x1, x2)

inst_781:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xf333333333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fff333333333333;
   valaddr_reg:x3; val_offset:1562*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1562*FLEN/8, x4, x1, x2)

inst_782:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xf6db6db6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fff6db6db6db6db;
   valaddr_reg:x3; val_offset:1564*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1564*FLEN/8, x4, x1, x2)

inst_783:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fff800000000000;
   valaddr_reg:x3; val_offset:1566*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1566*FLEN/8, x4, x1, x2)

inst_784:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xf99999999999a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fff99999999999a;
   valaddr_reg:x3; val_offset:1568*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1568*FLEN/8, x4, x1, x2)

inst_785:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfb6db6db6db6e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffb6db6db6db6e;
   valaddr_reg:x3; val_offset:1570*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1570*FLEN/8, x4, x1, x2)

inst_786:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffc00000000000;
   valaddr_reg:x3; val_offset:1572*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1572*FLEN/8, x4, x1, x2)

inst_787:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffe00000000000;
   valaddr_reg:x3; val_offset:1574*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1574*FLEN/8, x4, x1, x2)

inst_788:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffff00000000000;
   valaddr_reg:x3; val_offset:1576*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1576*FLEN/8, x4, x1, x2)

inst_789:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffff80000000000;
   valaddr_reg:x3; val_offset:1578*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1578*FLEN/8, x4, x1, x2)

inst_790:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffc0000000000;
   valaddr_reg:x3; val_offset:1580*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1580*FLEN/8, x4, x1, x2)

inst_791:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffe0000000000;
   valaddr_reg:x3; val_offset:1582*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1582*FLEN/8, x4, x1, x2)

inst_792:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffff0000000000;
   valaddr_reg:x3; val_offset:1584*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1584*FLEN/8, x4, x1, x2)

inst_793:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffff8000000000;
   valaddr_reg:x3; val_offset:1586*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1586*FLEN/8, x4, x1, x2)

inst_794:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffc000000000;
   valaddr_reg:x3; val_offset:1588*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1588*FLEN/8, x4, x1, x2)

inst_795:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffe000000000;
   valaddr_reg:x3; val_offset:1590*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1590*FLEN/8, x4, x1, x2)

inst_796:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffff000000000;
   valaddr_reg:x3; val_offset:1592*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1592*FLEN/8, x4, x1, x2)

inst_797:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffff800000000;
   valaddr_reg:x3; val_offset:1594*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1594*FLEN/8, x4, x1, x2)

inst_798:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffc00000000;
   valaddr_reg:x3; val_offset:1596*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1596*FLEN/8, x4, x1, x2)

inst_799:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffe00000000;
   valaddr_reg:x3; val_offset:1598*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1598*FLEN/8, x4, x1, x2)

inst_800:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffff00000000;
   valaddr_reg:x3; val_offset:1600*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1600*FLEN/8, x4, x1, x2)

inst_801:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffff80000000;
   valaddr_reg:x3; val_offset:1602*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1602*FLEN/8, x4, x1, x2)

inst_802:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffffc0000000;
   valaddr_reg:x3; val_offset:1604*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1604*FLEN/8, x4, x1, x2)

inst_803:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffffe0000000;
   valaddr_reg:x3; val_offset:1606*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1606*FLEN/8, x4, x1, x2)

inst_804:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffff0000000;
   valaddr_reg:x3; val_offset:1608*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1608*FLEN/8, x4, x1, x2)

inst_805:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffff8000000;
   valaddr_reg:x3; val_offset:1610*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1610*FLEN/8, x4, x1, x2)

inst_806:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffffc000000;
   valaddr_reg:x3; val_offset:1612*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1612*FLEN/8, x4, x1, x2)

inst_807:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffffe000000;
   valaddr_reg:x3; val_offset:1614*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1614*FLEN/8, x4, x1, x2)

inst_808:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffffff000000;
   valaddr_reg:x3; val_offset:1616*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1616*FLEN/8, x4, x1, x2)

inst_809:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffffff800000;
   valaddr_reg:x3; val_offset:1618*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1618*FLEN/8, x4, x1, x2)

inst_810:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffffffc00000;
   valaddr_reg:x3; val_offset:1620*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1620*FLEN/8, x4, x1, x2)

inst_811:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffffffe00000;
   valaddr_reg:x3; val_offset:1622*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1622*FLEN/8, x4, x1, x2)

inst_812:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffffff00000;
   valaddr_reg:x3; val_offset:1624*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1624*FLEN/8, x4, x1, x2)

inst_813:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffffff80000;
   valaddr_reg:x3; val_offset:1626*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1626*FLEN/8, x4, x1, x2)

inst_814:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffffffc0000;
   valaddr_reg:x3; val_offset:1628*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1628*FLEN/8, x4, x1, x2)

inst_815:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffffffe0000;
   valaddr_reg:x3; val_offset:1630*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1630*FLEN/8, x4, x1, x2)

inst_816:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffffffff0000;
   valaddr_reg:x3; val_offset:1632*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1632*FLEN/8, x4, x1, x2)

inst_817:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffffffff8000;
   valaddr_reg:x3; val_offset:1634*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1634*FLEN/8, x4, x1, x2)

inst_818:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffffffffc000;
   valaddr_reg:x3; val_offset:1636*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1636*FLEN/8, x4, x1, x2)

inst_819:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffffffffe000;
   valaddr_reg:x3; val_offset:1638*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1638*FLEN/8, x4, x1, x2)

inst_820:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffffffff000;
   valaddr_reg:x3; val_offset:1640*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1640*FLEN/8, x4, x1, x2)

inst_821:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffffffff800;
   valaddr_reg:x3; val_offset:1642*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1642*FLEN/8, x4, x1, x2)

inst_822:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffffffffc00;
   valaddr_reg:x3; val_offset:1644*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1644*FLEN/8, x4, x1, x2)

inst_823:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffffffffe00;
   valaddr_reg:x3; val_offset:1646*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1646*FLEN/8, x4, x1, x2)

inst_824:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffffffffff00;
   valaddr_reg:x3; val_offset:1648*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1648*FLEN/8, x4, x1, x2)

inst_825:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffffffffff80;
   valaddr_reg:x3; val_offset:1650*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1650*FLEN/8, x4, x1, x2)

inst_826:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffffffffffc0;
   valaddr_reg:x3; val_offset:1652*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1652*FLEN/8, x4, x1, x2)

inst_827:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffffffffffe0;
   valaddr_reg:x3; val_offset:1654*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1654*FLEN/8, x4, x1, x2)

inst_828:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffffffffff0;
   valaddr_reg:x3; val_offset:1656*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1656*FLEN/8, x4, x1, x2)

inst_829:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffffffffff8;
   valaddr_reg:x3; val_offset:1658*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1658*FLEN/8, x4, x1, x2)

inst_830:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffffffffffc;
   valaddr_reg:x3; val_offset:1660*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1660*FLEN/8, x4, x1, x2)

inst_831:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3ffffffffffffffe;
   valaddr_reg:x3; val_offset:1662*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1662*FLEN/8, x4, x1, x2)

inst_832:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x3fffffffffffffff;
   valaddr_reg:x3; val_offset:1664*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1664*FLEN/8, x4, x1, x2)

inst_833:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x400 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0000000000000; op2val:0x4000000000000000;
   valaddr_reg:x3; val_offset:1666*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1666*FLEN/8, x4, x1, x2)

inst_834:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1668*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1668*FLEN/8, x4, x1, x2)

inst_835:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000000002; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1670*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1670*FLEN/8, x4, x1, x2)

inst_836:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000004 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000000004; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1672*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1672*FLEN/8, x4, x1, x2)

inst_837:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000008 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000000008; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1674*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1674*FLEN/8, x4, x1, x2)

inst_838:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000010 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000000010; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1676*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1676*FLEN/8, x4, x1, x2)

inst_839:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000020 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000000020; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1678*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1678*FLEN/8, x4, x1, x2)

inst_840:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000040 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000000040; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1680*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1680*FLEN/8, x4, x1, x2)

inst_841:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000080 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000000080; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1682*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1682*FLEN/8, x4, x1, x2)

inst_842:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000100 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000000100; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1684*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1684*FLEN/8, x4, x1, x2)

inst_843:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000200 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000000200; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1686*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1686*FLEN/8, x4, x1, x2)

inst_844:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000400 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000000400; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1688*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1688*FLEN/8, x4, x1, x2)

inst_845:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000000800 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000000800; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1690*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1690*FLEN/8, x4, x1, x2)

inst_846:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000001000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000001000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1692*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1692*FLEN/8, x4, x1, x2)

inst_847:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000002000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000002000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1694*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1694*FLEN/8, x4, x1, x2)

inst_848:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000004000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000004000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1696*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1696*FLEN/8, x4, x1, x2)

inst_849:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000008000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000008000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1698*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1698*FLEN/8, x4, x1, x2)

inst_850:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000010000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000010000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1700*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1700*FLEN/8, x4, x1, x2)

inst_851:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000020000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000020000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1702*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1702*FLEN/8, x4, x1, x2)

inst_852:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000040000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000040000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1704*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1704*FLEN/8, x4, x1, x2)

inst_853:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000080000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000080000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1706*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1706*FLEN/8, x4, x1, x2)

inst_854:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000100000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000100000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1708*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1708*FLEN/8, x4, x1, x2)

inst_855:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000200000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000200000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1710*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1710*FLEN/8, x4, x1, x2)

inst_856:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000400000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000400000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1712*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1712*FLEN/8, x4, x1, x2)

inst_857:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000000800000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000000800000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1714*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1714*FLEN/8, x4, x1, x2)

inst_858:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000001000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000001000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1716*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1716*FLEN/8, x4, x1, x2)

inst_859:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000002000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000002000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1718*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1718*FLEN/8, x4, x1, x2)

inst_860:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000004000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000004000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1720*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1720*FLEN/8, x4, x1, x2)

inst_861:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000008000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000008000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1722*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1722*FLEN/8, x4, x1, x2)

inst_862:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000010000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000010000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1724*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1724*FLEN/8, x4, x1, x2)

inst_863:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000020000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000020000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1726*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1726*FLEN/8, x4, x1, x2)

inst_864:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000040000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000040000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1728*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1728*FLEN/8, x4, x1, x2)

inst_865:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000080000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000080000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1730*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1730*FLEN/8, x4, x1, x2)

inst_866:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000100000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000100000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1732*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1732*FLEN/8, x4, x1, x2)

inst_867:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000200000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000200000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1734*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1734*FLEN/8, x4, x1, x2)

inst_868:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000400000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000400000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1736*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1736*FLEN/8, x4, x1, x2)

inst_869:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe000800000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe000800000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1738*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1738*FLEN/8, x4, x1, x2)

inst_870:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe001000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe001000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1740*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1740*FLEN/8, x4, x1, x2)

inst_871:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe002000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe002000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1742*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1742*FLEN/8, x4, x1, x2)

inst_872:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe004000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe004000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1744*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1744*FLEN/8, x4, x1, x2)

inst_873:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe008000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe008000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1746*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1746*FLEN/8, x4, x1, x2)

inst_874:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe010000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe010000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1748*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1748*FLEN/8, x4, x1, x2)

inst_875:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe020000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe020000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1750*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1750*FLEN/8, x4, x1, x2)

inst_876:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe040000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe040000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1752*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1752*FLEN/8, x4, x1, x2)

inst_877:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe080000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe080000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1754*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1754*FLEN/8, x4, x1, x2)

inst_878:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe100000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe100000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1756*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1756*FLEN/8, x4, x1, x2)

inst_879:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe200000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe200000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1758*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1758*FLEN/8, x4, x1, x2)

inst_880:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe400000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe400000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1760*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1760*FLEN/8, x4, x1, x2)

inst_881:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe666666666666 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe666666666666; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1762*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1762*FLEN/8, x4, x1, x2)

inst_882:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe800000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe800000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1764*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1764*FLEN/8, x4, x1, x2)

inst_883:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xe924924924924 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe924924924924; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1766*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1766*FLEN/8, x4, x1, x2)

inst_884:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xecccccccccccc and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffecccccccccccc; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1768*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1768*FLEN/8, x4, x1, x2)

inst_885:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xedb6db6db6db6 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffedb6db6db6db6; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1770*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1770*FLEN/8, x4, x1, x2)

inst_886:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xeeeeeeeeeeeee and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffeeeeeeeeeeeee; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1772*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1772*FLEN/8, x4, x1, x2)

inst_887:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xf000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fff000000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1774*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1774*FLEN/8, x4, x1, x2)

inst_888:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xf111111111111 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fff111111111111; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1776*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1776*FLEN/8, x4, x1, x2)

inst_889:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xf333333333333 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fff333333333333; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1778*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1778*FLEN/8, x4, x1, x2)

inst_890:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xf6db6db6db6db and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fff6db6db6db6db; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1780*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1780*FLEN/8, x4, x1, x2)

inst_891:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xf800000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fff800000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1782*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1782*FLEN/8, x4, x1, x2)

inst_892:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xf99999999999a and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fff99999999999a; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1784*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1784*FLEN/8, x4, x1, x2)

inst_893:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfb6db6db6db6e and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffb6db6db6db6e; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1786*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1786*FLEN/8, x4, x1, x2)

inst_894:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfc00000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffc00000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1788*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1788*FLEN/8, x4, x1, x2)

inst_895:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfe00000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffe00000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1790*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1790*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_8)

inst_896:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xff00000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffff00000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1792*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1792*FLEN/8, x4, x1, x2)

inst_897:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xff80000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffff80000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1794*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1794*FLEN/8, x4, x1, x2)

inst_898:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffc0000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffc0000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1796*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1796*FLEN/8, x4, x1, x2)

inst_899:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffe0000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffe0000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1798*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1798*FLEN/8, x4, x1, x2)

inst_900:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfff0000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffff0000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1800*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1800*FLEN/8, x4, x1, x2)

inst_901:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfff8000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffff8000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1802*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1802*FLEN/8, x4, x1, x2)

inst_902:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffc000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffc000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1804*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1804*FLEN/8, x4, x1, x2)

inst_903:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffe000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffe000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1806*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1806*FLEN/8, x4, x1, x2)

inst_904:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffff000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffff000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1808*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1808*FLEN/8, x4, x1, x2)

inst_905:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffff800000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffff800000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1810*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1810*FLEN/8, x4, x1, x2)

inst_906:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffc00000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffc00000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1812*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1812*FLEN/8, x4, x1, x2)

inst_907:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffe00000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffe00000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1814*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1814*FLEN/8, x4, x1, x2)

inst_908:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffff00000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffff00000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1816*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1816*FLEN/8, x4, x1, x2)

inst_909:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffff80000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffff80000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1818*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1818*FLEN/8, x4, x1, x2)

inst_910:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffc0000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffffc0000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1820*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1820*FLEN/8, x4, x1, x2)

inst_911:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffe0000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffffe0000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1822*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1822*FLEN/8, x4, x1, x2)

inst_912:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffff0000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffff0000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1824*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1824*FLEN/8, x4, x1, x2)

inst_913:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffff8000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffff8000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1826*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1826*FLEN/8, x4, x1, x2)

inst_914:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffc000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffffc000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1828*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1828*FLEN/8, x4, x1, x2)

inst_915:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffe000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffffe000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1830*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1830*FLEN/8, x4, x1, x2)

inst_916:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffff000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffffff000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1832*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1832*FLEN/8, x4, x1, x2)

inst_917:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffff800000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffffff800000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1834*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1834*FLEN/8, x4, x1, x2)

inst_918:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffc00000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffffffc00000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1836*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1836*FLEN/8, x4, x1, x2)

inst_919:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffe00000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffffffe00000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1838*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1838*FLEN/8, x4, x1, x2)

inst_920:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffff00000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffffff00000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1840*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1840*FLEN/8, x4, x1, x2)

inst_921:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffff80000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffffff80000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1842*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1842*FLEN/8, x4, x1, x2)

inst_922:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffc0000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffffffc0000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1844*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1844*FLEN/8, x4, x1, x2)

inst_923:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffe0000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffffffe0000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1846*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1846*FLEN/8, x4, x1, x2)

inst_924:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffff0000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffffffff0000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1848*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1848*FLEN/8, x4, x1, x2)

inst_925:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffff8000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffffffff8000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1850*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1850*FLEN/8, x4, x1, x2)

inst_926:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffffc000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffffffffc000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1852*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1852*FLEN/8, x4, x1, x2)

inst_927:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffffe000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffffffffe000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1854*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1854*FLEN/8, x4, x1, x2)

inst_928:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffff000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffffffff000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1856*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1856*FLEN/8, x4, x1, x2)

inst_929:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffff800 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffffffff800; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1858*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1858*FLEN/8, x4, x1, x2)

inst_930:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffffc00 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffffffffc00; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1860*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1860*FLEN/8, x4, x1, x2)

inst_931:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffffe00 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffffffffe00; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1862*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1862*FLEN/8, x4, x1, x2)

inst_932:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffffff00 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffffffffff00; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1864*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1864*FLEN/8, x4, x1, x2)

inst_933:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffffff80 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffffffffff80; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1866*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1866*FLEN/8, x4, x1, x2)

inst_934:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffffffc0 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffffffffffc0; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1868*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1868*FLEN/8, x4, x1, x2)

inst_935:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffffffe0 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffffffffffe0; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1870*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1870*FLEN/8, x4, x1, x2)

inst_936:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffffff0 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffffffffff0; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1872*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1872*FLEN/8, x4, x1, x2)

inst_937:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffffff8 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffffffffff8; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1874*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1874*FLEN/8, x4, x1, x2)

inst_938:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffffffc and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffffffffffc; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1876*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1876*FLEN/8, x4, x1, x2)

inst_939:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xffffffffffffe and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3ffffffffffffffe; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1878*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1878*FLEN/8, x4, x1, x2)

inst_940:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x3fffffffffffffff; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1880*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1880*FLEN/8, x4, x1, x2)

inst_941:
// fs1 == 0 and fe1 == 0x400 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x4000000000000000; op2val:0x3ff0000000000000;
   valaddr_reg:x3; val_offset:1882*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1882*FLEN/8, x4, x1, x2)

inst_942:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1884*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1884*FLEN/8, x4, x1, x2)

inst_943:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000002 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000000002; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1886*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1886*FLEN/8, x4, x1, x2)

inst_944:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000004 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000000004; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1888*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1888*FLEN/8, x4, x1, x2)

inst_945:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000008 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000000008; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1890*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1890*FLEN/8, x4, x1, x2)

inst_946:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000010 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000000010; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1892*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1892*FLEN/8, x4, x1, x2)

inst_947:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000020 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000000020; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1894*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1894*FLEN/8, x4, x1, x2)

inst_948:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000040 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000000040; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1896*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1896*FLEN/8, x4, x1, x2)

inst_949:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000080 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000000080; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1898*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1898*FLEN/8, x4, x1, x2)

inst_950:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000100 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000000100; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1900*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1900*FLEN/8, x4, x1, x2)

inst_951:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000200 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000000200; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1902*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1902*FLEN/8, x4, x1, x2)

inst_952:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000400 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000000400; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1904*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1904*FLEN/8, x4, x1, x2)

inst_953:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000000800 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000000800; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1906*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1906*FLEN/8, x4, x1, x2)

inst_954:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000001000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000001000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1908*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1908*FLEN/8, x4, x1, x2)

inst_955:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000002000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000002000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1910*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1910*FLEN/8, x4, x1, x2)

inst_956:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000004000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000004000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1912*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1912*FLEN/8, x4, x1, x2)

inst_957:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000008000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000008000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1914*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1914*FLEN/8, x4, x1, x2)

inst_958:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000010000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000010000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1916*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1916*FLEN/8, x4, x1, x2)

inst_959:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000020000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000020000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1918*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1918*FLEN/8, x4, x1, x2)

inst_960:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000040000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000040000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1920*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1920*FLEN/8, x4, x1, x2)

inst_961:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000080000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000080000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1922*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1922*FLEN/8, x4, x1, x2)

inst_962:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000100000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000100000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1924*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1924*FLEN/8, x4, x1, x2)

inst_963:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000200000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000200000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1926*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1926*FLEN/8, x4, x1, x2)

inst_964:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000400000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000400000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1928*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1928*FLEN/8, x4, x1, x2)

inst_965:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000000800000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000000800000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1930*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1930*FLEN/8, x4, x1, x2)

inst_966:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000001000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000001000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1932*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1932*FLEN/8, x4, x1, x2)

inst_967:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000002000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000002000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1934*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1934*FLEN/8, x4, x1, x2)

inst_968:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000004000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000004000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1936*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1936*FLEN/8, x4, x1, x2)

inst_969:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000008000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000008000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1938*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1938*FLEN/8, x4, x1, x2)

inst_970:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000010000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000010000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1940*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1940*FLEN/8, x4, x1, x2)

inst_971:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000020000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000020000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1942*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1942*FLEN/8, x4, x1, x2)

inst_972:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000040000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000040000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1944*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1944*FLEN/8, x4, x1, x2)

inst_973:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000080000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000080000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1946*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1946*FLEN/8, x4, x1, x2)

inst_974:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000100000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000100000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1948*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1948*FLEN/8, x4, x1, x2)

inst_975:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000200000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000200000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1950*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1950*FLEN/8, x4, x1, x2)

inst_976:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000400000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000400000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1952*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1952*FLEN/8, x4, x1, x2)

inst_977:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc000800000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc000800000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1954*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1954*FLEN/8, x4, x1, x2)

inst_978:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc001000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc001000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1956*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1956*FLEN/8, x4, x1, x2)

inst_979:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc002000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc002000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1958*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1958*FLEN/8, x4, x1, x2)

inst_980:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc004000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc004000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1960*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1960*FLEN/8, x4, x1, x2)

inst_981:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc008000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc008000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1962*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1962*FLEN/8, x4, x1, x2)

inst_982:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc010000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc010000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1964*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1964*FLEN/8, x4, x1, x2)

inst_983:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc020000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc020000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1966*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1966*FLEN/8, x4, x1, x2)

inst_984:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc040000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc040000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1968*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1968*FLEN/8, x4, x1, x2)

inst_985:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc080000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc080000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1970*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1970*FLEN/8, x4, x1, x2)

inst_986:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc100000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc100000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1972*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1972*FLEN/8, x4, x1, x2)

inst_987:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc200000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc200000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1974*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1974*FLEN/8, x4, x1, x2)

inst_988:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc400000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc400000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1976*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1976*FLEN/8, x4, x1, x2)

inst_989:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc666666666666 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc666666666666; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1978*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1978*FLEN/8, x4, x1, x2)

inst_990:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc800000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc800000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1980*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1980*FLEN/8, x4, x1, x2)

inst_991:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xc924924924924 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fc924924924924; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1982*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1982*FLEN/8, x4, x1, x2)

inst_992:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xccccccccccccc and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fccccccccccccc; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1984*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1984*FLEN/8, x4, x1, x2)

inst_993:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xcdb6db6db6db6 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fcdb6db6db6db6; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1986*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1986*FLEN/8, x4, x1, x2)

inst_994:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xceeeeeeeeeeee and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fceeeeeeeeeeee; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1988*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1988*FLEN/8, x4, x1, x2)

inst_995:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xd000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fd000000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1990*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1990*FLEN/8, x4, x1, x2)

inst_996:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xd111111111111 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fd111111111111; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1992*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1992*FLEN/8, x4, x1, x2)

inst_997:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xd333333333333 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fd333333333333; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1994*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1994*FLEN/8, x4, x1, x2)

inst_998:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xd6db6db6db6db and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fd6db6db6db6db; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1996*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1996*FLEN/8, x4, x1, x2)

inst_999:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xd800000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fd800000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:1998*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 1998*FLEN/8, x4, x1, x2)

inst_1000:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xd99999999999a and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fd99999999999a; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2000*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2000*FLEN/8, x4, x1, x2)

inst_1001:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdb6db6db6db6e and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdb6db6db6db6e; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2002*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2002*FLEN/8, x4, x1, x2)

inst_1002:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdc00000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdc00000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2004*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2004*FLEN/8, x4, x1, x2)

inst_1003:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xde00000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fde00000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2006*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2006*FLEN/8, x4, x1, x2)

inst_1004:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdf00000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdf00000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2008*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2008*FLEN/8, x4, x1, x2)

inst_1005:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdf80000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdf80000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2010*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2010*FLEN/8, x4, x1, x2)

inst_1006:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfc0000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfc0000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2012*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2012*FLEN/8, x4, x1, x2)

inst_1007:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfe0000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfe0000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2014*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2014*FLEN/8, x4, x1, x2)

inst_1008:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdff0000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdff0000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2016*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2016*FLEN/8, x4, x1, x2)

inst_1009:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdff8000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdff8000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2018*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2018*FLEN/8, x4, x1, x2)

inst_1010:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffc000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffc000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2020*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2020*FLEN/8, x4, x1, x2)

inst_1011:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffe000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffe000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2022*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2022*FLEN/8, x4, x1, x2)

inst_1012:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfff000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfff000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2024*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2024*FLEN/8, x4, x1, x2)

inst_1013:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfff800000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfff800000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2026*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2026*FLEN/8, x4, x1, x2)

inst_1014:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffc00000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffc00000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2028*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2028*FLEN/8, x4, x1, x2)

inst_1015:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffe00000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffe00000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2030*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2030*FLEN/8, x4, x1, x2)

inst_1016:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffff00000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffff00000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2032*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2032*FLEN/8, x4, x1, x2)

inst_1017:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffff80000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffff80000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2034*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2034*FLEN/8, x4, x1, x2)

inst_1018:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffc0000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffffc0000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2036*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2036*FLEN/8, x4, x1, x2)

inst_1019:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffe0000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffffe0000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2038*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2038*FLEN/8, x4, x1, x2)

inst_1020:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffff0000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffff0000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2040*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2040*FLEN/8, x4, x1, x2)

inst_1021:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffff8000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffff8000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2042*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2042*FLEN/8, x4, x1, x2)

inst_1022:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffc000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffffc000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2044*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2044*FLEN/8, x4, x1, x2)

inst_1023:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffe000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffffe000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2046*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2046*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_9)

inst_1024:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffff000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffffff000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2048*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2048*FLEN/8, x4, x1, x2)

inst_1025:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffff800000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffffff800000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2050*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2050*FLEN/8, x4, x1, x2)

inst_1026:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffc00000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffffffc00000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2052*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2052*FLEN/8, x4, x1, x2)

inst_1027:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffe00000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffffffe00000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2054*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2054*FLEN/8, x4, x1, x2)

inst_1028:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffff00000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffffff00000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2056*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2056*FLEN/8, x4, x1, x2)

inst_1029:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffff80000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffffff80000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2058*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2058*FLEN/8, x4, x1, x2)

inst_1030:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffc0000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffffffc0000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2060*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2060*FLEN/8, x4, x1, x2)

inst_1031:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffe0000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffffffe0000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2062*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2062*FLEN/8, x4, x1, x2)

inst_1032:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffff0000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffffffff0000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2064*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2064*FLEN/8, x4, x1, x2)

inst_1033:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffff8000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffffffff8000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2066*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2066*FLEN/8, x4, x1, x2)

inst_1034:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffffc000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffffffffc000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2068*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2068*FLEN/8, x4, x1, x2)

inst_1035:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffffe000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffffffffe000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2070*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2070*FLEN/8, x4, x1, x2)

inst_1036:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffff000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffffffff000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2072*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2072*FLEN/8, x4, x1, x2)

inst_1037:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffff800 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffffffff800; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2074*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2074*FLEN/8, x4, x1, x2)

inst_1038:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffffc00 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffffffffc00; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2076*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2076*FLEN/8, x4, x1, x2)

inst_1039:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffffe00 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffffffffe00; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2078*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2078*FLEN/8, x4, x1, x2)

inst_1040:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffffff00 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffffffffff00; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2080*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2080*FLEN/8, x4, x1, x2)

inst_1041:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffffff80 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffffffffff80; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2082*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2082*FLEN/8, x4, x1, x2)

inst_1042:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffffffc0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffffffffffc0; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2084*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2084*FLEN/8, x4, x1, x2)

inst_1043:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffffffe0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffffffffffe0; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2086*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2086*FLEN/8, x4, x1, x2)

inst_1044:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffffff0 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffffffffff0; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2088*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2088*FLEN/8, x4, x1, x2)

inst_1045:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffffff8 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffffffffff8; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2090*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2090*FLEN/8, x4, x1, x2)

inst_1046:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffffffc and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffffffffffc; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2092*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2092*FLEN/8, x4, x1, x2)

inst_1047:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdfffffffffffe and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdfffffffffffe; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2094*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2094*FLEN/8, x4, x1, x2)

inst_1048:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xdffffffffffff and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fdffffffffffff; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2096*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2096*FLEN/8, x4, x1, x2)

inst_1049:
// fs1 == 0 and fe1 == 0x47f and fm1 == 0xe000000000000 and fs2 == 0 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x47fe000000000000; op2val:0x7fefffffffffffff;
   valaddr_reg:x3; val_offset:2098*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2098*FLEN/8, x4, x1, x2)

inst_1050:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000000000;
   valaddr_reg:x3; val_offset:2100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2100*FLEN/8, x4, x1, x2)

inst_1051:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000000002;
   valaddr_reg:x3; val_offset:2102*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2102*FLEN/8, x4, x1, x2)

inst_1052:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000004 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000000004;
   valaddr_reg:x3; val_offset:2104*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2104*FLEN/8, x4, x1, x2)

inst_1053:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000008 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000000008;
   valaddr_reg:x3; val_offset:2106*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2106*FLEN/8, x4, x1, x2)

inst_1054:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000010 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000000010;
   valaddr_reg:x3; val_offset:2108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2108*FLEN/8, x4, x1, x2)

inst_1055:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000020 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000000020;
   valaddr_reg:x3; val_offset:2110*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2110*FLEN/8, x4, x1, x2)

inst_1056:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000040 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000000040;
   valaddr_reg:x3; val_offset:2112*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2112*FLEN/8, x4, x1, x2)

inst_1057:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000080 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000000080;
   valaddr_reg:x3; val_offset:2114*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2114*FLEN/8, x4, x1, x2)

inst_1058:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000100 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000000100;
   valaddr_reg:x3; val_offset:2116*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2116*FLEN/8, x4, x1, x2)

inst_1059:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000200 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000000200;
   valaddr_reg:x3; val_offset:2118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2118*FLEN/8, x4, x1, x2)

inst_1060:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000400 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000000400;
   valaddr_reg:x3; val_offset:2120*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2120*FLEN/8, x4, x1, x2)

inst_1061:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000000800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000000800;
   valaddr_reg:x3; val_offset:2122*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2122*FLEN/8, x4, x1, x2)

inst_1062:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000001000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000001000;
   valaddr_reg:x3; val_offset:2124*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2124*FLEN/8, x4, x1, x2)

inst_1063:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000002000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000002000;
   valaddr_reg:x3; val_offset:2126*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2126*FLEN/8, x4, x1, x2)

inst_1064:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000004000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000004000;
   valaddr_reg:x3; val_offset:2128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2128*FLEN/8, x4, x1, x2)

inst_1065:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000008000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000008000;
   valaddr_reg:x3; val_offset:2130*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2130*FLEN/8, x4, x1, x2)

inst_1066:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000010000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000010000;
   valaddr_reg:x3; val_offset:2132*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2132*FLEN/8, x4, x1, x2)

inst_1067:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000020000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000020000;
   valaddr_reg:x3; val_offset:2134*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2134*FLEN/8, x4, x1, x2)

inst_1068:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000040000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000040000;
   valaddr_reg:x3; val_offset:2136*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2136*FLEN/8, x4, x1, x2)

inst_1069:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000080000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000080000;
   valaddr_reg:x3; val_offset:2138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2138*FLEN/8, x4, x1, x2)

inst_1070:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000100000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000100000;
   valaddr_reg:x3; val_offset:2140*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2140*FLEN/8, x4, x1, x2)

inst_1071:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000200000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000200000;
   valaddr_reg:x3; val_offset:2142*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2142*FLEN/8, x4, x1, x2)

inst_1072:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000400000;
   valaddr_reg:x3; val_offset:2144*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2144*FLEN/8, x4, x1, x2)

inst_1073:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000000800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000000800000;
   valaddr_reg:x3; val_offset:2146*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2146*FLEN/8, x4, x1, x2)

inst_1074:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000001000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000001000000;
   valaddr_reg:x3; val_offset:2148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2148*FLEN/8, x4, x1, x2)

inst_1075:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000002000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000002000000;
   valaddr_reg:x3; val_offset:2150*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2150*FLEN/8, x4, x1, x2)

inst_1076:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000004000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000004000000;
   valaddr_reg:x3; val_offset:2152*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2152*FLEN/8, x4, x1, x2)

inst_1077:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000008000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000008000000;
   valaddr_reg:x3; val_offset:2154*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2154*FLEN/8, x4, x1, x2)

inst_1078:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000010000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000010000000;
   valaddr_reg:x3; val_offset:2156*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2156*FLEN/8, x4, x1, x2)

inst_1079:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000020000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000020000000;
   valaddr_reg:x3; val_offset:2158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2158*FLEN/8, x4, x1, x2)

inst_1080:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000040000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000040000000;
   valaddr_reg:x3; val_offset:2160*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2160*FLEN/8, x4, x1, x2)

inst_1081:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000080000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000080000000;
   valaddr_reg:x3; val_offset:2162*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2162*FLEN/8, x4, x1, x2)

inst_1082:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000100000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000100000000;
   valaddr_reg:x3; val_offset:2164*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2164*FLEN/8, x4, x1, x2)

inst_1083:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000200000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000200000000;
   valaddr_reg:x3; val_offset:2166*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2166*FLEN/8, x4, x1, x2)

inst_1084:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000400000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000400000000;
   valaddr_reg:x3; val_offset:2168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2168*FLEN/8, x4, x1, x2)

inst_1085:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc000800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc000800000000;
   valaddr_reg:x3; val_offset:2170*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2170*FLEN/8, x4, x1, x2)

inst_1086:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc001000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc001000000000;
   valaddr_reg:x3; val_offset:2172*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2172*FLEN/8, x4, x1, x2)

inst_1087:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc002000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc002000000000;
   valaddr_reg:x3; val_offset:2174*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2174*FLEN/8, x4, x1, x2)

inst_1088:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc004000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc004000000000;
   valaddr_reg:x3; val_offset:2176*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2176*FLEN/8, x4, x1, x2)

inst_1089:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc008000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc008000000000;
   valaddr_reg:x3; val_offset:2178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2178*FLEN/8, x4, x1, x2)

inst_1090:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc010000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc010000000000;
   valaddr_reg:x3; val_offset:2180*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2180*FLEN/8, x4, x1, x2)

inst_1091:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc020000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc020000000000;
   valaddr_reg:x3; val_offset:2182*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2182*FLEN/8, x4, x1, x2)

inst_1092:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc040000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc040000000000;
   valaddr_reg:x3; val_offset:2184*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2184*FLEN/8, x4, x1, x2)

inst_1093:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc080000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc080000000000;
   valaddr_reg:x3; val_offset:2186*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2186*FLEN/8, x4, x1, x2)

inst_1094:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc100000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc100000000000;
   valaddr_reg:x3; val_offset:2188*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2188*FLEN/8, x4, x1, x2)

inst_1095:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc200000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc200000000000;
   valaddr_reg:x3; val_offset:2190*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2190*FLEN/8, x4, x1, x2)

inst_1096:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc400000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc400000000000;
   valaddr_reg:x3; val_offset:2192*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2192*FLEN/8, x4, x1, x2)

inst_1097:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc666666666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc666666666666;
   valaddr_reg:x3; val_offset:2194*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2194*FLEN/8, x4, x1, x2)

inst_1098:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc800000000000;
   valaddr_reg:x3; val_offset:2196*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2196*FLEN/8, x4, x1, x2)

inst_1099:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xc924924924924 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fc924924924924;
   valaddr_reg:x3; val_offset:2198*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2198*FLEN/8, x4, x1, x2)

inst_1100:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xccccccccccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fccccccccccccc;
   valaddr_reg:x3; val_offset:2200*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2200*FLEN/8, x4, x1, x2)

inst_1101:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xcdb6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fcdb6db6db6db6;
   valaddr_reg:x3; val_offset:2202*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2202*FLEN/8, x4, x1, x2)

inst_1102:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xceeeeeeeeeeee and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fceeeeeeeeeeee;
   valaddr_reg:x3; val_offset:2204*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2204*FLEN/8, x4, x1, x2)

inst_1103:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xd000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fd000000000000;
   valaddr_reg:x3; val_offset:2206*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2206*FLEN/8, x4, x1, x2)

inst_1104:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xd111111111111 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fd111111111111;
   valaddr_reg:x3; val_offset:2208*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2208*FLEN/8, x4, x1, x2)

inst_1105:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xd333333333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fd333333333333;
   valaddr_reg:x3; val_offset:2210*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2210*FLEN/8, x4, x1, x2)

inst_1106:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xd6db6db6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fd6db6db6db6db;
   valaddr_reg:x3; val_offset:2212*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2212*FLEN/8, x4, x1, x2)

inst_1107:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xd800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fd800000000000;
   valaddr_reg:x3; val_offset:2214*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2214*FLEN/8, x4, x1, x2)

inst_1108:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xd99999999999a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fd99999999999a;
   valaddr_reg:x3; val_offset:2216*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2216*FLEN/8, x4, x1, x2)

inst_1109:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdb6db6db6db6e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdb6db6db6db6e;
   valaddr_reg:x3; val_offset:2218*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2218*FLEN/8, x4, x1, x2)

inst_1110:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdc00000000000;
   valaddr_reg:x3; val_offset:2220*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2220*FLEN/8, x4, x1, x2)

inst_1111:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xde00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fde00000000000;
   valaddr_reg:x3; val_offset:2222*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2222*FLEN/8, x4, x1, x2)

inst_1112:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdf00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdf00000000000;
   valaddr_reg:x3; val_offset:2224*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2224*FLEN/8, x4, x1, x2)

inst_1113:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdf80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdf80000000000;
   valaddr_reg:x3; val_offset:2226*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2226*FLEN/8, x4, x1, x2)

inst_1114:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfc0000000000;
   valaddr_reg:x3; val_offset:2228*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2228*FLEN/8, x4, x1, x2)

inst_1115:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfe0000000000;
   valaddr_reg:x3; val_offset:2230*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2230*FLEN/8, x4, x1, x2)

inst_1116:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdff0000000000;
   valaddr_reg:x3; val_offset:2232*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2232*FLEN/8, x4, x1, x2)

inst_1117:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdff8000000000;
   valaddr_reg:x3; val_offset:2234*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2234*FLEN/8, x4, x1, x2)

inst_1118:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffc000000000;
   valaddr_reg:x3; val_offset:2236*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2236*FLEN/8, x4, x1, x2)

inst_1119:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffe000000000;
   valaddr_reg:x3; val_offset:2238*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2238*FLEN/8, x4, x1, x2)

inst_1120:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfff000000000;
   valaddr_reg:x3; val_offset:2240*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2240*FLEN/8, x4, x1, x2)

inst_1121:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfff800000000;
   valaddr_reg:x3; val_offset:2242*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2242*FLEN/8, x4, x1, x2)

inst_1122:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffc00000000;
   valaddr_reg:x3; val_offset:2244*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2244*FLEN/8, x4, x1, x2)

inst_1123:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffe00000000;
   valaddr_reg:x3; val_offset:2246*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2246*FLEN/8, x4, x1, x2)

inst_1124:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffff00000000;
   valaddr_reg:x3; val_offset:2248*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2248*FLEN/8, x4, x1, x2)

inst_1125:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffff80000000;
   valaddr_reg:x3; val_offset:2250*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2250*FLEN/8, x4, x1, x2)

inst_1126:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffffc0000000;
   valaddr_reg:x3; val_offset:2252*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2252*FLEN/8, x4, x1, x2)

inst_1127:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffffe0000000;
   valaddr_reg:x3; val_offset:2254*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2254*FLEN/8, x4, x1, x2)

inst_1128:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffff0000000;
   valaddr_reg:x3; val_offset:2256*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2256*FLEN/8, x4, x1, x2)

inst_1129:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffff8000000;
   valaddr_reg:x3; val_offset:2258*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2258*FLEN/8, x4, x1, x2)

inst_1130:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffffc000000;
   valaddr_reg:x3; val_offset:2260*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2260*FLEN/8, x4, x1, x2)

inst_1131:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffffe000000;
   valaddr_reg:x3; val_offset:2262*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2262*FLEN/8, x4, x1, x2)

inst_1132:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffffff000000;
   valaddr_reg:x3; val_offset:2264*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2264*FLEN/8, x4, x1, x2)

inst_1133:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffffff800000;
   valaddr_reg:x3; val_offset:2266*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2266*FLEN/8, x4, x1, x2)

inst_1134:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffffffc00000;
   valaddr_reg:x3; val_offset:2268*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2268*FLEN/8, x4, x1, x2)

inst_1135:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffffffe00000;
   valaddr_reg:x3; val_offset:2270*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2270*FLEN/8, x4, x1, x2)

inst_1136:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffffff00000;
   valaddr_reg:x3; val_offset:2272*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2272*FLEN/8, x4, x1, x2)

inst_1137:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffffff80000;
   valaddr_reg:x3; val_offset:2274*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2274*FLEN/8, x4, x1, x2)

inst_1138:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffffffc0000;
   valaddr_reg:x3; val_offset:2276*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2276*FLEN/8, x4, x1, x2)

inst_1139:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffffffe0000;
   valaddr_reg:x3; val_offset:2278*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2278*FLEN/8, x4, x1, x2)

inst_1140:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffffffff0000;
   valaddr_reg:x3; val_offset:2280*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2280*FLEN/8, x4, x1, x2)

inst_1141:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffffffff8000;
   valaddr_reg:x3; val_offset:2282*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2282*FLEN/8, x4, x1, x2)

inst_1142:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffffffffc000;
   valaddr_reg:x3; val_offset:2284*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2284*FLEN/8, x4, x1, x2)

inst_1143:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffffffffe000;
   valaddr_reg:x3; val_offset:2286*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2286*FLEN/8, x4, x1, x2)

inst_1144:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffffffff000;
   valaddr_reg:x3; val_offset:2288*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2288*FLEN/8, x4, x1, x2)

inst_1145:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffffffff800;
   valaddr_reg:x3; val_offset:2290*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2290*FLEN/8, x4, x1, x2)

inst_1146:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffffffffc00;
   valaddr_reg:x3; val_offset:2292*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2292*FLEN/8, x4, x1, x2)

inst_1147:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffffffffe00;
   valaddr_reg:x3; val_offset:2294*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2294*FLEN/8, x4, x1, x2)

inst_1148:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffffffffff00;
   valaddr_reg:x3; val_offset:2296*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2296*FLEN/8, x4, x1, x2)

inst_1149:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffffffffff80;
   valaddr_reg:x3; val_offset:2298*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2298*FLEN/8, x4, x1, x2)

inst_1150:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffffffffffc0;
   valaddr_reg:x3; val_offset:2300*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2300*FLEN/8, x4, x1, x2)

inst_1151:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffffffffffe0;
   valaddr_reg:x3; val_offset:2302*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2302*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_10)

inst_1152:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffffffffff0;
   valaddr_reg:x3; val_offset:2304*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2304*FLEN/8, x4, x1, x2)

inst_1153:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffffffffff8;
   valaddr_reg:x3; val_offset:2306*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2306*FLEN/8, x4, x1, x2)

inst_1154:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffffffffffc;
   valaddr_reg:x3; val_offset:2308*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2308*FLEN/8, x4, x1, x2)

inst_1155:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdfffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdfffffffffffe;
   valaddr_reg:x3; val_offset:2310*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2310*FLEN/8, x4, x1, x2)

inst_1156:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xdffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fdffffffffffff;
   valaddr_reg:x3; val_offset:2312*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2312*FLEN/8, x4, x1, x2)

inst_1157:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 0 and fe2 == 0x47f and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x7fefffffffffffff; op2val:0x47fe000000000000;
   valaddr_reg:x3; val_offset:2314*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2314*FLEN/8, x4, x1, x2)

inst_1158:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x369 and fm2 == 0x6d601ad376ab9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb696d601ad376ab9;
   valaddr_reg:x3; val_offset:2316*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2316*FLEN/8, x4, x1, x2)

inst_1159:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x369 and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb69fffffffe00000;
   valaddr_reg:x3; val_offset:2318*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2318*FLEN/8, x4, x1, x2)

inst_1160:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x36a and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb6affffffff00000;
   valaddr_reg:x3; val_offset:2320*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2320*FLEN/8, x4, x1, x2)

inst_1161:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x36b and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb6bffffffff80000;
   valaddr_reg:x3; val_offset:2322*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2322*FLEN/8, x4, x1, x2)

inst_1162:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x36c and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb6cffffffffc0000;
   valaddr_reg:x3; val_offset:2324*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2324*FLEN/8, x4, x1, x2)

inst_1163:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x36d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb6dffffffffe0000;
   valaddr_reg:x3; val_offset:2326*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2326*FLEN/8, x4, x1, x2)

inst_1164:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x36e and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb6efffffffff0000;
   valaddr_reg:x3; val_offset:2328*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2328*FLEN/8, x4, x1, x2)

inst_1165:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x36f and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb6ffffffffff8000;
   valaddr_reg:x3; val_offset:2330*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2330*FLEN/8, x4, x1, x2)

inst_1166:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x370 and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb70fffffffffc000;
   valaddr_reg:x3; val_offset:2332*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2332*FLEN/8, x4, x1, x2)

inst_1167:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x371 and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb71fffffffffe000;
   valaddr_reg:x3; val_offset:2334*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2334*FLEN/8, x4, x1, x2)

inst_1168:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x372 and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb72ffffffffff000;
   valaddr_reg:x3; val_offset:2336*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2336*FLEN/8, x4, x1, x2)

inst_1169:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x373 and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb73ffffffffff800;
   valaddr_reg:x3; val_offset:2338*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2338*FLEN/8, x4, x1, x2)

inst_1170:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x374 and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb74ffffffffffc00;
   valaddr_reg:x3; val_offset:2340*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2340*FLEN/8, x4, x1, x2)

inst_1171:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x375 and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb75ffffffffffe00;
   valaddr_reg:x3; val_offset:2342*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2342*FLEN/8, x4, x1, x2)

inst_1172:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x376 and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb76fffffffffff00;
   valaddr_reg:x3; val_offset:2344*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2344*FLEN/8, x4, x1, x2)

inst_1173:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x377 and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb77fffffffffff80;
   valaddr_reg:x3; val_offset:2346*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2346*FLEN/8, x4, x1, x2)

inst_1174:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x378 and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb78fffffffffffc0;
   valaddr_reg:x3; val_offset:2348*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2348*FLEN/8, x4, x1, x2)

inst_1175:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x379 and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb79fffffffffffe0;
   valaddr_reg:x3; val_offset:2350*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2350*FLEN/8, x4, x1, x2)

inst_1176:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37a and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7affffffffffff0;
   valaddr_reg:x3; val_offset:2352*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2352*FLEN/8, x4, x1, x2)

inst_1177:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37b and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7b9999999999998;
   valaddr_reg:x3; val_offset:2354*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2354*FLEN/8, x4, x1, x2)

inst_1178:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37b and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7bffffffffffff8;
   valaddr_reg:x3; val_offset:2356*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2356*FLEN/8, x4, x1, x2)

inst_1179:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37c and fm2 == 0x2492492492490 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7c2492492492490;
   valaddr_reg:x3; val_offset:2358*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2358*FLEN/8, x4, x1, x2)

inst_1180:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37c and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7c9999999999998;
   valaddr_reg:x3; val_offset:2360*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2360*FLEN/8, x4, x1, x2)

inst_1181:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37c and fm2 == 0xb6db6db6db6d8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7cb6db6db6db6d8;
   valaddr_reg:x3; val_offset:2362*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2362*FLEN/8, x4, x1, x2)

inst_1182:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37c and fm2 == 0xddddddddddddc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7cddddddddddddc;
   valaddr_reg:x3; val_offset:2364*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2364*FLEN/8, x4, x1, x2)

inst_1183:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37c and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7cffffffffffffc;
   valaddr_reg:x3; val_offset:2366*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2366*FLEN/8, x4, x1, x2)

inst_1184:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7d0000000000000;
   valaddr_reg:x3; val_offset:2368*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2368*FLEN/8, x4, x1, x2)

inst_1185:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x1111111111110 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7d1111111111110;
   valaddr_reg:x3; val_offset:2370*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2370*FLEN/8, x4, x1, x2)

inst_1186:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x3333333333332 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7d3333333333332;
   valaddr_reg:x3; val_offset:2372*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2372*FLEN/8, x4, x1, x2)

inst_1187:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x6db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7d6db6db6db6db6;
   valaddr_reg:x3; val_offset:2374*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2374*FLEN/8, x4, x1, x2)

inst_1188:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7d8000000000000;
   valaddr_reg:x3; val_offset:2376*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2376*FLEN/8, x4, x1, x2)

inst_1189:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7d9999999999998;
   valaddr_reg:x3; val_offset:2378*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2378*FLEN/8, x4, x1, x2)

inst_1190:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xb6db6db6db6da and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7db6db6db6db6da;
   valaddr_reg:x3; val_offset:2380*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2380*FLEN/8, x4, x1, x2)

inst_1191:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dc000000000000;
   valaddr_reg:x3; val_offset:2382*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2382*FLEN/8, x4, x1, x2)

inst_1192:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7de000000000000;
   valaddr_reg:x3; val_offset:2384*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2384*FLEN/8, x4, x1, x2)

inst_1193:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7df000000000000;
   valaddr_reg:x3; val_offset:2386*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2386*FLEN/8, x4, x1, x2)

inst_1194:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7df800000000000;
   valaddr_reg:x3; val_offset:2388*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2388*FLEN/8, x4, x1, x2)

inst_1195:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfc00000000000;
   valaddr_reg:x3; val_offset:2390*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2390*FLEN/8, x4, x1, x2)

inst_1196:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfe00000000000;
   valaddr_reg:x3; val_offset:2392*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2392*FLEN/8, x4, x1, x2)

inst_1197:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dff00000000000;
   valaddr_reg:x3; val_offset:2394*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2394*FLEN/8, x4, x1, x2)

inst_1198:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dff80000000000;
   valaddr_reg:x3; val_offset:2396*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2396*FLEN/8, x4, x1, x2)

inst_1199:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffc0000000000;
   valaddr_reg:x3; val_offset:2398*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2398*FLEN/8, x4, x1, x2)

inst_1200:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffe0000000000;
   valaddr_reg:x3; val_offset:2400*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2400*FLEN/8, x4, x1, x2)

inst_1201:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfff0000000000;
   valaddr_reg:x3; val_offset:2402*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2402*FLEN/8, x4, x1, x2)

inst_1202:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfff8000000000;
   valaddr_reg:x3; val_offset:2404*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2404*FLEN/8, x4, x1, x2)

inst_1203:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffc000000000;
   valaddr_reg:x3; val_offset:2406*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2406*FLEN/8, x4, x1, x2)

inst_1204:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffe000000000;
   valaddr_reg:x3; val_offset:2408*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2408*FLEN/8, x4, x1, x2)

inst_1205:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffff000000000;
   valaddr_reg:x3; val_offset:2410*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2410*FLEN/8, x4, x1, x2)

inst_1206:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffff800000000;
   valaddr_reg:x3; val_offset:2412*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2412*FLEN/8, x4, x1, x2)

inst_1207:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffc00000000;
   valaddr_reg:x3; val_offset:2414*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2414*FLEN/8, x4, x1, x2)

inst_1208:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffe00000000;
   valaddr_reg:x3; val_offset:2416*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2416*FLEN/8, x4, x1, x2)

inst_1209:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffff00000000;
   valaddr_reg:x3; val_offset:2418*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2418*FLEN/8, x4, x1, x2)

inst_1210:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffff80000000;
   valaddr_reg:x3; val_offset:2420*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2420*FLEN/8, x4, x1, x2)

inst_1211:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffffc0000000;
   valaddr_reg:x3; val_offset:2422*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2422*FLEN/8, x4, x1, x2)

inst_1212:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffffe0000000;
   valaddr_reg:x3; val_offset:2424*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2424*FLEN/8, x4, x1, x2)

inst_1213:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffff0000000;
   valaddr_reg:x3; val_offset:2426*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2426*FLEN/8, x4, x1, x2)

inst_1214:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffff8000000;
   valaddr_reg:x3; val_offset:2428*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2428*FLEN/8, x4, x1, x2)

inst_1215:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffffc000000;
   valaddr_reg:x3; val_offset:2430*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2430*FLEN/8, x4, x1, x2)

inst_1216:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffffe000000;
   valaddr_reg:x3; val_offset:2432*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2432*FLEN/8, x4, x1, x2)

inst_1217:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffffff000000;
   valaddr_reg:x3; val_offset:2434*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2434*FLEN/8, x4, x1, x2)

inst_1218:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffffff800000;
   valaddr_reg:x3; val_offset:2436*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2436*FLEN/8, x4, x1, x2)

inst_1219:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffffffc00000;
   valaddr_reg:x3; val_offset:2438*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2438*FLEN/8, x4, x1, x2)

inst_1220:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffffffe00000;
   valaddr_reg:x3; val_offset:2440*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2440*FLEN/8, x4, x1, x2)

inst_1221:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffffff00000;
   valaddr_reg:x3; val_offset:2442*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2442*FLEN/8, x4, x1, x2)

inst_1222:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffffff80000;
   valaddr_reg:x3; val_offset:2444*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2444*FLEN/8, x4, x1, x2)

inst_1223:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffffffc0000;
   valaddr_reg:x3; val_offset:2446*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2446*FLEN/8, x4, x1, x2)

inst_1224:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffffffe0000;
   valaddr_reg:x3; val_offset:2448*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2448*FLEN/8, x4, x1, x2)

inst_1225:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffffffff0000;
   valaddr_reg:x3; val_offset:2450*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2450*FLEN/8, x4, x1, x2)

inst_1226:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffffffff8000;
   valaddr_reg:x3; val_offset:2452*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2452*FLEN/8, x4, x1, x2)

inst_1227:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffffffffc000;
   valaddr_reg:x3; val_offset:2454*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2454*FLEN/8, x4, x1, x2)

inst_1228:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffffffffe000;
   valaddr_reg:x3; val_offset:2456*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2456*FLEN/8, x4, x1, x2)

inst_1229:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffffffff000;
   valaddr_reg:x3; val_offset:2458*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2458*FLEN/8, x4, x1, x2)

inst_1230:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffffffff800;
   valaddr_reg:x3; val_offset:2460*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2460*FLEN/8, x4, x1, x2)

inst_1231:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffffffffc00;
   valaddr_reg:x3; val_offset:2462*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2462*FLEN/8, x4, x1, x2)

inst_1232:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffffffffe00;
   valaddr_reg:x3; val_offset:2464*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2464*FLEN/8, x4, x1, x2)

inst_1233:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffffffffff00;
   valaddr_reg:x3; val_offset:2466*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2466*FLEN/8, x4, x1, x2)

inst_1234:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffffffffff80;
   valaddr_reg:x3; val_offset:2468*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2468*FLEN/8, x4, x1, x2)

inst_1235:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffffffffffc0;
   valaddr_reg:x3; val_offset:2470*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2470*FLEN/8, x4, x1, x2)

inst_1236:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dfffffffffffe0;
   valaddr_reg:x3; val_offset:2472*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2472*FLEN/8, x4, x1, x2)

inst_1237:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffffffffff0;
   valaddr_reg:x3; val_offset:2474*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2474*FLEN/8, x4, x1, x2)

inst_1238:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffffffffff8;
   valaddr_reg:x3; val_offset:2476*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2476*FLEN/8, x4, x1, x2)

inst_1239:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffffffffffc;
   valaddr_reg:x3; val_offset:2478*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2478*FLEN/8, x4, x1, x2)

inst_1240:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000000; op2val:0xb7dffffffffffffe;
   valaddr_reg:x3; val_offset:2480*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2480*FLEN/8, x4, x1, x2)

inst_1241:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x369 and fm2 == 0x6d601ad376ab9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb696d601ad376ab9;
   valaddr_reg:x3; val_offset:2482*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2482*FLEN/8, x4, x1, x2)

inst_1242:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x369 and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb69fffffffe00000;
   valaddr_reg:x3; val_offset:2484*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2484*FLEN/8, x4, x1, x2)

inst_1243:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x36a and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb6affffffff00000;
   valaddr_reg:x3; val_offset:2486*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2486*FLEN/8, x4, x1, x2)

inst_1244:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x36b and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb6bffffffff80000;
   valaddr_reg:x3; val_offset:2488*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2488*FLEN/8, x4, x1, x2)

inst_1245:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x36c and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb6cffffffffc0000;
   valaddr_reg:x3; val_offset:2490*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2490*FLEN/8, x4, x1, x2)

inst_1246:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x36d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb6dffffffffe0000;
   valaddr_reg:x3; val_offset:2492*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2492*FLEN/8, x4, x1, x2)

inst_1247:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x36e and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb6efffffffff0000;
   valaddr_reg:x3; val_offset:2494*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2494*FLEN/8, x4, x1, x2)

inst_1248:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x36f and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb6ffffffffff8000;
   valaddr_reg:x3; val_offset:2496*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2496*FLEN/8, x4, x1, x2)

inst_1249:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x370 and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb70fffffffffc000;
   valaddr_reg:x3; val_offset:2498*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2498*FLEN/8, x4, x1, x2)

inst_1250:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x371 and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb71fffffffffe000;
   valaddr_reg:x3; val_offset:2500*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2500*FLEN/8, x4, x1, x2)

inst_1251:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x372 and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb72ffffffffff000;
   valaddr_reg:x3; val_offset:2502*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2502*FLEN/8, x4, x1, x2)

inst_1252:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x373 and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb73ffffffffff800;
   valaddr_reg:x3; val_offset:2504*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2504*FLEN/8, x4, x1, x2)

inst_1253:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x374 and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb74ffffffffffc00;
   valaddr_reg:x3; val_offset:2506*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2506*FLEN/8, x4, x1, x2)

inst_1254:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x375 and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb75ffffffffffe00;
   valaddr_reg:x3; val_offset:2508*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2508*FLEN/8, x4, x1, x2)

inst_1255:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x376 and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb76fffffffffff00;
   valaddr_reg:x3; val_offset:2510*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2510*FLEN/8, x4, x1, x2)

inst_1256:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x377 and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb77fffffffffff80;
   valaddr_reg:x3; val_offset:2512*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2512*FLEN/8, x4, x1, x2)

inst_1257:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x378 and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb78fffffffffffc0;
   valaddr_reg:x3; val_offset:2514*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2514*FLEN/8, x4, x1, x2)

inst_1258:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x379 and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb79fffffffffffe0;
   valaddr_reg:x3; val_offset:2516*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2516*FLEN/8, x4, x1, x2)

inst_1259:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37a and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7affffffffffff0;
   valaddr_reg:x3; val_offset:2518*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2518*FLEN/8, x4, x1, x2)

inst_1260:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37b and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7b9999999999998;
   valaddr_reg:x3; val_offset:2520*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2520*FLEN/8, x4, x1, x2)

inst_1261:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37b and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7bffffffffffff8;
   valaddr_reg:x3; val_offset:2522*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2522*FLEN/8, x4, x1, x2)

inst_1262:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37c and fm2 == 0x2492492492490 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7c2492492492490;
   valaddr_reg:x3; val_offset:2524*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2524*FLEN/8, x4, x1, x2)

inst_1263:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37c and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7c9999999999998;
   valaddr_reg:x3; val_offset:2526*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2526*FLEN/8, x4, x1, x2)

inst_1264:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37c and fm2 == 0xb6db6db6db6d8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7cb6db6db6db6d8;
   valaddr_reg:x3; val_offset:2528*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2528*FLEN/8, x4, x1, x2)

inst_1265:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37c and fm2 == 0xddddddddddddc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7cddddddddddddc;
   valaddr_reg:x3; val_offset:2530*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2530*FLEN/8, x4, x1, x2)

inst_1266:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37c and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7cffffffffffffc;
   valaddr_reg:x3; val_offset:2532*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2532*FLEN/8, x4, x1, x2)

inst_1267:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7d0000000000000;
   valaddr_reg:x3; val_offset:2534*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2534*FLEN/8, x4, x1, x2)

inst_1268:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x1111111111110 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7d1111111111110;
   valaddr_reg:x3; val_offset:2536*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2536*FLEN/8, x4, x1, x2)

inst_1269:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x3333333333332 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7d3333333333332;
   valaddr_reg:x3; val_offset:2538*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2538*FLEN/8, x4, x1, x2)

inst_1270:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x6db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7d6db6db6db6db6;
   valaddr_reg:x3; val_offset:2540*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2540*FLEN/8, x4, x1, x2)

inst_1271:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7d8000000000000;
   valaddr_reg:x3; val_offset:2542*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2542*FLEN/8, x4, x1, x2)

inst_1272:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7d9999999999998;
   valaddr_reg:x3; val_offset:2544*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2544*FLEN/8, x4, x1, x2)

inst_1273:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xb6db6db6db6da and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7db6db6db6db6da;
   valaddr_reg:x3; val_offset:2546*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2546*FLEN/8, x4, x1, x2)

inst_1274:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dc000000000000;
   valaddr_reg:x3; val_offset:2548*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2548*FLEN/8, x4, x1, x2)

inst_1275:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7de000000000000;
   valaddr_reg:x3; val_offset:2550*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2550*FLEN/8, x4, x1, x2)

inst_1276:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7df000000000000;
   valaddr_reg:x3; val_offset:2552*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2552*FLEN/8, x4, x1, x2)

inst_1277:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7df800000000000;
   valaddr_reg:x3; val_offset:2554*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2554*FLEN/8, x4, x1, x2)

inst_1278:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfc00000000000;
   valaddr_reg:x3; val_offset:2556*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2556*FLEN/8, x4, x1, x2)

inst_1279:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfe00000000000;
   valaddr_reg:x3; val_offset:2558*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2558*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_11)

inst_1280:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dff00000000000;
   valaddr_reg:x3; val_offset:2560*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2560*FLEN/8, x4, x1, x2)

inst_1281:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dff80000000000;
   valaddr_reg:x3; val_offset:2562*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2562*FLEN/8, x4, x1, x2)

inst_1282:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffc0000000000;
   valaddr_reg:x3; val_offset:2564*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2564*FLEN/8, x4, x1, x2)

inst_1283:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffe0000000000;
   valaddr_reg:x3; val_offset:2566*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2566*FLEN/8, x4, x1, x2)

inst_1284:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfff0000000000;
   valaddr_reg:x3; val_offset:2568*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2568*FLEN/8, x4, x1, x2)

inst_1285:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfff8000000000;
   valaddr_reg:x3; val_offset:2570*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2570*FLEN/8, x4, x1, x2)

inst_1286:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffc000000000;
   valaddr_reg:x3; val_offset:2572*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2572*FLEN/8, x4, x1, x2)

inst_1287:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffe000000000;
   valaddr_reg:x3; val_offset:2574*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2574*FLEN/8, x4, x1, x2)

inst_1288:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffff000000000;
   valaddr_reg:x3; val_offset:2576*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2576*FLEN/8, x4, x1, x2)

inst_1289:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffff800000000;
   valaddr_reg:x3; val_offset:2578*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2578*FLEN/8, x4, x1, x2)

inst_1290:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffc00000000;
   valaddr_reg:x3; val_offset:2580*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2580*FLEN/8, x4, x1, x2)

inst_1291:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffe00000000;
   valaddr_reg:x3; val_offset:2582*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2582*FLEN/8, x4, x1, x2)

inst_1292:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffff00000000;
   valaddr_reg:x3; val_offset:2584*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2584*FLEN/8, x4, x1, x2)

inst_1293:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffff80000000;
   valaddr_reg:x3; val_offset:2586*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2586*FLEN/8, x4, x1, x2)

inst_1294:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffffc0000000;
   valaddr_reg:x3; val_offset:2588*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2588*FLEN/8, x4, x1, x2)

inst_1295:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffffe0000000;
   valaddr_reg:x3; val_offset:2590*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2590*FLEN/8, x4, x1, x2)

inst_1296:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffff0000000;
   valaddr_reg:x3; val_offset:2592*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2592*FLEN/8, x4, x1, x2)

inst_1297:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffff8000000;
   valaddr_reg:x3; val_offset:2594*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2594*FLEN/8, x4, x1, x2)

inst_1298:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffffc000000;
   valaddr_reg:x3; val_offset:2596*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2596*FLEN/8, x4, x1, x2)

inst_1299:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffffe000000;
   valaddr_reg:x3; val_offset:2598*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2598*FLEN/8, x4, x1, x2)

inst_1300:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffffff000000;
   valaddr_reg:x3; val_offset:2600*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2600*FLEN/8, x4, x1, x2)

inst_1301:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffffff800000;
   valaddr_reg:x3; val_offset:2602*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2602*FLEN/8, x4, x1, x2)

inst_1302:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffffffc00000;
   valaddr_reg:x3; val_offset:2604*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2604*FLEN/8, x4, x1, x2)

inst_1303:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffffffe00000;
   valaddr_reg:x3; val_offset:2606*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2606*FLEN/8, x4, x1, x2)

inst_1304:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffffff00000;
   valaddr_reg:x3; val_offset:2608*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2608*FLEN/8, x4, x1, x2)

inst_1305:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffffff80000;
   valaddr_reg:x3; val_offset:2610*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2610*FLEN/8, x4, x1, x2)

inst_1306:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffffffc0000;
   valaddr_reg:x3; val_offset:2612*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2612*FLEN/8, x4, x1, x2)

inst_1307:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffffffe0000;
   valaddr_reg:x3; val_offset:2614*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2614*FLEN/8, x4, x1, x2)

inst_1308:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffffffff0000;
   valaddr_reg:x3; val_offset:2616*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2616*FLEN/8, x4, x1, x2)

inst_1309:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffffffff8000;
   valaddr_reg:x3; val_offset:2618*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2618*FLEN/8, x4, x1, x2)

inst_1310:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffffffffc000;
   valaddr_reg:x3; val_offset:2620*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2620*FLEN/8, x4, x1, x2)

inst_1311:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffffffffe000;
   valaddr_reg:x3; val_offset:2622*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2622*FLEN/8, x4, x1, x2)

inst_1312:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffffffff000;
   valaddr_reg:x3; val_offset:2624*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2624*FLEN/8, x4, x1, x2)

inst_1313:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffffffff800;
   valaddr_reg:x3; val_offset:2626*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2626*FLEN/8, x4, x1, x2)

inst_1314:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffffffffc00;
   valaddr_reg:x3; val_offset:2628*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2628*FLEN/8, x4, x1, x2)

inst_1315:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffffffffe00;
   valaddr_reg:x3; val_offset:2630*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2630*FLEN/8, x4, x1, x2)

inst_1316:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffffffffff00;
   valaddr_reg:x3; val_offset:2632*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2632*FLEN/8, x4, x1, x2)

inst_1317:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffffffffff80;
   valaddr_reg:x3; val_offset:2634*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2634*FLEN/8, x4, x1, x2)

inst_1318:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffffffffffc0;
   valaddr_reg:x3; val_offset:2636*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2636*FLEN/8, x4, x1, x2)

inst_1319:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dfffffffffffe0;
   valaddr_reg:x3; val_offset:2638*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2638*FLEN/8, x4, x1, x2)

inst_1320:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffffffffff0;
   valaddr_reg:x3; val_offset:2640*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2640*FLEN/8, x4, x1, x2)

inst_1321:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffffffffff8;
   valaddr_reg:x3; val_offset:2642*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2642*FLEN/8, x4, x1, x2)

inst_1322:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffffffffffc;
   valaddr_reg:x3; val_offset:2644*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2644*FLEN/8, x4, x1, x2)

inst_1323:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8000000000000001; op2val:0xb7dffffffffffffe;
   valaddr_reg:x3; val_offset:2646*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2646*FLEN/8, x4, x1, x2)

inst_1324:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x369 and fm2 == 0x6d601ad376ab9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb696d601ad376ab9;
   valaddr_reg:x3; val_offset:2648*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2648*FLEN/8, x4, x1, x2)

inst_1325:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x369 and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb69fffffffe00000;
   valaddr_reg:x3; val_offset:2650*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2650*FLEN/8, x4, x1, x2)

inst_1326:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x36a and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb6affffffff00000;
   valaddr_reg:x3; val_offset:2652*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2652*FLEN/8, x4, x1, x2)

inst_1327:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x36b and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb6bffffffff80000;
   valaddr_reg:x3; val_offset:2654*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2654*FLEN/8, x4, x1, x2)

inst_1328:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x36c and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb6cffffffffc0000;
   valaddr_reg:x3; val_offset:2656*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2656*FLEN/8, x4, x1, x2)

inst_1329:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x36d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb6dffffffffe0000;
   valaddr_reg:x3; val_offset:2658*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2658*FLEN/8, x4, x1, x2)

inst_1330:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x36e and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb6efffffffff0000;
   valaddr_reg:x3; val_offset:2660*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2660*FLEN/8, x4, x1, x2)

inst_1331:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x36f and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb6ffffffffff8000;
   valaddr_reg:x3; val_offset:2662*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2662*FLEN/8, x4, x1, x2)

inst_1332:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x370 and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb70fffffffffc000;
   valaddr_reg:x3; val_offset:2664*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2664*FLEN/8, x4, x1, x2)

inst_1333:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x371 and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb71fffffffffe000;
   valaddr_reg:x3; val_offset:2666*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2666*FLEN/8, x4, x1, x2)

inst_1334:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x372 and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb72ffffffffff000;
   valaddr_reg:x3; val_offset:2668*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2668*FLEN/8, x4, x1, x2)

inst_1335:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x373 and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb73ffffffffff800;
   valaddr_reg:x3; val_offset:2670*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2670*FLEN/8, x4, x1, x2)

inst_1336:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x374 and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb74ffffffffffc00;
   valaddr_reg:x3; val_offset:2672*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2672*FLEN/8, x4, x1, x2)

inst_1337:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x375 and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb75ffffffffffe00;
   valaddr_reg:x3; val_offset:2674*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2674*FLEN/8, x4, x1, x2)

inst_1338:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x376 and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb76fffffffffff00;
   valaddr_reg:x3; val_offset:2676*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2676*FLEN/8, x4, x1, x2)

inst_1339:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x377 and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb77fffffffffff80;
   valaddr_reg:x3; val_offset:2678*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2678*FLEN/8, x4, x1, x2)

inst_1340:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x378 and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb78fffffffffffc0;
   valaddr_reg:x3; val_offset:2680*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2680*FLEN/8, x4, x1, x2)

inst_1341:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x379 and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb79fffffffffffe0;
   valaddr_reg:x3; val_offset:2682*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2682*FLEN/8, x4, x1, x2)

inst_1342:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37a and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7affffffffffff0;
   valaddr_reg:x3; val_offset:2684*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2684*FLEN/8, x4, x1, x2)

inst_1343:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37b and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7b9999999999998;
   valaddr_reg:x3; val_offset:2686*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2686*FLEN/8, x4, x1, x2)

inst_1344:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37b and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7bffffffffffff8;
   valaddr_reg:x3; val_offset:2688*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2688*FLEN/8, x4, x1, x2)

inst_1345:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37c and fm2 == 0x2492492492490 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7c2492492492490;
   valaddr_reg:x3; val_offset:2690*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2690*FLEN/8, x4, x1, x2)

inst_1346:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37c and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7c9999999999998;
   valaddr_reg:x3; val_offset:2692*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2692*FLEN/8, x4, x1, x2)

inst_1347:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37c and fm2 == 0xb6db6db6db6d8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7cb6db6db6db6d8;
   valaddr_reg:x3; val_offset:2694*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2694*FLEN/8, x4, x1, x2)

inst_1348:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37c and fm2 == 0xddddddddddddc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7cddddddddddddc;
   valaddr_reg:x3; val_offset:2696*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2696*FLEN/8, x4, x1, x2)

inst_1349:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37c and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7cffffffffffffc;
   valaddr_reg:x3; val_offset:2698*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2698*FLEN/8, x4, x1, x2)

inst_1350:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7d0000000000000;
   valaddr_reg:x3; val_offset:2700*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2700*FLEN/8, x4, x1, x2)

inst_1351:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0x1111111111110 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7d1111111111110;
   valaddr_reg:x3; val_offset:2702*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2702*FLEN/8, x4, x1, x2)

inst_1352:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0x3333333333332 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7d3333333333332;
   valaddr_reg:x3; val_offset:2704*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2704*FLEN/8, x4, x1, x2)

inst_1353:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0x6db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7d6db6db6db6db6;
   valaddr_reg:x3; val_offset:2706*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2706*FLEN/8, x4, x1, x2)

inst_1354:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7d8000000000000;
   valaddr_reg:x3; val_offset:2708*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2708*FLEN/8, x4, x1, x2)

inst_1355:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0x9999999999998 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7d9999999999998;
   valaddr_reg:x3; val_offset:2710*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2710*FLEN/8, x4, x1, x2)

inst_1356:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xb6db6db6db6da and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7db6db6db6db6da;
   valaddr_reg:x3; val_offset:2712*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2712*FLEN/8, x4, x1, x2)

inst_1357:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dc000000000000;
   valaddr_reg:x3; val_offset:2714*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2714*FLEN/8, x4, x1, x2)

inst_1358:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7de000000000000;
   valaddr_reg:x3; val_offset:2716*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2716*FLEN/8, x4, x1, x2)

inst_1359:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7df000000000000;
   valaddr_reg:x3; val_offset:2718*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2718*FLEN/8, x4, x1, x2)

inst_1360:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7df800000000000;
   valaddr_reg:x3; val_offset:2720*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2720*FLEN/8, x4, x1, x2)

inst_1361:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfc00000000000;
   valaddr_reg:x3; val_offset:2722*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2722*FLEN/8, x4, x1, x2)

inst_1362:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfe00000000000;
   valaddr_reg:x3; val_offset:2724*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2724*FLEN/8, x4, x1, x2)

inst_1363:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dff00000000000;
   valaddr_reg:x3; val_offset:2726*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2726*FLEN/8, x4, x1, x2)

inst_1364:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dff80000000000;
   valaddr_reg:x3; val_offset:2728*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2728*FLEN/8, x4, x1, x2)

inst_1365:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffc0000000000;
   valaddr_reg:x3; val_offset:2730*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2730*FLEN/8, x4, x1, x2)

inst_1366:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffe0000000000;
   valaddr_reg:x3; val_offset:2732*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2732*FLEN/8, x4, x1, x2)

inst_1367:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfff0000000000;
   valaddr_reg:x3; val_offset:2734*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2734*FLEN/8, x4, x1, x2)

inst_1368:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfff8000000000;
   valaddr_reg:x3; val_offset:2736*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2736*FLEN/8, x4, x1, x2)

inst_1369:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffc000000000;
   valaddr_reg:x3; val_offset:2738*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2738*FLEN/8, x4, x1, x2)

inst_1370:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffe000000000;
   valaddr_reg:x3; val_offset:2740*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2740*FLEN/8, x4, x1, x2)

inst_1371:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffff000000000;
   valaddr_reg:x3; val_offset:2742*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2742*FLEN/8, x4, x1, x2)

inst_1372:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffff800000000;
   valaddr_reg:x3; val_offset:2744*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2744*FLEN/8, x4, x1, x2)

inst_1373:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffc00000000;
   valaddr_reg:x3; val_offset:2746*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2746*FLEN/8, x4, x1, x2)

inst_1374:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffe00000000;
   valaddr_reg:x3; val_offset:2748*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2748*FLEN/8, x4, x1, x2)

inst_1375:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffff00000000;
   valaddr_reg:x3; val_offset:2750*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2750*FLEN/8, x4, x1, x2)

inst_1376:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffff80000000;
   valaddr_reg:x3; val_offset:2752*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2752*FLEN/8, x4, x1, x2)

inst_1377:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffffc0000000;
   valaddr_reg:x3; val_offset:2754*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2754*FLEN/8, x4, x1, x2)

inst_1378:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffffe0000000;
   valaddr_reg:x3; val_offset:2756*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2756*FLEN/8, x4, x1, x2)

inst_1379:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffff0000000;
   valaddr_reg:x3; val_offset:2758*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2758*FLEN/8, x4, x1, x2)

inst_1380:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffff8000000;
   valaddr_reg:x3; val_offset:2760*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2760*FLEN/8, x4, x1, x2)

inst_1381:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffffc000000;
   valaddr_reg:x3; val_offset:2762*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2762*FLEN/8, x4, x1, x2)

inst_1382:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffffe000000;
   valaddr_reg:x3; val_offset:2764*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2764*FLEN/8, x4, x1, x2)

inst_1383:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffffff000000;
   valaddr_reg:x3; val_offset:2766*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2766*FLEN/8, x4, x1, x2)

inst_1384:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffffff800000;
   valaddr_reg:x3; val_offset:2768*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2768*FLEN/8, x4, x1, x2)

inst_1385:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffffffc00000;
   valaddr_reg:x3; val_offset:2770*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2770*FLEN/8, x4, x1, x2)

inst_1386:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffffffe00000;
   valaddr_reg:x3; val_offset:2772*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2772*FLEN/8, x4, x1, x2)

inst_1387:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffffff00000;
   valaddr_reg:x3; val_offset:2774*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2774*FLEN/8, x4, x1, x2)

inst_1388:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffffff80000;
   valaddr_reg:x3; val_offset:2776*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2776*FLEN/8, x4, x1, x2)

inst_1389:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffffffc0000;
   valaddr_reg:x3; val_offset:2778*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2778*FLEN/8, x4, x1, x2)

inst_1390:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffffffe0000;
   valaddr_reg:x3; val_offset:2780*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2780*FLEN/8, x4, x1, x2)

inst_1391:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffffffff0000;
   valaddr_reg:x3; val_offset:2782*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2782*FLEN/8, x4, x1, x2)

inst_1392:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffffffff8000;
   valaddr_reg:x3; val_offset:2784*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2784*FLEN/8, x4, x1, x2)

inst_1393:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffffffffc000;
   valaddr_reg:x3; val_offset:2786*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2786*FLEN/8, x4, x1, x2)

inst_1394:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffffffffe000;
   valaddr_reg:x3; val_offset:2788*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2788*FLEN/8, x4, x1, x2)

inst_1395:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffffffff000;
   valaddr_reg:x3; val_offset:2790*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2790*FLEN/8, x4, x1, x2)

inst_1396:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffffffff800;
   valaddr_reg:x3; val_offset:2792*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2792*FLEN/8, x4, x1, x2)

inst_1397:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffffffffc00;
   valaddr_reg:x3; val_offset:2794*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2794*FLEN/8, x4, x1, x2)

inst_1398:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffffffffe00;
   valaddr_reg:x3; val_offset:2796*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2796*FLEN/8, x4, x1, x2)

inst_1399:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffffffffff00;
   valaddr_reg:x3; val_offset:2798*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2798*FLEN/8, x4, x1, x2)

inst_1400:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffffffffff80;
   valaddr_reg:x3; val_offset:2800*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2800*FLEN/8, x4, x1, x2)

inst_1401:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffffffffffc0;
   valaddr_reg:x3; val_offset:2802*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2802*FLEN/8, x4, x1, x2)

inst_1402:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dfffffffffffe0;
   valaddr_reg:x3; val_offset:2804*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2804*FLEN/8, x4, x1, x2)

inst_1403:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffffffffff0;
   valaddr_reg:x3; val_offset:2806*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2806*FLEN/8, x4, x1, x2)

inst_1404:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffffffffff8;
   valaddr_reg:x3; val_offset:2808*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2808*FLEN/8, x4, x1, x2)

inst_1405:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffffffffffc;
   valaddr_reg:x3; val_offset:2810*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2810*FLEN/8, x4, x1, x2)

inst_1406:
// fs1 == 1 and fe1 == 0x000 and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x37d and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x800fffffffffffff; op2val:0xb7dffffffffffffe;
   valaddr_reg:x3; val_offset:2812*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2812*FLEN/8, x4, x1, x2)

inst_1407:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e0000000000000;
   valaddr_reg:x3; val_offset:2814*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2814*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_12)

inst_1408:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e0000000000001;
   valaddr_reg:x3; val_offset:2816*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2816*FLEN/8, x4, x1, x2)

inst_1409:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e0000000000003;
   valaddr_reg:x3; val_offset:2818*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2818*FLEN/8, x4, x1, x2)

inst_1410:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e0000000000007;
   valaddr_reg:x3; val_offset:2820*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2820*FLEN/8, x4, x1, x2)

inst_1411:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000000000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e000000000000f;
   valaddr_reg:x3; val_offset:2822*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2822*FLEN/8, x4, x1, x2)

inst_1412:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000000001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e000000000001f;
   valaddr_reg:x3; val_offset:2824*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2824*FLEN/8, x4, x1, x2)

inst_1413:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000000003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e000000000003f;
   valaddr_reg:x3; val_offset:2826*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2826*FLEN/8, x4, x1, x2)

inst_1414:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000000007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e000000000007f;
   valaddr_reg:x3; val_offset:2828*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2828*FLEN/8, x4, x1, x2)

inst_1415:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000000000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e00000000000ff;
   valaddr_reg:x3; val_offset:2830*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2830*FLEN/8, x4, x1, x2)

inst_1416:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000000001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e00000000001ff;
   valaddr_reg:x3; val_offset:2832*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2832*FLEN/8, x4, x1, x2)

inst_1417:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000000003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e00000000003ff;
   valaddr_reg:x3; val_offset:2834*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2834*FLEN/8, x4, x1, x2)

inst_1418:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000000007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e00000000007ff;
   valaddr_reg:x3; val_offset:2836*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2836*FLEN/8, x4, x1, x2)

inst_1419:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e0000000000fff;
   valaddr_reg:x3; val_offset:2838*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2838*FLEN/8, x4, x1, x2)

inst_1420:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e0000000001fff;
   valaddr_reg:x3; val_offset:2840*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2840*FLEN/8, x4, x1, x2)

inst_1421:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e0000000003fff;
   valaddr_reg:x3; val_offset:2842*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2842*FLEN/8, x4, x1, x2)

inst_1422:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e0000000007fff;
   valaddr_reg:x3; val_offset:2844*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2844*FLEN/8, x4, x1, x2)

inst_1423:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000000ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e000000000ffff;
   valaddr_reg:x3; val_offset:2846*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2846*FLEN/8, x4, x1, x2)

inst_1424:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000001ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e000000001ffff;
   valaddr_reg:x3; val_offset:2848*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2848*FLEN/8, x4, x1, x2)

inst_1425:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000003ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e000000003ffff;
   valaddr_reg:x3; val_offset:2850*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2850*FLEN/8, x4, x1, x2)

inst_1426:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000007ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e000000007ffff;
   valaddr_reg:x3; val_offset:2852*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2852*FLEN/8, x4, x1, x2)

inst_1427:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000000fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e00000000fffff;
   valaddr_reg:x3; val_offset:2854*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2854*FLEN/8, x4, x1, x2)

inst_1428:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000001fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e00000001fffff;
   valaddr_reg:x3; val_offset:2856*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2856*FLEN/8, x4, x1, x2)

inst_1429:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000003fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e00000003fffff;
   valaddr_reg:x3; val_offset:2858*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2858*FLEN/8, x4, x1, x2)

inst_1430:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000007fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e00000007fffff;
   valaddr_reg:x3; val_offset:2860*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2860*FLEN/8, x4, x1, x2)

inst_1431:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000000ffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e0000000ffffff;
   valaddr_reg:x3; val_offset:2862*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2862*FLEN/8, x4, x1, x2)

inst_1432:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000001ffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e0000001ffffff;
   valaddr_reg:x3; val_offset:2864*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2864*FLEN/8, x4, x1, x2)

inst_1433:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000003ffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e0000003ffffff;
   valaddr_reg:x3; val_offset:2866*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2866*FLEN/8, x4, x1, x2)

inst_1434:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000007ffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e0000007ffffff;
   valaddr_reg:x3; val_offset:2868*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2868*FLEN/8, x4, x1, x2)

inst_1435:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000000fffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e000000fffffff;
   valaddr_reg:x3; val_offset:2870*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2870*FLEN/8, x4, x1, x2)

inst_1436:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000001fffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e000001fffffff;
   valaddr_reg:x3; val_offset:2872*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2872*FLEN/8, x4, x1, x2)

inst_1437:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000003fffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e000003fffffff;
   valaddr_reg:x3; val_offset:2874*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2874*FLEN/8, x4, x1, x2)

inst_1438:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000007fffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e000007fffffff;
   valaddr_reg:x3; val_offset:2876*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2876*FLEN/8, x4, x1, x2)

inst_1439:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00000ffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e00000ffffffff;
   valaddr_reg:x3; val_offset:2878*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2878*FLEN/8, x4, x1, x2)

inst_1440:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00001ffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e00001ffffffff;
   valaddr_reg:x3; val_offset:2880*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2880*FLEN/8, x4, x1, x2)

inst_1441:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00003ffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e00003ffffffff;
   valaddr_reg:x3; val_offset:2882*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2882*FLEN/8, x4, x1, x2)

inst_1442:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00007ffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e00007ffffffff;
   valaddr_reg:x3; val_offset:2884*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2884*FLEN/8, x4, x1, x2)

inst_1443:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0000fffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e0000fffffffff;
   valaddr_reg:x3; val_offset:2886*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2886*FLEN/8, x4, x1, x2)

inst_1444:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0001fffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e0001fffffffff;
   valaddr_reg:x3; val_offset:2888*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2888*FLEN/8, x4, x1, x2)

inst_1445:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0003fffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e0003fffffffff;
   valaddr_reg:x3; val_offset:2890*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2890*FLEN/8, x4, x1, x2)

inst_1446:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0007fffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e0007fffffffff;
   valaddr_reg:x3; val_offset:2892*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2892*FLEN/8, x4, x1, x2)

inst_1447:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x000ffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e000ffffffffff;
   valaddr_reg:x3; val_offset:2894*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2894*FLEN/8, x4, x1, x2)

inst_1448:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x001ffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e001ffffffffff;
   valaddr_reg:x3; val_offset:2896*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2896*FLEN/8, x4, x1, x2)

inst_1449:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x003ffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e003ffffffffff;
   valaddr_reg:x3; val_offset:2898*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2898*FLEN/8, x4, x1, x2)

inst_1450:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x007ffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e007ffffffffff;
   valaddr_reg:x3; val_offset:2900*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2900*FLEN/8, x4, x1, x2)

inst_1451:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x00fffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e00fffffffffff;
   valaddr_reg:x3; val_offset:2902*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2902*FLEN/8, x4, x1, x2)

inst_1452:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x01fffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e01fffffffffff;
   valaddr_reg:x3; val_offset:2904*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2904*FLEN/8, x4, x1, x2)

inst_1453:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x03fffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e03fffffffffff;
   valaddr_reg:x3; val_offset:2906*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2906*FLEN/8, x4, x1, x2)

inst_1454:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x07fffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e07fffffffffff;
   valaddr_reg:x3; val_offset:2908*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2908*FLEN/8, x4, x1, x2)

inst_1455:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x0ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e0ffffffffffff;
   valaddr_reg:x3; val_offset:2910*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2910*FLEN/8, x4, x1, x2)

inst_1456:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x1ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e1ffffffffffff;
   valaddr_reg:x3; val_offset:2912*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2912*FLEN/8, x4, x1, x2)

inst_1457:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x3333333333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e3333333333333;
   valaddr_reg:x3; val_offset:2914*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2914*FLEN/8, x4, x1, x2)

inst_1458:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x3ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e3ffffffffffff;
   valaddr_reg:x3; val_offset:2916*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2916*FLEN/8, x4, x1, x2)

inst_1459:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x4924924924924 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e4924924924924;
   valaddr_reg:x3; val_offset:2918*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2918*FLEN/8, x4, x1, x2)

inst_1460:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x6666666666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e6666666666666;
   valaddr_reg:x3; val_offset:2920*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2920*FLEN/8, x4, x1, x2)

inst_1461:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x6db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e6db6db6db6db6;
   valaddr_reg:x3; val_offset:2922*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2922*FLEN/8, x4, x1, x2)

inst_1462:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x7777777777777 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e7777777777777;
   valaddr_reg:x3; val_offset:2924*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2924*FLEN/8, x4, x1, x2)

inst_1463:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x7ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e7ffffffffffff;
   valaddr_reg:x3; val_offset:2926*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2926*FLEN/8, x4, x1, x2)

inst_1464:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x8000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e8000000000000;
   valaddr_reg:x3; val_offset:2928*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2928*FLEN/8, x4, x1, x2)

inst_1465:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x8888888888888 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e8888888888888;
   valaddr_reg:x3; val_offset:2930*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2930*FLEN/8, x4, x1, x2)

inst_1466:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0x9999999999999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7e9999999999999;
   valaddr_reg:x3; val_offset:2932*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2932*FLEN/8, x4, x1, x2)

inst_1467:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xb6db6db6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7eb6db6db6db6db;
   valaddr_reg:x3; val_offset:2934*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2934*FLEN/8, x4, x1, x2)

inst_1468:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7ec000000000000;
   valaddr_reg:x3; val_offset:2936*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2936*FLEN/8, x4, x1, x2)

inst_1469:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xccccccccccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7eccccccccccccc;
   valaddr_reg:x3; val_offset:2938*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2938*FLEN/8, x4, x1, x2)

inst_1470:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xdb6db6db6db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7edb6db6db6db6d;
   valaddr_reg:x3; val_offset:2940*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2940*FLEN/8, x4, x1, x2)

inst_1471:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7ee000000000000;
   valaddr_reg:x3; val_offset:2942*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2942*FLEN/8, x4, x1, x2)

inst_1472:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xf000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7ef000000000000;
   valaddr_reg:x3; val_offset:2944*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2944*FLEN/8, x4, x1, x2)

inst_1473:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xf800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7ef800000000000;
   valaddr_reg:x3; val_offset:2946*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2946*FLEN/8, x4, x1, x2)

inst_1474:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efc00000000000;
   valaddr_reg:x3; val_offset:2948*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2948*FLEN/8, x4, x1, x2)

inst_1475:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfe00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efe00000000000;
   valaddr_reg:x3; val_offset:2950*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2950*FLEN/8, x4, x1, x2)

inst_1476:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xff00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7eff00000000000;
   valaddr_reg:x3; val_offset:2952*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2952*FLEN/8, x4, x1, x2)

inst_1477:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xff80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7eff80000000000;
   valaddr_reg:x3; val_offset:2954*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2954*FLEN/8, x4, x1, x2)

inst_1478:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effc0000000000;
   valaddr_reg:x3; val_offset:2956*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2956*FLEN/8, x4, x1, x2)

inst_1479:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effe0000000000;
   valaddr_reg:x3; val_offset:2958*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2958*FLEN/8, x4, x1, x2)

inst_1480:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efff0000000000;
   valaddr_reg:x3; val_offset:2960*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2960*FLEN/8, x4, x1, x2)

inst_1481:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efff8000000000;
   valaddr_reg:x3; val_offset:2962*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2962*FLEN/8, x4, x1, x2)

inst_1482:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffc000000000;
   valaddr_reg:x3; val_offset:2964*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2964*FLEN/8, x4, x1, x2)

inst_1483:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffe000000000;
   valaddr_reg:x3; val_offset:2966*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2966*FLEN/8, x4, x1, x2)

inst_1484:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effff000000000;
   valaddr_reg:x3; val_offset:2968*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2968*FLEN/8, x4, x1, x2)

inst_1485:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effff800000000;
   valaddr_reg:x3; val_offset:2970*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2970*FLEN/8, x4, x1, x2)

inst_1486:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffc00000000;
   valaddr_reg:x3; val_offset:2972*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2972*FLEN/8, x4, x1, x2)

inst_1487:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffe00000000;
   valaddr_reg:x3; val_offset:2974*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2974*FLEN/8, x4, x1, x2)

inst_1488:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffff00000000;
   valaddr_reg:x3; val_offset:2976*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2976*FLEN/8, x4, x1, x2)

inst_1489:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffff80000000;
   valaddr_reg:x3; val_offset:2978*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2978*FLEN/8, x4, x1, x2)

inst_1490:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffffc0000000;
   valaddr_reg:x3; val_offset:2980*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2980*FLEN/8, x4, x1, x2)

inst_1491:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffffe0000000;
   valaddr_reg:x3; val_offset:2982*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2982*FLEN/8, x4, x1, x2)

inst_1492:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffff0000000;
   valaddr_reg:x3; val_offset:2984*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2984*FLEN/8, x4, x1, x2)

inst_1493:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffff8000000;
   valaddr_reg:x3; val_offset:2986*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2986*FLEN/8, x4, x1, x2)

inst_1494:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffffc000000;
   valaddr_reg:x3; val_offset:2988*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2988*FLEN/8, x4, x1, x2)

inst_1495:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffffe000000;
   valaddr_reg:x3; val_offset:2990*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2990*FLEN/8, x4, x1, x2)

inst_1496:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffffff000000;
   valaddr_reg:x3; val_offset:2992*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2992*FLEN/8, x4, x1, x2)

inst_1497:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffffff800000;
   valaddr_reg:x3; val_offset:2994*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2994*FLEN/8, x4, x1, x2)

inst_1498:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffffffc00000;
   valaddr_reg:x3; val_offset:2996*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2996*FLEN/8, x4, x1, x2)

inst_1499:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffffffe00000;
   valaddr_reg:x3; val_offset:2998*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 2998*FLEN/8, x4, x1, x2)

inst_1500:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffffff00000;
   valaddr_reg:x3; val_offset:3000*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3000*FLEN/8, x4, x1, x2)

inst_1501:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffffff80000;
   valaddr_reg:x3; val_offset:3002*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3002*FLEN/8, x4, x1, x2)

inst_1502:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffffffc0000;
   valaddr_reg:x3; val_offset:3004*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3004*FLEN/8, x4, x1, x2)

inst_1503:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffffffe0000;
   valaddr_reg:x3; val_offset:3006*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3006*FLEN/8, x4, x1, x2)

inst_1504:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffffffff0000;
   valaddr_reg:x3; val_offset:3008*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3008*FLEN/8, x4, x1, x2)

inst_1505:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffffffff8000;
   valaddr_reg:x3; val_offset:3010*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3010*FLEN/8, x4, x1, x2)

inst_1506:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffffffffc000;
   valaddr_reg:x3; val_offset:3012*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3012*FLEN/8, x4, x1, x2)

inst_1507:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffffffffe000;
   valaddr_reg:x3; val_offset:3014*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3014*FLEN/8, x4, x1, x2)

inst_1508:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffffffff000;
   valaddr_reg:x3; val_offset:3016*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3016*FLEN/8, x4, x1, x2)

inst_1509:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffffffff800;
   valaddr_reg:x3; val_offset:3018*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3018*FLEN/8, x4, x1, x2)

inst_1510:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffffffffc00;
   valaddr_reg:x3; val_offset:3020*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3020*FLEN/8, x4, x1, x2)

inst_1511:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffffffffe00;
   valaddr_reg:x3; val_offset:3022*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3022*FLEN/8, x4, x1, x2)

inst_1512:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffffffffff00;
   valaddr_reg:x3; val_offset:3024*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3024*FLEN/8, x4, x1, x2)

inst_1513:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffffffffff80;
   valaddr_reg:x3; val_offset:3026*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3026*FLEN/8, x4, x1, x2)

inst_1514:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffffffffffc0;
   valaddr_reg:x3; val_offset:3028*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3028*FLEN/8, x4, x1, x2)

inst_1515:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffffffffffe0;
   valaddr_reg:x3; val_offset:3030*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3030*FLEN/8, x4, x1, x2)

inst_1516:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffffffffff0;
   valaddr_reg:x3; val_offset:3032*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3032*FLEN/8, x4, x1, x2)

inst_1517:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffffffffff8;
   valaddr_reg:x3; val_offset:3034*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3034*FLEN/8, x4, x1, x2)

inst_1518:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffffffffffc;
   valaddr_reg:x3; val_offset:3036*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3036*FLEN/8, x4, x1, x2)

inst_1519:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xffffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7effffffffffffe;
   valaddr_reg:x3; val_offset:3038*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3038*FLEN/8, x4, x1, x2)

inst_1520:
// fs1 == 1 and fe1 == 0x001 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x37e and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x8010000000000000; op2val:0xb7efffffffffffff;
   valaddr_reg:x3; val_offset:3040*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3040*FLEN/8, x4, x1, x2)

inst_1521:
// fs1 == 1 and fe1 == 0x369 and fm1 == 0x6d601ad376ab9 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb696d601ad376ab9; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3042*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3042*FLEN/8, x4, x1, x2)

inst_1522:
// fs1 == 1 and fe1 == 0x369 and fm1 == 0x6d601ad376ab9 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb696d601ad376ab9; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3044*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3044*FLEN/8, x4, x1, x2)

inst_1523:
// fs1 == 1 and fe1 == 0x369 and fm1 == 0x6d601ad376ab9 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb696d601ad376ab9; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3046*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3046*FLEN/8, x4, x1, x2)

inst_1524:
// fs1 == 1 and fe1 == 0x369 and fm1 == 0xfffffffe00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb69fffffffe00000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3048*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3048*FLEN/8, x4, x1, x2)

inst_1525:
// fs1 == 1 and fe1 == 0x369 and fm1 == 0xfffffffe00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb69fffffffe00000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3050*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3050*FLEN/8, x4, x1, x2)

inst_1526:
// fs1 == 1 and fe1 == 0x369 and fm1 == 0xfffffffe00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb69fffffffe00000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3052*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3052*FLEN/8, x4, x1, x2)

inst_1527:
// fs1 == 1 and fe1 == 0x36a and fm1 == 0xffffffff00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6affffffff00000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3054*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3054*FLEN/8, x4, x1, x2)

inst_1528:
// fs1 == 1 and fe1 == 0x36a and fm1 == 0xffffffff00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6affffffff00000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3056*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3056*FLEN/8, x4, x1, x2)

inst_1529:
// fs1 == 1 and fe1 == 0x36a and fm1 == 0xffffffff00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6affffffff00000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3058*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3058*FLEN/8, x4, x1, x2)

inst_1530:
// fs1 == 1 and fe1 == 0x36b and fm1 == 0xffffffff80000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6bffffffff80000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3060*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3060*FLEN/8, x4, x1, x2)

inst_1531:
// fs1 == 1 and fe1 == 0x36b and fm1 == 0xffffffff80000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6bffffffff80000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3062*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3062*FLEN/8, x4, x1, x2)

inst_1532:
// fs1 == 1 and fe1 == 0x36b and fm1 == 0xffffffff80000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6bffffffff80000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3064*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3064*FLEN/8, x4, x1, x2)

inst_1533:
// fs1 == 1 and fe1 == 0x36c and fm1 == 0xffffffffc0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6cffffffffc0000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3066*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3066*FLEN/8, x4, x1, x2)

inst_1534:
// fs1 == 1 and fe1 == 0x36c and fm1 == 0xffffffffc0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6cffffffffc0000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3068*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3068*FLEN/8, x4, x1, x2)

inst_1535:
// fs1 == 1 and fe1 == 0x36c and fm1 == 0xffffffffc0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6cffffffffc0000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3070*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3070*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_13)

inst_1536:
// fs1 == 1 and fe1 == 0x36d and fm1 == 0xffffffffe0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6dffffffffe0000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3072*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3072*FLEN/8, x4, x1, x2)

inst_1537:
// fs1 == 1 and fe1 == 0x36d and fm1 == 0xffffffffe0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6dffffffffe0000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3074*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3074*FLEN/8, x4, x1, x2)

inst_1538:
// fs1 == 1 and fe1 == 0x36d and fm1 == 0xffffffffe0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6dffffffffe0000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3076*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3076*FLEN/8, x4, x1, x2)

inst_1539:
// fs1 == 1 and fe1 == 0x36e and fm1 == 0xfffffffff0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6efffffffff0000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3078*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3078*FLEN/8, x4, x1, x2)

inst_1540:
// fs1 == 1 and fe1 == 0x36e and fm1 == 0xfffffffff0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6efffffffff0000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3080*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3080*FLEN/8, x4, x1, x2)

inst_1541:
// fs1 == 1 and fe1 == 0x36e and fm1 == 0xfffffffff0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6efffffffff0000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3082*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3082*FLEN/8, x4, x1, x2)

inst_1542:
// fs1 == 1 and fe1 == 0x36f and fm1 == 0xfffffffff8000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6ffffffffff8000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3084*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3084*FLEN/8, x4, x1, x2)

inst_1543:
// fs1 == 1 and fe1 == 0x36f and fm1 == 0xfffffffff8000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6ffffffffff8000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3086*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3086*FLEN/8, x4, x1, x2)

inst_1544:
// fs1 == 1 and fe1 == 0x36f and fm1 == 0xfffffffff8000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb6ffffffffff8000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3088*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3088*FLEN/8, x4, x1, x2)

inst_1545:
// fs1 == 1 and fe1 == 0x370 and fm1 == 0xfffffffffc000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb70fffffffffc000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3090*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3090*FLEN/8, x4, x1, x2)

inst_1546:
// fs1 == 1 and fe1 == 0x370 and fm1 == 0xfffffffffc000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb70fffffffffc000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3092*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3092*FLEN/8, x4, x1, x2)

inst_1547:
// fs1 == 1 and fe1 == 0x370 and fm1 == 0xfffffffffc000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb70fffffffffc000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3094*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3094*FLEN/8, x4, x1, x2)

inst_1548:
// fs1 == 1 and fe1 == 0x371 and fm1 == 0xfffffffffe000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb71fffffffffe000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3096*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3096*FLEN/8, x4, x1, x2)

inst_1549:
// fs1 == 1 and fe1 == 0x371 and fm1 == 0xfffffffffe000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb71fffffffffe000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3098*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3098*FLEN/8, x4, x1, x2)

inst_1550:
// fs1 == 1 and fe1 == 0x371 and fm1 == 0xfffffffffe000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb71fffffffffe000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3100*FLEN/8, x4, x1, x2)

inst_1551:
// fs1 == 1 and fe1 == 0x372 and fm1 == 0xffffffffff000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb72ffffffffff000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3102*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3102*FLEN/8, x4, x1, x2)

inst_1552:
// fs1 == 1 and fe1 == 0x372 and fm1 == 0xffffffffff000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb72ffffffffff000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3104*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3104*FLEN/8, x4, x1, x2)

inst_1553:
// fs1 == 1 and fe1 == 0x372 and fm1 == 0xffffffffff000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb72ffffffffff000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3106*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3106*FLEN/8, x4, x1, x2)

inst_1554:
// fs1 == 1 and fe1 == 0x373 and fm1 == 0xffffffffff800 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb73ffffffffff800; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3108*FLEN/8, x4, x1, x2)

inst_1555:
// fs1 == 1 and fe1 == 0x373 and fm1 == 0xffffffffff800 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb73ffffffffff800; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3110*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3110*FLEN/8, x4, x1, x2)

inst_1556:
// fs1 == 1 and fe1 == 0x373 and fm1 == 0xffffffffff800 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb73ffffffffff800; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3112*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3112*FLEN/8, x4, x1, x2)

inst_1557:
// fs1 == 1 and fe1 == 0x374 and fm1 == 0xffffffffffc00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb74ffffffffffc00; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3114*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3114*FLEN/8, x4, x1, x2)

inst_1558:
// fs1 == 1 and fe1 == 0x374 and fm1 == 0xffffffffffc00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb74ffffffffffc00; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3116*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3116*FLEN/8, x4, x1, x2)

inst_1559:
// fs1 == 1 and fe1 == 0x374 and fm1 == 0xffffffffffc00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb74ffffffffffc00; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3118*FLEN/8, x4, x1, x2)

inst_1560:
// fs1 == 1 and fe1 == 0x375 and fm1 == 0xffffffffffe00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb75ffffffffffe00; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3120*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3120*FLEN/8, x4, x1, x2)

inst_1561:
// fs1 == 1 and fe1 == 0x375 and fm1 == 0xffffffffffe00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb75ffffffffffe00; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3122*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3122*FLEN/8, x4, x1, x2)

inst_1562:
// fs1 == 1 and fe1 == 0x375 and fm1 == 0xffffffffffe00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb75ffffffffffe00; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3124*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3124*FLEN/8, x4, x1, x2)

inst_1563:
// fs1 == 1 and fe1 == 0x376 and fm1 == 0xfffffffffff00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb76fffffffffff00; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3126*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3126*FLEN/8, x4, x1, x2)

inst_1564:
// fs1 == 1 and fe1 == 0x376 and fm1 == 0xfffffffffff00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb76fffffffffff00; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3128*FLEN/8, x4, x1, x2)

inst_1565:
// fs1 == 1 and fe1 == 0x376 and fm1 == 0xfffffffffff00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb76fffffffffff00; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3130*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3130*FLEN/8, x4, x1, x2)

inst_1566:
// fs1 == 1 and fe1 == 0x377 and fm1 == 0xfffffffffff80 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb77fffffffffff80; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3132*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3132*FLEN/8, x4, x1, x2)

inst_1567:
// fs1 == 1 and fe1 == 0x377 and fm1 == 0xfffffffffff80 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb77fffffffffff80; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3134*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3134*FLEN/8, x4, x1, x2)

inst_1568:
// fs1 == 1 and fe1 == 0x377 and fm1 == 0xfffffffffff80 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb77fffffffffff80; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3136*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3136*FLEN/8, x4, x1, x2)

inst_1569:
// fs1 == 1 and fe1 == 0x378 and fm1 == 0xfffffffffffc0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb78fffffffffffc0; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3138*FLEN/8, x4, x1, x2)

inst_1570:
// fs1 == 1 and fe1 == 0x378 and fm1 == 0xfffffffffffc0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb78fffffffffffc0; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3140*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3140*FLEN/8, x4, x1, x2)

inst_1571:
// fs1 == 1 and fe1 == 0x378 and fm1 == 0xfffffffffffc0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb78fffffffffffc0; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3142*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3142*FLEN/8, x4, x1, x2)

inst_1572:
// fs1 == 1 and fe1 == 0x379 and fm1 == 0xfffffffffffe0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb79fffffffffffe0; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3144*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3144*FLEN/8, x4, x1, x2)

inst_1573:
// fs1 == 1 and fe1 == 0x379 and fm1 == 0xfffffffffffe0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb79fffffffffffe0; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3146*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3146*FLEN/8, x4, x1, x2)

inst_1574:
// fs1 == 1 and fe1 == 0x379 and fm1 == 0xfffffffffffe0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb79fffffffffffe0; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3148*FLEN/8, x4, x1, x2)

inst_1575:
// fs1 == 1 and fe1 == 0x37a and fm1 == 0xffffffffffff0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7affffffffffff0; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3150*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3150*FLEN/8, x4, x1, x2)

inst_1576:
// fs1 == 1 and fe1 == 0x37a and fm1 == 0xffffffffffff0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7affffffffffff0; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3152*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3152*FLEN/8, x4, x1, x2)

inst_1577:
// fs1 == 1 and fe1 == 0x37a and fm1 == 0xffffffffffff0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7affffffffffff0; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3154*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3154*FLEN/8, x4, x1, x2)

inst_1578:
// fs1 == 1 and fe1 == 0x37b and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7b9999999999998; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3156*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3156*FLEN/8, x4, x1, x2)

inst_1579:
// fs1 == 1 and fe1 == 0x37b and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7b9999999999998; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3158*FLEN/8, x4, x1, x2)

inst_1580:
// fs1 == 1 and fe1 == 0x37b and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7b9999999999998; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3160*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3160*FLEN/8, x4, x1, x2)

inst_1581:
// fs1 == 1 and fe1 == 0x37b and fm1 == 0xffffffffffff8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7bffffffffffff8; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3162*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3162*FLEN/8, x4, x1, x2)

inst_1582:
// fs1 == 1 and fe1 == 0x37b and fm1 == 0xffffffffffff8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7bffffffffffff8; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3164*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3164*FLEN/8, x4, x1, x2)

inst_1583:
// fs1 == 1 and fe1 == 0x37b and fm1 == 0xffffffffffff8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7bffffffffffff8; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3166*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3166*FLEN/8, x4, x1, x2)

inst_1584:
// fs1 == 1 and fe1 == 0x37c and fm1 == 0x2492492492490 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7c2492492492490; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3168*FLEN/8, x4, x1, x2)

inst_1585:
// fs1 == 1 and fe1 == 0x37c and fm1 == 0x2492492492490 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7c2492492492490; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3170*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3170*FLEN/8, x4, x1, x2)

inst_1586:
// fs1 == 1 and fe1 == 0x37c and fm1 == 0x2492492492490 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7c2492492492490; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3172*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3172*FLEN/8, x4, x1, x2)

inst_1587:
// fs1 == 1 and fe1 == 0x37c and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7c9999999999998; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3174*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3174*FLEN/8, x4, x1, x2)

inst_1588:
// fs1 == 1 and fe1 == 0x37c and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7c9999999999998; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3176*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3176*FLEN/8, x4, x1, x2)

inst_1589:
// fs1 == 1 and fe1 == 0x37c and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7c9999999999998; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3178*FLEN/8, x4, x1, x2)

inst_1590:
// fs1 == 1 and fe1 == 0x37c and fm1 == 0xb6db6db6db6d8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7cb6db6db6db6d8; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3180*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3180*FLEN/8, x4, x1, x2)

inst_1591:
// fs1 == 1 and fe1 == 0x37c and fm1 == 0xb6db6db6db6d8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7cb6db6db6db6d8; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3182*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3182*FLEN/8, x4, x1, x2)

inst_1592:
// fs1 == 1 and fe1 == 0x37c and fm1 == 0xb6db6db6db6d8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7cb6db6db6db6d8; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3184*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3184*FLEN/8, x4, x1, x2)

inst_1593:
// fs1 == 1 and fe1 == 0x37c and fm1 == 0xddddddddddddc and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7cddddddddddddc; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3186*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3186*FLEN/8, x4, x1, x2)

inst_1594:
// fs1 == 1 and fe1 == 0x37c and fm1 == 0xddddddddddddc and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7cddddddddddddc; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3188*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3188*FLEN/8, x4, x1, x2)

inst_1595:
// fs1 == 1 and fe1 == 0x37c and fm1 == 0xddddddddddddc and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7cddddddddddddc; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3190*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3190*FLEN/8, x4, x1, x2)

inst_1596:
// fs1 == 1 and fe1 == 0x37c and fm1 == 0xffffffffffffc and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7cffffffffffffc; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3192*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3192*FLEN/8, x4, x1, x2)

inst_1597:
// fs1 == 1 and fe1 == 0x37c and fm1 == 0xffffffffffffc and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7cffffffffffffc; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3194*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3194*FLEN/8, x4, x1, x2)

inst_1598:
// fs1 == 1 and fe1 == 0x37c and fm1 == 0xffffffffffffc and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7cffffffffffffc; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3196*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3196*FLEN/8, x4, x1, x2)

inst_1599:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d0000000000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3198*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3198*FLEN/8, x4, x1, x2)

inst_1600:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d0000000000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3200*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3200*FLEN/8, x4, x1, x2)

inst_1601:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d0000000000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3202*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3202*FLEN/8, x4, x1, x2)

inst_1602:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x1111111111110 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d1111111111110; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3204*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3204*FLEN/8, x4, x1, x2)

inst_1603:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x1111111111110 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d1111111111110; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3206*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3206*FLEN/8, x4, x1, x2)

inst_1604:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x1111111111110 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d1111111111110; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3208*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3208*FLEN/8, x4, x1, x2)

inst_1605:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x3333333333332 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d3333333333332; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3210*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3210*FLEN/8, x4, x1, x2)

inst_1606:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x3333333333332 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d3333333333332; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3212*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3212*FLEN/8, x4, x1, x2)

inst_1607:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x3333333333332 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d3333333333332; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3214*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3214*FLEN/8, x4, x1, x2)

inst_1608:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x6db6db6db6db6 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d6db6db6db6db6; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3216*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3216*FLEN/8, x4, x1, x2)

inst_1609:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x6db6db6db6db6 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d6db6db6db6db6; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3218*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3218*FLEN/8, x4, x1, x2)

inst_1610:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x6db6db6db6db6 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d6db6db6db6db6; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3220*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3220*FLEN/8, x4, x1, x2)

inst_1611:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d8000000000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3222*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3222*FLEN/8, x4, x1, x2)

inst_1612:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d8000000000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3224*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3224*FLEN/8, x4, x1, x2)

inst_1613:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d8000000000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3226*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3226*FLEN/8, x4, x1, x2)

inst_1614:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d9999999999998; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3228*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3228*FLEN/8, x4, x1, x2)

inst_1615:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d9999999999998; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3230*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3230*FLEN/8, x4, x1, x2)

inst_1616:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0x9999999999998 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7d9999999999998; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3232*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3232*FLEN/8, x4, x1, x2)

inst_1617:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xb6db6db6db6da and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7db6db6db6db6da; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3234*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3234*FLEN/8, x4, x1, x2)

inst_1618:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xb6db6db6db6da and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7db6db6db6db6da; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3236*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3236*FLEN/8, x4, x1, x2)

inst_1619:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xb6db6db6db6da and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7db6db6db6db6da; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3238*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3238*FLEN/8, x4, x1, x2)

inst_1620:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xc000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dc000000000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3240*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3240*FLEN/8, x4, x1, x2)

inst_1621:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xc000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dc000000000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3242*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3242*FLEN/8, x4, x1, x2)

inst_1622:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xc000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dc000000000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3244*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3244*FLEN/8, x4, x1, x2)

inst_1623:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xe000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7de000000000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3246*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3246*FLEN/8, x4, x1, x2)

inst_1624:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xe000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7de000000000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3248*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3248*FLEN/8, x4, x1, x2)

inst_1625:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xe000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7de000000000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3250*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3250*FLEN/8, x4, x1, x2)

inst_1626:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xf000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7df000000000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3252*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3252*FLEN/8, x4, x1, x2)

inst_1627:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xf000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7df000000000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3254*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3254*FLEN/8, x4, x1, x2)

inst_1628:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xf000000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7df000000000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3256*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3256*FLEN/8, x4, x1, x2)

inst_1629:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xf800000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7df800000000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3258*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3258*FLEN/8, x4, x1, x2)

inst_1630:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xf800000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7df800000000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3260*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3260*FLEN/8, x4, x1, x2)

inst_1631:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xf800000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7df800000000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3262*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3262*FLEN/8, x4, x1, x2)

inst_1632:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfc00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfc00000000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3264*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3264*FLEN/8, x4, x1, x2)

inst_1633:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfc00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfc00000000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3266*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3266*FLEN/8, x4, x1, x2)

inst_1634:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfc00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfc00000000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3268*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3268*FLEN/8, x4, x1, x2)

inst_1635:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfe00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfe00000000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3270*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3270*FLEN/8, x4, x1, x2)

inst_1636:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfe00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfe00000000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3272*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3272*FLEN/8, x4, x1, x2)

inst_1637:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfe00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfe00000000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3274*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3274*FLEN/8, x4, x1, x2)

inst_1638:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xff00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dff00000000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3276*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3276*FLEN/8, x4, x1, x2)

inst_1639:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xff00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dff00000000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3278*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3278*FLEN/8, x4, x1, x2)

inst_1640:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xff00000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dff00000000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3280*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3280*FLEN/8, x4, x1, x2)

inst_1641:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xff80000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dff80000000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3282*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3282*FLEN/8, x4, x1, x2)

inst_1642:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xff80000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dff80000000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3284*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3284*FLEN/8, x4, x1, x2)

inst_1643:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xff80000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dff80000000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3286*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3286*FLEN/8, x4, x1, x2)

inst_1644:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffc0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffc0000000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3288*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3288*FLEN/8, x4, x1, x2)

inst_1645:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffc0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffc0000000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3290*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3290*FLEN/8, x4, x1, x2)

inst_1646:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffc0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffc0000000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3292*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3292*FLEN/8, x4, x1, x2)

inst_1647:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffe0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffe0000000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3294*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3294*FLEN/8, x4, x1, x2)

inst_1648:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffe0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffe0000000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3296*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3296*FLEN/8, x4, x1, x2)

inst_1649:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffe0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffe0000000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3298*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3298*FLEN/8, x4, x1, x2)

inst_1650:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfff0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfff0000000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3300*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3300*FLEN/8, x4, x1, x2)

inst_1651:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfff0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfff0000000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3302*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3302*FLEN/8, x4, x1, x2)

inst_1652:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfff0000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfff0000000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3304*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3304*FLEN/8, x4, x1, x2)

inst_1653:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfff8000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfff8000000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3306*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3306*FLEN/8, x4, x1, x2)

inst_1654:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfff8000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfff8000000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3308*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3308*FLEN/8, x4, x1, x2)

inst_1655:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfff8000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfff8000000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3310*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3310*FLEN/8, x4, x1, x2)

inst_1656:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffc000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffc000000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3312*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3312*FLEN/8, x4, x1, x2)

inst_1657:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffc000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffc000000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3314*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3314*FLEN/8, x4, x1, x2)

inst_1658:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffc000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffc000000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3316*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3316*FLEN/8, x4, x1, x2)

inst_1659:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffe000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffe000000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3318*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3318*FLEN/8, x4, x1, x2)

inst_1660:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffe000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffe000000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3320*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3320*FLEN/8, x4, x1, x2)

inst_1661:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffe000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffe000000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3322*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3322*FLEN/8, x4, x1, x2)

inst_1662:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffff000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffff000000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3324*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3324*FLEN/8, x4, x1, x2)

inst_1663:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffff000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffff000000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3326*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3326*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_14)

inst_1664:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffff000000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffff000000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3328*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3328*FLEN/8, x4, x1, x2)

inst_1665:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffff800000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffff800000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3330*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3330*FLEN/8, x4, x1, x2)

inst_1666:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffff800000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffff800000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3332*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3332*FLEN/8, x4, x1, x2)

inst_1667:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffff800000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffff800000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3334*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3334*FLEN/8, x4, x1, x2)

inst_1668:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffc00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffc00000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3336*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3336*FLEN/8, x4, x1, x2)

inst_1669:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffc00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffc00000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3338*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3338*FLEN/8, x4, x1, x2)

inst_1670:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffc00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffc00000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3340*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3340*FLEN/8, x4, x1, x2)

inst_1671:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffe00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffe00000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3342*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3342*FLEN/8, x4, x1, x2)

inst_1672:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffe00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffe00000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3344*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3344*FLEN/8, x4, x1, x2)

inst_1673:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffe00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffe00000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3346*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3346*FLEN/8, x4, x1, x2)

inst_1674:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffff00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffff00000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3348*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3348*FLEN/8, x4, x1, x2)

inst_1675:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffff00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffff00000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3350*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3350*FLEN/8, x4, x1, x2)

inst_1676:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffff00000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffff00000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3352*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3352*FLEN/8, x4, x1, x2)

inst_1677:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffff80000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffff80000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3354*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3354*FLEN/8, x4, x1, x2)

inst_1678:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffff80000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffff80000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3356*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3356*FLEN/8, x4, x1, x2)

inst_1679:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffff80000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffff80000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3358*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3358*FLEN/8, x4, x1, x2)

inst_1680:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffc0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffc0000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3360*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3360*FLEN/8, x4, x1, x2)

inst_1681:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffc0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffc0000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3362*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3362*FLEN/8, x4, x1, x2)

inst_1682:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffc0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffc0000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3364*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3364*FLEN/8, x4, x1, x2)

inst_1683:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffe0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffe0000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3366*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3366*FLEN/8, x4, x1, x2)

inst_1684:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffe0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffe0000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3368*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3368*FLEN/8, x4, x1, x2)

inst_1685:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffe0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffe0000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3370*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3370*FLEN/8, x4, x1, x2)

inst_1686:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffff0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffff0000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3372*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3372*FLEN/8, x4, x1, x2)

inst_1687:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffff0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffff0000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3374*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3374*FLEN/8, x4, x1, x2)

inst_1688:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffff0000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffff0000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3376*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3376*FLEN/8, x4, x1, x2)

inst_1689:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffff8000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffff8000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3378*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3378*FLEN/8, x4, x1, x2)

inst_1690:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffff8000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffff8000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3380*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3380*FLEN/8, x4, x1, x2)

inst_1691:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffff8000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffff8000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3382*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3382*FLEN/8, x4, x1, x2)

inst_1692:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffc000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffc000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3384*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3384*FLEN/8, x4, x1, x2)

inst_1693:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffc000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffc000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3386*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3386*FLEN/8, x4, x1, x2)

inst_1694:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffc000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffc000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3388*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3388*FLEN/8, x4, x1, x2)

inst_1695:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffe000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffe000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3390*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3390*FLEN/8, x4, x1, x2)

inst_1696:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffe000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffe000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3392*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3392*FLEN/8, x4, x1, x2)

inst_1697:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffe000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffe000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3394*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3394*FLEN/8, x4, x1, x2)

inst_1698:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffff000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffff000000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3396*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3396*FLEN/8, x4, x1, x2)

inst_1699:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffff000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffff000000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3398*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3398*FLEN/8, x4, x1, x2)

inst_1700:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffff000000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffff000000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3400*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3400*FLEN/8, x4, x1, x2)

inst_1701:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffff800000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffff800000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3402*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3402*FLEN/8, x4, x1, x2)

inst_1702:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffff800000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffff800000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3404*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3404*FLEN/8, x4, x1, x2)

inst_1703:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffff800000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffff800000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3406*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3406*FLEN/8, x4, x1, x2)

inst_1704:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffc00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffc00000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3408*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3408*FLEN/8, x4, x1, x2)

inst_1705:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffc00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffc00000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3410*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3410*FLEN/8, x4, x1, x2)

inst_1706:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffc00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffc00000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3412*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3412*FLEN/8, x4, x1, x2)

inst_1707:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffe00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffe00000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3414*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3414*FLEN/8, x4, x1, x2)

inst_1708:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffe00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffe00000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3416*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3416*FLEN/8, x4, x1, x2)

inst_1709:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffe00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffe00000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3418*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3418*FLEN/8, x4, x1, x2)

inst_1710:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffff00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffff00000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3420*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3420*FLEN/8, x4, x1, x2)

inst_1711:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffff00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffff00000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3422*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3422*FLEN/8, x4, x1, x2)

inst_1712:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffff00000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffff00000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3424*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3424*FLEN/8, x4, x1, x2)

inst_1713:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffff80000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffff80000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3426*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3426*FLEN/8, x4, x1, x2)

inst_1714:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffff80000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffff80000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3428*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3428*FLEN/8, x4, x1, x2)

inst_1715:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffff80000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffff80000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3430*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3430*FLEN/8, x4, x1, x2)

inst_1716:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffc0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffc0000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3432*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3432*FLEN/8, x4, x1, x2)

inst_1717:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffc0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffc0000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3434*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3434*FLEN/8, x4, x1, x2)

inst_1718:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffc0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffc0000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3436*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3436*FLEN/8, x4, x1, x2)

inst_1719:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffe0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffe0000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3438*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3438*FLEN/8, x4, x1, x2)

inst_1720:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffe0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffe0000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3440*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3440*FLEN/8, x4, x1, x2)

inst_1721:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffe0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffe0000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3442*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3442*FLEN/8, x4, x1, x2)

inst_1722:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffff0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffff0000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3444*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3444*FLEN/8, x4, x1, x2)

inst_1723:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffff0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffff0000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3446*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3446*FLEN/8, x4, x1, x2)

inst_1724:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffff0000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffff0000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3448*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3448*FLEN/8, x4, x1, x2)

inst_1725:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffff8000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffff8000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3450*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3450*FLEN/8, x4, x1, x2)

inst_1726:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffff8000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffff8000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3452*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3452*FLEN/8, x4, x1, x2)

inst_1727:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffff8000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffff8000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3454*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3454*FLEN/8, x4, x1, x2)

inst_1728:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffc000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffc000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3456*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3456*FLEN/8, x4, x1, x2)

inst_1729:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffc000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffc000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3458*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3458*FLEN/8, x4, x1, x2)

inst_1730:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffc000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffc000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3460*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3460*FLEN/8, x4, x1, x2)

inst_1731:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffe000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffe000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3462*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3462*FLEN/8, x4, x1, x2)

inst_1732:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffe000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffe000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3464*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3464*FLEN/8, x4, x1, x2)

inst_1733:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffe000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffe000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3466*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3466*FLEN/8, x4, x1, x2)

inst_1734:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffff000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffff000; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3468*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3468*FLEN/8, x4, x1, x2)

inst_1735:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffff000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffff000; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3470*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3470*FLEN/8, x4, x1, x2)

inst_1736:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffff000 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffff000; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3472*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3472*FLEN/8, x4, x1, x2)

inst_1737:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffff800 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffff800; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3474*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3474*FLEN/8, x4, x1, x2)

inst_1738:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffff800 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffff800; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3476*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3476*FLEN/8, x4, x1, x2)

inst_1739:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffff800 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffff800; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3478*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3478*FLEN/8, x4, x1, x2)

inst_1740:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffc00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffc00; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3480*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3480*FLEN/8, x4, x1, x2)

inst_1741:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffc00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffc00; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3482*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3482*FLEN/8, x4, x1, x2)

inst_1742:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffc00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffc00; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3484*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3484*FLEN/8, x4, x1, x2)

inst_1743:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffe00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffe00; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3486*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3486*FLEN/8, x4, x1, x2)

inst_1744:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffe00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffe00; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3488*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3488*FLEN/8, x4, x1, x2)

inst_1745:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffe00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffe00; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3490*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3490*FLEN/8, x4, x1, x2)

inst_1746:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffff00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffff00; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3492*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3492*FLEN/8, x4, x1, x2)

inst_1747:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffff00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffff00; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3494*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3494*FLEN/8, x4, x1, x2)

inst_1748:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffff00 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffff00; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3496*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3496*FLEN/8, x4, x1, x2)

inst_1749:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffff80 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffff80; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3498*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3498*FLEN/8, x4, x1, x2)

inst_1750:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffff80 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffff80; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3500*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3500*FLEN/8, x4, x1, x2)

inst_1751:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffff80 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffff80; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3502*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3502*FLEN/8, x4, x1, x2)

inst_1752:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffffc0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffffc0; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3504*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3504*FLEN/8, x4, x1, x2)

inst_1753:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffffc0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffffc0; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3506*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3506*FLEN/8, x4, x1, x2)

inst_1754:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffffc0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffffc0; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3508*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3508*FLEN/8, x4, x1, x2)

inst_1755:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffffe0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffffe0; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3510*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3510*FLEN/8, x4, x1, x2)

inst_1756:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffffe0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffffe0; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3512*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3512*FLEN/8, x4, x1, x2)

inst_1757:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xfffffffffffe0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dfffffffffffe0; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3514*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3514*FLEN/8, x4, x1, x2)

inst_1758:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffff0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffff0; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3516*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3516*FLEN/8, x4, x1, x2)

inst_1759:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffff0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffff0; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3518*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3518*FLEN/8, x4, x1, x2)

inst_1760:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffff0 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffff0; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3520*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3520*FLEN/8, x4, x1, x2)

inst_1761:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffff8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffff8; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3522*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3522*FLEN/8, x4, x1, x2)

inst_1762:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffff8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffff8; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3524*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3524*FLEN/8, x4, x1, x2)

inst_1763:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffff8 and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffff8; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3526*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3526*FLEN/8, x4, x1, x2)

inst_1764:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffffc and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffffc; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3528*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3528*FLEN/8, x4, x1, x2)

inst_1765:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffffc and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffffc; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3530*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3530*FLEN/8, x4, x1, x2)

inst_1766:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffffc and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffffc; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3532*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3532*FLEN/8, x4, x1, x2)

inst_1767:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffffe and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffffe; op2val:0x8000000000000000;
   valaddr_reg:x3; val_offset:3534*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3534*FLEN/8, x4, x1, x2)

inst_1768:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffffe and fs2 == 1 and fe2 == 0x000 and fm2 == 0x0000000000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffffe; op2val:0x8000000000000001;
   valaddr_reg:x3; val_offset:3536*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3536*FLEN/8, x4, x1, x2)

inst_1769:
// fs1 == 1 and fe1 == 0x37d and fm1 == 0xffffffffffffe and fs2 == 1 and fe2 == 0x000 and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7dffffffffffffe; op2val:0x800fffffffffffff;
   valaddr_reg:x3; val_offset:3538*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3538*FLEN/8, x4, x1, x2)

inst_1770:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0000000000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3540*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3540*FLEN/8, x4, x1, x2)

inst_1771:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0000000000001; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3542*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3542*FLEN/8, x4, x1, x2)

inst_1772:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000000003 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0000000000003; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3544*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3544*FLEN/8, x4, x1, x2)

inst_1773:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000000007 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0000000000007; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3546*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3546*FLEN/8, x4, x1, x2)

inst_1774:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000000000f and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e000000000000f; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3548*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3548*FLEN/8, x4, x1, x2)

inst_1775:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000000001f and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e000000000001f; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3550*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3550*FLEN/8, x4, x1, x2)

inst_1776:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000000003f and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e000000000003f; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3552*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3552*FLEN/8, x4, x1, x2)

inst_1777:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000000007f and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e000000000007f; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3554*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3554*FLEN/8, x4, x1, x2)

inst_1778:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000000000ff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e00000000000ff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3556*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3556*FLEN/8, x4, x1, x2)

inst_1779:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000000001ff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e00000000001ff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3558*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3558*FLEN/8, x4, x1, x2)

inst_1780:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000000003ff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e00000000003ff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3560*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3560*FLEN/8, x4, x1, x2)

inst_1781:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000000007ff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e00000000007ff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3562*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3562*FLEN/8, x4, x1, x2)

inst_1782:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000000fff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0000000000fff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3564*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3564*FLEN/8, x4, x1, x2)

inst_1783:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000001fff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0000000001fff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3566*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3566*FLEN/8, x4, x1, x2)

inst_1784:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000003fff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0000000003fff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3568*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3568*FLEN/8, x4, x1, x2)

inst_1785:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000007fff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0000000007fff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3570*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3570*FLEN/8, x4, x1, x2)

inst_1786:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000000ffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e000000000ffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3572*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3572*FLEN/8, x4, x1, x2)

inst_1787:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000001ffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e000000001ffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3574*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3574*FLEN/8, x4, x1, x2)

inst_1788:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000003ffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e000000003ffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3576*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3576*FLEN/8, x4, x1, x2)

inst_1789:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000007ffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e000000007ffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3578*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3578*FLEN/8, x4, x1, x2)

inst_1790:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000000fffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e00000000fffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3580*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3580*FLEN/8, x4, x1, x2)

inst_1791:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000001fffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e00000001fffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3582*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3582*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_15)

inst_1792:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000003fffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e00000003fffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3584*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3584*FLEN/8, x4, x1, x2)

inst_1793:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000007fffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e00000007fffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3586*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3586*FLEN/8, x4, x1, x2)

inst_1794:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000000ffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0000000ffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3588*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3588*FLEN/8, x4, x1, x2)

inst_1795:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000001ffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0000001ffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3590*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3590*FLEN/8, x4, x1, x2)

inst_1796:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000003ffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0000003ffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3592*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3592*FLEN/8, x4, x1, x2)

inst_1797:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000007ffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0000007ffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3594*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3594*FLEN/8, x4, x1, x2)

inst_1798:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000000fffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e000000fffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3596*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3596*FLEN/8, x4, x1, x2)

inst_1799:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000001fffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e000001fffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3598*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3598*FLEN/8, x4, x1, x2)

inst_1800:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000003fffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e000003fffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3600*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3600*FLEN/8, x4, x1, x2)

inst_1801:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000007fffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e000007fffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3602*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3602*FLEN/8, x4, x1, x2)

inst_1802:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00000ffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e00000ffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3604*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3604*FLEN/8, x4, x1, x2)

inst_1803:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00001ffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e00001ffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3606*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3606*FLEN/8, x4, x1, x2)

inst_1804:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00003ffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e00003ffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3608*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3608*FLEN/8, x4, x1, x2)

inst_1805:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00007ffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e00007ffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3610*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3610*FLEN/8, x4, x1, x2)

inst_1806:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0000fffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0000fffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3612*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3612*FLEN/8, x4, x1, x2)

inst_1807:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0001fffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0001fffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3614*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3614*FLEN/8, x4, x1, x2)

inst_1808:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0003fffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0003fffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3616*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3616*FLEN/8, x4, x1, x2)

inst_1809:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0007fffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0007fffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3618*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3618*FLEN/8, x4, x1, x2)

inst_1810:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x000ffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e000ffffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3620*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3620*FLEN/8, x4, x1, x2)

inst_1811:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x001ffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e001ffffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3622*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3622*FLEN/8, x4, x1, x2)

inst_1812:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x003ffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e003ffffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3624*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3624*FLEN/8, x4, x1, x2)

inst_1813:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x007ffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e007ffffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3626*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3626*FLEN/8, x4, x1, x2)

inst_1814:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x00fffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e00fffffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3628*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3628*FLEN/8, x4, x1, x2)

inst_1815:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x01fffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e01fffffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3630*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3630*FLEN/8, x4, x1, x2)

inst_1816:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x03fffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e03fffffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3632*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3632*FLEN/8, x4, x1, x2)

inst_1817:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x07fffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e07fffffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3634*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3634*FLEN/8, x4, x1, x2)

inst_1818:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x0ffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0ffffffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3636*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3636*FLEN/8, x4, x1, x2)

inst_1819:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x1ffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e1ffffffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3638*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3638*FLEN/8, x4, x1, x2)

inst_1820:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x3333333333333 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e3333333333333; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3640*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3640*FLEN/8, x4, x1, x2)

inst_1821:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x3ffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e3ffffffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3642*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3642*FLEN/8, x4, x1, x2)

inst_1822:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x4924924924924 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e4924924924924; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3644*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3644*FLEN/8, x4, x1, x2)

inst_1823:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x6666666666666 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e6666666666666; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3646*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3646*FLEN/8, x4, x1, x2)

inst_1824:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x6db6db6db6db6 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e6db6db6db6db6; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3648*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3648*FLEN/8, x4, x1, x2)

inst_1825:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x7777777777777 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e7777777777777; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3650*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3650*FLEN/8, x4, x1, x2)

inst_1826:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x7ffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e7ffffffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3652*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3652*FLEN/8, x4, x1, x2)

inst_1827:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x8000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e8000000000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3654*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3654*FLEN/8, x4, x1, x2)

inst_1828:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x8888888888888 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e8888888888888; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3656*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3656*FLEN/8, x4, x1, x2)

inst_1829:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0x9999999999999 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7e9999999999999; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3658*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3658*FLEN/8, x4, x1, x2)

inst_1830:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xb6db6db6db6db and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7eb6db6db6db6db; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3660*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3660*FLEN/8, x4, x1, x2)

inst_1831:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xc000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7ec000000000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3662*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3662*FLEN/8, x4, x1, x2)

inst_1832:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xccccccccccccc and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7eccccccccccccc; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3664*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3664*FLEN/8, x4, x1, x2)

inst_1833:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xdb6db6db6db6d and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7edb6db6db6db6d; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3666*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3666*FLEN/8, x4, x1, x2)

inst_1834:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xe000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7ee000000000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3668*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3668*FLEN/8, x4, x1, x2)

inst_1835:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xf000000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7ef000000000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3670*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3670*FLEN/8, x4, x1, x2)

inst_1836:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xf800000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7ef800000000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3672*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3672*FLEN/8, x4, x1, x2)

inst_1837:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfc00000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efc00000000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3674*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3674*FLEN/8, x4, x1, x2)

inst_1838:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfe00000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efe00000000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3676*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3676*FLEN/8, x4, x1, x2)

inst_1839:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xff00000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7eff00000000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3678*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3678*FLEN/8, x4, x1, x2)

inst_1840:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xff80000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7eff80000000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3680*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3680*FLEN/8, x4, x1, x2)

inst_1841:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffc0000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effc0000000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3682*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3682*FLEN/8, x4, x1, x2)

inst_1842:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffe0000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effe0000000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3684*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3684*FLEN/8, x4, x1, x2)

inst_1843:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfff0000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efff0000000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3686*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3686*FLEN/8, x4, x1, x2)

inst_1844:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfff8000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efff8000000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3688*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3688*FLEN/8, x4, x1, x2)

inst_1845:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffc000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffc000000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3690*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3690*FLEN/8, x4, x1, x2)

inst_1846:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffe000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffe000000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3692*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3692*FLEN/8, x4, x1, x2)

inst_1847:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffff000000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effff000000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3694*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3694*FLEN/8, x4, x1, x2)

inst_1848:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffff800000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effff800000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3696*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3696*FLEN/8, x4, x1, x2)

inst_1849:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffc00000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffc00000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3698*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3698*FLEN/8, x4, x1, x2)

inst_1850:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffe00000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffe00000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3700*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3700*FLEN/8, x4, x1, x2)

inst_1851:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffff00000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffff00000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3702*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3702*FLEN/8, x4, x1, x2)

inst_1852:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffff80000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffff80000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3704*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3704*FLEN/8, x4, x1, x2)

inst_1853:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffc0000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffffc0000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3706*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3706*FLEN/8, x4, x1, x2)

inst_1854:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffe0000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffffe0000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3708*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3708*FLEN/8, x4, x1, x2)

inst_1855:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffff0000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffff0000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3710*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3710*FLEN/8, x4, x1, x2)

inst_1856:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffff8000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffff8000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3712*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3712*FLEN/8, x4, x1, x2)

inst_1857:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffc000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffffc000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3714*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3714*FLEN/8, x4, x1, x2)

inst_1858:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffe000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffffe000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3716*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3716*FLEN/8, x4, x1, x2)

inst_1859:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffff000000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffffff000000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3718*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3718*FLEN/8, x4, x1, x2)

inst_1860:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffff800000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffffff800000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3720*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3720*FLEN/8, x4, x1, x2)

inst_1861:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffc00000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffffffc00000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3722*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3722*FLEN/8, x4, x1, x2)

inst_1862:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffe00000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffffffe00000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3724*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3724*FLEN/8, x4, x1, x2)

inst_1863:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffff00000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffffff00000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3726*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3726*FLEN/8, x4, x1, x2)

inst_1864:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffff80000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffffff80000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3728*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3728*FLEN/8, x4, x1, x2)

inst_1865:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffc0000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffffffc0000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3730*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3730*FLEN/8, x4, x1, x2)

inst_1866:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffe0000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffffffe0000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3732*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3732*FLEN/8, x4, x1, x2)

inst_1867:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffff0000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffffffff0000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3734*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3734*FLEN/8, x4, x1, x2)

inst_1868:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffff8000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffffffff8000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3736*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3736*FLEN/8, x4, x1, x2)

inst_1869:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffffc000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffffffffc000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3738*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3738*FLEN/8, x4, x1, x2)

inst_1870:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffffe000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffffffffe000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3740*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3740*FLEN/8, x4, x1, x2)

inst_1871:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffff000 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffffffff000; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3742*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3742*FLEN/8, x4, x1, x2)

inst_1872:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffff800 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffffffff800; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3744*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3744*FLEN/8, x4, x1, x2)

inst_1873:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffffc00 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffffffffc00; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3746*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3746*FLEN/8, x4, x1, x2)

inst_1874:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffffe00 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffffffffe00; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3748*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3748*FLEN/8, x4, x1, x2)

inst_1875:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffffff00 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffffffffff00; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3750*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3750*FLEN/8, x4, x1, x2)

inst_1876:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffffff80 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffffffffff80; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3752*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3752*FLEN/8, x4, x1, x2)

inst_1877:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffffffc0 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffffffffffc0; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3754*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3754*FLEN/8, x4, x1, x2)

inst_1878:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffffffe0 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffffffffffe0; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3756*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3756*FLEN/8, x4, x1, x2)

inst_1879:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffffff0 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffffffffff0; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3758*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3758*FLEN/8, x4, x1, x2)

inst_1880:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffffff8 and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffffffffff8; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3760*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3760*FLEN/8, x4, x1, x2)

inst_1881:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffffffc and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffffffffffc; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3762*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3762*FLEN/8, x4, x1, x2)

inst_1882:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xffffffffffffe and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7effffffffffffe; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3764*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3764*FLEN/8, x4, x1, x2)

inst_1883:
// fs1 == 1 and fe1 == 0x37e and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x001 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xb7efffffffffffff; op2val:0x8010000000000000;
   valaddr_reg:x3; val_offset:3766*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3766*FLEN/8, x4, x1, x2)

inst_1884:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000000000;
   valaddr_reg:x3; val_offset:3768*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3768*FLEN/8, x4, x1, x2)

inst_1885:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000000002;
   valaddr_reg:x3; val_offset:3770*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3770*FLEN/8, x4, x1, x2)

inst_1886:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000004 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000000004;
   valaddr_reg:x3; val_offset:3772*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3772*FLEN/8, x4, x1, x2)

inst_1887:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000008 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000000008;
   valaddr_reg:x3; val_offset:3774*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3774*FLEN/8, x4, x1, x2)

inst_1888:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000010 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000000010;
   valaddr_reg:x3; val_offset:3776*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3776*FLEN/8, x4, x1, x2)

inst_1889:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000020 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000000020;
   valaddr_reg:x3; val_offset:3778*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3778*FLEN/8, x4, x1, x2)

inst_1890:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000040 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000000040;
   valaddr_reg:x3; val_offset:3780*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3780*FLEN/8, x4, x1, x2)

inst_1891:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000080 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000000080;
   valaddr_reg:x3; val_offset:3782*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3782*FLEN/8, x4, x1, x2)

inst_1892:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000100 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000000100;
   valaddr_reg:x3; val_offset:3784*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3784*FLEN/8, x4, x1, x2)

inst_1893:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000200 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000000200;
   valaddr_reg:x3; val_offset:3786*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3786*FLEN/8, x4, x1, x2)

inst_1894:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000400 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000000400;
   valaddr_reg:x3; val_offset:3788*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3788*FLEN/8, x4, x1, x2)

inst_1895:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000000800;
   valaddr_reg:x3; val_offset:3790*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3790*FLEN/8, x4, x1, x2)

inst_1896:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000001000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000001000;
   valaddr_reg:x3; val_offset:3792*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3792*FLEN/8, x4, x1, x2)

inst_1897:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000002000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000002000;
   valaddr_reg:x3; val_offset:3794*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3794*FLEN/8, x4, x1, x2)

inst_1898:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000004000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000004000;
   valaddr_reg:x3; val_offset:3796*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3796*FLEN/8, x4, x1, x2)

inst_1899:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000008000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000008000;
   valaddr_reg:x3; val_offset:3798*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3798*FLEN/8, x4, x1, x2)

inst_1900:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000010000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000010000;
   valaddr_reg:x3; val_offset:3800*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3800*FLEN/8, x4, x1, x2)

inst_1901:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000020000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000020000;
   valaddr_reg:x3; val_offset:3802*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3802*FLEN/8, x4, x1, x2)

inst_1902:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000040000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000040000;
   valaddr_reg:x3; val_offset:3804*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3804*FLEN/8, x4, x1, x2)

inst_1903:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000080000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000080000;
   valaddr_reg:x3; val_offset:3806*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3806*FLEN/8, x4, x1, x2)

inst_1904:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000100000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000100000;
   valaddr_reg:x3; val_offset:3808*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3808*FLEN/8, x4, x1, x2)

inst_1905:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000200000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000200000;
   valaddr_reg:x3; val_offset:3810*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3810*FLEN/8, x4, x1, x2)

inst_1906:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000400000;
   valaddr_reg:x3; val_offset:3812*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3812*FLEN/8, x4, x1, x2)

inst_1907:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000000800000;
   valaddr_reg:x3; val_offset:3814*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3814*FLEN/8, x4, x1, x2)

inst_1908:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000001000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000001000000;
   valaddr_reg:x3; val_offset:3816*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3816*FLEN/8, x4, x1, x2)

inst_1909:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000002000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000002000000;
   valaddr_reg:x3; val_offset:3818*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3818*FLEN/8, x4, x1, x2)

inst_1910:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000004000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000004000000;
   valaddr_reg:x3; val_offset:3820*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3820*FLEN/8, x4, x1, x2)

inst_1911:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000008000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000008000000;
   valaddr_reg:x3; val_offset:3822*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3822*FLEN/8, x4, x1, x2)

inst_1912:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000010000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000010000000;
   valaddr_reg:x3; val_offset:3824*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3824*FLEN/8, x4, x1, x2)

inst_1913:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000020000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000020000000;
   valaddr_reg:x3; val_offset:3826*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3826*FLEN/8, x4, x1, x2)

inst_1914:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000040000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000040000000;
   valaddr_reg:x3; val_offset:3828*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3828*FLEN/8, x4, x1, x2)

inst_1915:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000080000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000080000000;
   valaddr_reg:x3; val_offset:3830*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3830*FLEN/8, x4, x1, x2)

inst_1916:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000100000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000100000000;
   valaddr_reg:x3; val_offset:3832*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3832*FLEN/8, x4, x1, x2)

inst_1917:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000200000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000200000000;
   valaddr_reg:x3; val_offset:3834*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3834*FLEN/8, x4, x1, x2)

inst_1918:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000400000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000400000000;
   valaddr_reg:x3; val_offset:3836*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3836*FLEN/8, x4, x1, x2)

inst_1919:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0000800000000;
   valaddr_reg:x3; val_offset:3838*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3838*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_16)

inst_1920:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0001000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0001000000000;
   valaddr_reg:x3; val_offset:3840*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3840*FLEN/8, x4, x1, x2)

inst_1921:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0002000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0002000000000;
   valaddr_reg:x3; val_offset:3842*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3842*FLEN/8, x4, x1, x2)

inst_1922:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0004000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0004000000000;
   valaddr_reg:x3; val_offset:3844*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3844*FLEN/8, x4, x1, x2)

inst_1923:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0008000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0008000000000;
   valaddr_reg:x3; val_offset:3846*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3846*FLEN/8, x4, x1, x2)

inst_1924:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0010000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0010000000000;
   valaddr_reg:x3; val_offset:3848*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3848*FLEN/8, x4, x1, x2)

inst_1925:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0020000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0020000000000;
   valaddr_reg:x3; val_offset:3850*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3850*FLEN/8, x4, x1, x2)

inst_1926:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0040000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0040000000000;
   valaddr_reg:x3; val_offset:3852*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3852*FLEN/8, x4, x1, x2)

inst_1927:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0080000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0080000000000;
   valaddr_reg:x3; val_offset:3854*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3854*FLEN/8, x4, x1, x2)

inst_1928:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0100000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0100000000000;
   valaddr_reg:x3; val_offset:3856*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3856*FLEN/8, x4, x1, x2)

inst_1929:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0200000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0200000000000;
   valaddr_reg:x3; val_offset:3858*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3858*FLEN/8, x4, x1, x2)

inst_1930:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0400000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0400000000000;
   valaddr_reg:x3; val_offset:3860*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3860*FLEN/8, x4, x1, x2)

inst_1931:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0666666666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0666666666666;
   valaddr_reg:x3; val_offset:3862*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3862*FLEN/8, x4, x1, x2)

inst_1932:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0800000000000;
   valaddr_reg:x3; val_offset:3864*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3864*FLEN/8, x4, x1, x2)

inst_1933:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0924924924924 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0924924924924;
   valaddr_reg:x3; val_offset:3866*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3866*FLEN/8, x4, x1, x2)

inst_1934:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0cccccccccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0cccccccccccc;
   valaddr_reg:x3; val_offset:3868*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3868*FLEN/8, x4, x1, x2)

inst_1935:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0db6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0db6db6db6db6;
   valaddr_reg:x3; val_offset:3870*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3870*FLEN/8, x4, x1, x2)

inst_1936:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0eeeeeeeeeeee and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff0eeeeeeeeeeee;
   valaddr_reg:x3; val_offset:3872*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3872*FLEN/8, x4, x1, x2)

inst_1937:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1000000000000;
   valaddr_reg:x3; val_offset:3874*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3874*FLEN/8, x4, x1, x2)

inst_1938:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1111111111111 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1111111111111;
   valaddr_reg:x3; val_offset:3876*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3876*FLEN/8, x4, x1, x2)

inst_1939:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1333333333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1333333333333;
   valaddr_reg:x3; val_offset:3878*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3878*FLEN/8, x4, x1, x2)

inst_1940:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x16db6db6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff16db6db6db6db;
   valaddr_reg:x3; val_offset:3880*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3880*FLEN/8, x4, x1, x2)

inst_1941:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1800000000000;
   valaddr_reg:x3; val_offset:3882*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3882*FLEN/8, x4, x1, x2)

inst_1942:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x199999999999a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff199999999999a;
   valaddr_reg:x3; val_offset:3884*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3884*FLEN/8, x4, x1, x2)

inst_1943:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1b6db6db6db6e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1b6db6db6db6e;
   valaddr_reg:x3; val_offset:3886*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3886*FLEN/8, x4, x1, x2)

inst_1944:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1c00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1c00000000000;
   valaddr_reg:x3; val_offset:3888*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3888*FLEN/8, x4, x1, x2)

inst_1945:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1e00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1e00000000000;
   valaddr_reg:x3; val_offset:3890*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3890*FLEN/8, x4, x1, x2)

inst_1946:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1f00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1f00000000000;
   valaddr_reg:x3; val_offset:3892*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3892*FLEN/8, x4, x1, x2)

inst_1947:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1f80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1f80000000000;
   valaddr_reg:x3; val_offset:3894*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3894*FLEN/8, x4, x1, x2)

inst_1948:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fc0000000000;
   valaddr_reg:x3; val_offset:3896*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3896*FLEN/8, x4, x1, x2)

inst_1949:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fe0000000000;
   valaddr_reg:x3; val_offset:3898*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3898*FLEN/8, x4, x1, x2)

inst_1950:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ff0000000000;
   valaddr_reg:x3; val_offset:3900*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3900*FLEN/8, x4, x1, x2)

inst_1951:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ff8000000000;
   valaddr_reg:x3; val_offset:3902*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3902*FLEN/8, x4, x1, x2)

inst_1952:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffc000000000;
   valaddr_reg:x3; val_offset:3904*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3904*FLEN/8, x4, x1, x2)

inst_1953:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffe000000000;
   valaddr_reg:x3; val_offset:3906*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3906*FLEN/8, x4, x1, x2)

inst_1954:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fff000000000;
   valaddr_reg:x3; val_offset:3908*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3908*FLEN/8, x4, x1, x2)

inst_1955:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fff800000000;
   valaddr_reg:x3; val_offset:3910*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3910*FLEN/8, x4, x1, x2)

inst_1956:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffc00000000;
   valaddr_reg:x3; val_offset:3912*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3912*FLEN/8, x4, x1, x2)

inst_1957:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffe00000000;
   valaddr_reg:x3; val_offset:3914*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3914*FLEN/8, x4, x1, x2)

inst_1958:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffff00000000;
   valaddr_reg:x3; val_offset:3916*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3916*FLEN/8, x4, x1, x2)

inst_1959:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffff80000000;
   valaddr_reg:x3; val_offset:3918*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3918*FLEN/8, x4, x1, x2)

inst_1960:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffffc0000000;
   valaddr_reg:x3; val_offset:3920*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3920*FLEN/8, x4, x1, x2)

inst_1961:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffffe0000000;
   valaddr_reg:x3; val_offset:3922*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3922*FLEN/8, x4, x1, x2)

inst_1962:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffff0000000;
   valaddr_reg:x3; val_offset:3924*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3924*FLEN/8, x4, x1, x2)

inst_1963:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffff8000000;
   valaddr_reg:x3; val_offset:3926*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3926*FLEN/8, x4, x1, x2)

inst_1964:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffffc000000;
   valaddr_reg:x3; val_offset:3928*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3928*FLEN/8, x4, x1, x2)

inst_1965:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffffe000000;
   valaddr_reg:x3; val_offset:3930*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3930*FLEN/8, x4, x1, x2)

inst_1966:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffffff000000;
   valaddr_reg:x3; val_offset:3932*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3932*FLEN/8, x4, x1, x2)

inst_1967:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffffff800000;
   valaddr_reg:x3; val_offset:3934*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3934*FLEN/8, x4, x1, x2)

inst_1968:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffffffc00000;
   valaddr_reg:x3; val_offset:3936*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3936*FLEN/8, x4, x1, x2)

inst_1969:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffffffe00000;
   valaddr_reg:x3; val_offset:3938*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3938*FLEN/8, x4, x1, x2)

inst_1970:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffffff00000;
   valaddr_reg:x3; val_offset:3940*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3940*FLEN/8, x4, x1, x2)

inst_1971:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffffff80000;
   valaddr_reg:x3; val_offset:3942*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3942*FLEN/8, x4, x1, x2)

inst_1972:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffffffc0000;
   valaddr_reg:x3; val_offset:3944*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3944*FLEN/8, x4, x1, x2)

inst_1973:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffffffe0000;
   valaddr_reg:x3; val_offset:3946*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3946*FLEN/8, x4, x1, x2)

inst_1974:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffffffff0000;
   valaddr_reg:x3; val_offset:3948*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3948*FLEN/8, x4, x1, x2)

inst_1975:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffffffff8000;
   valaddr_reg:x3; val_offset:3950*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3950*FLEN/8, x4, x1, x2)

inst_1976:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffffffffc000;
   valaddr_reg:x3; val_offset:3952*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3952*FLEN/8, x4, x1, x2)

inst_1977:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffffffffe000;
   valaddr_reg:x3; val_offset:3954*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3954*FLEN/8, x4, x1, x2)

inst_1978:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffffffff000;
   valaddr_reg:x3; val_offset:3956*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3956*FLEN/8, x4, x1, x2)

inst_1979:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffffffff800;
   valaddr_reg:x3; val_offset:3958*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3958*FLEN/8, x4, x1, x2)

inst_1980:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffffffffc00;
   valaddr_reg:x3; val_offset:3960*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3960*FLEN/8, x4, x1, x2)

inst_1981:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffffffffe00;
   valaddr_reg:x3; val_offset:3962*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3962*FLEN/8, x4, x1, x2)

inst_1982:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffffffffff00;
   valaddr_reg:x3; val_offset:3964*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3964*FLEN/8, x4, x1, x2)

inst_1983:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffffffffff80;
   valaddr_reg:x3; val_offset:3966*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3966*FLEN/8, x4, x1, x2)

inst_1984:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffffffffffc0;
   valaddr_reg:x3; val_offset:3968*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3968*FLEN/8, x4, x1, x2)

inst_1985:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffffffffffe0;
   valaddr_reg:x3; val_offset:3970*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3970*FLEN/8, x4, x1, x2)

inst_1986:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffffffffff0;
   valaddr_reg:x3; val_offset:3972*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3972*FLEN/8, x4, x1, x2)

inst_1987:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffffffffff8;
   valaddr_reg:x3; val_offset:3974*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3974*FLEN/8, x4, x1, x2)

inst_1988:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffffffffffc;
   valaddr_reg:x3; val_offset:3976*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3976*FLEN/8, x4, x1, x2)

inst_1989:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1fffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1fffffffffffe;
   valaddr_reg:x3; val_offset:3978*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3978*FLEN/8, x4, x1, x2)

inst_1990:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x1ffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff1ffffffffffff;
   valaddr_reg:x3; val_offset:3980*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3980*FLEN/8, x4, x1, x2)

inst_1991:
// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x2000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbf80000000000000; op2val:0xbff2000000000000;
   valaddr_reg:x3; val_offset:3982*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3982*FLEN/8, x4, x1, x2)

inst_1992:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:3984*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3984*FLEN/8, x4, x1, x2)

inst_1993:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000000002; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:3986*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3986*FLEN/8, x4, x1, x2)

inst_1994:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000004 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000000004; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:3988*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3988*FLEN/8, x4, x1, x2)

inst_1995:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000008 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000000008; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:3990*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3990*FLEN/8, x4, x1, x2)

inst_1996:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000010 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000000010; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:3992*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3992*FLEN/8, x4, x1, x2)

inst_1997:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000020 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000000020; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:3994*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3994*FLEN/8, x4, x1, x2)

inst_1998:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000040 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000000040; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:3996*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3996*FLEN/8, x4, x1, x2)

inst_1999:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000080 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000000080; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:3998*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 3998*FLEN/8, x4, x1, x2)

inst_2000:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000100 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000000100; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4000*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4000*FLEN/8, x4, x1, x2)

inst_2001:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000200 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000000200; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4002*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4002*FLEN/8, x4, x1, x2)

inst_2002:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000400 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000000400; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4004*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4004*FLEN/8, x4, x1, x2)

inst_2003:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000800 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000000800; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4006*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4006*FLEN/8, x4, x1, x2)

inst_2004:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000001000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000001000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4008*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4008*FLEN/8, x4, x1, x2)

inst_2005:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000002000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000002000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4010*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4010*FLEN/8, x4, x1, x2)

inst_2006:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000004000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000004000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4012*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4012*FLEN/8, x4, x1, x2)

inst_2007:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000008000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000008000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4014*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4014*FLEN/8, x4, x1, x2)

inst_2008:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000010000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000010000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4016*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4016*FLEN/8, x4, x1, x2)

inst_2009:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000020000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000020000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4018*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4018*FLEN/8, x4, x1, x2)

inst_2010:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000040000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000040000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4020*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4020*FLEN/8, x4, x1, x2)

inst_2011:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000080000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000080000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4022*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4022*FLEN/8, x4, x1, x2)

inst_2012:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000100000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000100000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4024*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4024*FLEN/8, x4, x1, x2)

inst_2013:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000200000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000200000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4026*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4026*FLEN/8, x4, x1, x2)

inst_2014:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000400000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000400000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4028*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4028*FLEN/8, x4, x1, x2)

inst_2015:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000800000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000000800000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4030*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4030*FLEN/8, x4, x1, x2)

inst_2016:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000001000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000001000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4032*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4032*FLEN/8, x4, x1, x2)

inst_2017:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000002000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000002000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4034*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4034*FLEN/8, x4, x1, x2)

inst_2018:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000004000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000004000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4036*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4036*FLEN/8, x4, x1, x2)

inst_2019:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000008000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000008000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4038*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4038*FLEN/8, x4, x1, x2)

inst_2020:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000010000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000010000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4040*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4040*FLEN/8, x4, x1, x2)

inst_2021:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000020000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000020000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4042*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4042*FLEN/8, x4, x1, x2)

inst_2022:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000040000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000040000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4044*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4044*FLEN/8, x4, x1, x2)

inst_2023:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000080000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000080000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4046*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4046*FLEN/8, x4, x1, x2)

inst_2024:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000100000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000100000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4048*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4048*FLEN/8, x4, x1, x2)

inst_2025:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000200000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000200000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4050*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4050*FLEN/8, x4, x1, x2)

inst_2026:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000400000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000400000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4052*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4052*FLEN/8, x4, x1, x2)

inst_2027:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000800000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0000800000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4054*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4054*FLEN/8, x4, x1, x2)

inst_2028:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0001000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0001000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4056*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4056*FLEN/8, x4, x1, x2)

inst_2029:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0002000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0002000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4058*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4058*FLEN/8, x4, x1, x2)

inst_2030:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0004000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0004000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4060*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4060*FLEN/8, x4, x1, x2)

inst_2031:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0008000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0008000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4062*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4062*FLEN/8, x4, x1, x2)

inst_2032:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0010000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0010000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4064*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4064*FLEN/8, x4, x1, x2)

inst_2033:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0020000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0020000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4066*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4066*FLEN/8, x4, x1, x2)

inst_2034:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0040000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0040000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4068*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4068*FLEN/8, x4, x1, x2)

inst_2035:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0080000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0080000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4070*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4070*FLEN/8, x4, x1, x2)

inst_2036:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0100000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0100000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4072*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4072*FLEN/8, x4, x1, x2)

inst_2037:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0200000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0200000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4074*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4074*FLEN/8, x4, x1, x2)

inst_2038:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0400000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0400000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4076*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4076*FLEN/8, x4, x1, x2)

inst_2039:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0666666666666 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0666666666666; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4078*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4078*FLEN/8, x4, x1, x2)

inst_2040:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0800000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0800000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4080*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4080*FLEN/8, x4, x1, x2)

inst_2041:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0924924924924 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0924924924924; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4082*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4082*FLEN/8, x4, x1, x2)

inst_2042:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0cccccccccccc and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0cccccccccccc; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4084*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4084*FLEN/8, x4, x1, x2)

inst_2043:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0db6db6db6db6 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0db6db6db6db6; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4086*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4086*FLEN/8, x4, x1, x2)

inst_2044:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0eeeeeeeeeeee and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff0eeeeeeeeeeee; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4088*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4088*FLEN/8, x4, x1, x2)

inst_2045:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1000000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1000000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4090*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4090*FLEN/8, x4, x1, x2)

inst_2046:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1111111111111 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1111111111111; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4092*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4092*FLEN/8, x4, x1, x2)

inst_2047:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1333333333333 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1333333333333; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4094*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4094*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_17)

inst_2048:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x16db6db6db6db and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff16db6db6db6db; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4096*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4096*FLEN/8, x4, x1, x2)

inst_2049:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1800000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1800000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4098*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4098*FLEN/8, x4, x1, x2)

inst_2050:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x199999999999a and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff199999999999a; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4100*FLEN/8, x4, x1, x2)

inst_2051:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1b6db6db6db6e and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1b6db6db6db6e; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4102*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4102*FLEN/8, x4, x1, x2)

inst_2052:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1c00000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1c00000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4104*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4104*FLEN/8, x4, x1, x2)

inst_2053:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1e00000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1e00000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4106*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4106*FLEN/8, x4, x1, x2)

inst_2054:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1f00000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1f00000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4108*FLEN/8, x4, x1, x2)

inst_2055:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1f80000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1f80000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4110*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4110*FLEN/8, x4, x1, x2)

inst_2056:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fc0000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fc0000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4112*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4112*FLEN/8, x4, x1, x2)

inst_2057:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fe0000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fe0000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4114*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4114*FLEN/8, x4, x1, x2)

inst_2058:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ff0000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ff0000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4116*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4116*FLEN/8, x4, x1, x2)

inst_2059:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ff8000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ff8000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4118*FLEN/8, x4, x1, x2)

inst_2060:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffc000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffc000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4120*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4120*FLEN/8, x4, x1, x2)

inst_2061:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffe000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffe000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4122*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4122*FLEN/8, x4, x1, x2)

inst_2062:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fff000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fff000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4124*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4124*FLEN/8, x4, x1, x2)

inst_2063:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fff800000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fff800000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4126*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4126*FLEN/8, x4, x1, x2)

inst_2064:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffc00000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffc00000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4128*FLEN/8, x4, x1, x2)

inst_2065:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffe00000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffe00000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4130*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4130*FLEN/8, x4, x1, x2)

inst_2066:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffff00000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffff00000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4132*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4132*FLEN/8, x4, x1, x2)

inst_2067:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffff80000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffff80000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4134*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4134*FLEN/8, x4, x1, x2)

inst_2068:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffc0000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffffc0000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4136*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4136*FLEN/8, x4, x1, x2)

inst_2069:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffe0000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffffe0000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4138*FLEN/8, x4, x1, x2)

inst_2070:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffff0000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffff0000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4140*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4140*FLEN/8, x4, x1, x2)

inst_2071:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffff8000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffff8000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4142*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4142*FLEN/8, x4, x1, x2)

inst_2072:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffc000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffffc000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4144*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4144*FLEN/8, x4, x1, x2)

inst_2073:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffe000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffffe000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4146*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4146*FLEN/8, x4, x1, x2)

inst_2074:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffff000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffffff000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4148*FLEN/8, x4, x1, x2)

inst_2075:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffff800000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffffff800000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4150*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4150*FLEN/8, x4, x1, x2)

inst_2076:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffc00000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffffffc00000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4152*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4152*FLEN/8, x4, x1, x2)

inst_2077:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffe00000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffffffe00000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4154*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4154*FLEN/8, x4, x1, x2)

inst_2078:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffff00000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffffff00000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4156*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4156*FLEN/8, x4, x1, x2)

inst_2079:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffff80000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffffff80000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4158*FLEN/8, x4, x1, x2)

inst_2080:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffc0000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffffffc0000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4160*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4160*FLEN/8, x4, x1, x2)

inst_2081:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffe0000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffffffe0000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4162*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4162*FLEN/8, x4, x1, x2)

inst_2082:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffff0000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffffffff0000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4164*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4164*FLEN/8, x4, x1, x2)

inst_2083:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffff8000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffffffff8000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4166*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4166*FLEN/8, x4, x1, x2)

inst_2084:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffffc000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffffffffc000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4168*FLEN/8, x4, x1, x2)

inst_2085:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffffe000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffffffffe000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4170*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4170*FLEN/8, x4, x1, x2)

inst_2086:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffff000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffffffff000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4172*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4172*FLEN/8, x4, x1, x2)

inst_2087:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffff800 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffffffff800; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4174*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4174*FLEN/8, x4, x1, x2)

inst_2088:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffffc00 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffffffffc00; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4176*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4176*FLEN/8, x4, x1, x2)

inst_2089:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffffe00 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffffffffe00; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4178*FLEN/8, x4, x1, x2)

inst_2090:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffffff00 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffffffffff00; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4180*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4180*FLEN/8, x4, x1, x2)

inst_2091:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffffff80 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffffffffff80; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4182*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4182*FLEN/8, x4, x1, x2)

inst_2092:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffffffc0 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffffffffffc0; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4184*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4184*FLEN/8, x4, x1, x2)

inst_2093:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffffffe0 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffffffffffe0; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4186*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4186*FLEN/8, x4, x1, x2)

inst_2094:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffffff0 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffffffffff0; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4188*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4188*FLEN/8, x4, x1, x2)

inst_2095:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffffff8 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffffffffff8; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4190*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4190*FLEN/8, x4, x1, x2)

inst_2096:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffffffc and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffffffffffc; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4192*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4192*FLEN/8, x4, x1, x2)

inst_2097:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1fffffffffffe and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1fffffffffffe; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4194*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4194*FLEN/8, x4, x1, x2)

inst_2098:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1ffffffffffff and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff1ffffffffffff; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4196*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4196*FLEN/8, x4, x1, x2)

inst_2099:
// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x2000000000000 and fs2 == 1 and fe2 == 0x3f8 and fm2 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xbff2000000000000; op2val:0xbf80000000000000;
   valaddr_reg:x3; val_offset:4198*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4198*FLEN/8, x4, x1, x2)

inst_2100:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4200*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4200*FLEN/8, x4, x1, x2)

inst_2101:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000002 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000000002; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4202*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4202*FLEN/8, x4, x1, x2)

inst_2102:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000004 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000000004; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4204*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4204*FLEN/8, x4, x1, x2)

inst_2103:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000008 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000000008; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4206*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4206*FLEN/8, x4, x1, x2)

inst_2104:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000010 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000000010; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4208*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4208*FLEN/8, x4, x1, x2)

inst_2105:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000020 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000000020; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4210*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4210*FLEN/8, x4, x1, x2)

inst_2106:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000040 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000000040; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4212*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4212*FLEN/8, x4, x1, x2)

inst_2107:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000080 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000000080; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4214*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4214*FLEN/8, x4, x1, x2)

inst_2108:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000100 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000000100; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4216*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4216*FLEN/8, x4, x1, x2)

inst_2109:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000200 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000000200; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4218*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4218*FLEN/8, x4, x1, x2)

inst_2110:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000400 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000000400; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4220*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4220*FLEN/8, x4, x1, x2)

inst_2111:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000000800 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000000800; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4222*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4222*FLEN/8, x4, x1, x2)

inst_2112:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000001000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000001000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4224*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4224*FLEN/8, x4, x1, x2)

inst_2113:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000002000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000002000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4226*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4226*FLEN/8, x4, x1, x2)

inst_2114:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000004000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000004000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4228*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4228*FLEN/8, x4, x1, x2)

inst_2115:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000008000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000008000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4230*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4230*FLEN/8, x4, x1, x2)

inst_2116:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000010000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000010000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4232*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4232*FLEN/8, x4, x1, x2)

inst_2117:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000020000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000020000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4234*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4234*FLEN/8, x4, x1, x2)

inst_2118:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000040000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000040000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4236*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4236*FLEN/8, x4, x1, x2)

inst_2119:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000080000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000080000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4238*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4238*FLEN/8, x4, x1, x2)

inst_2120:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000100000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000100000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4240*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4240*FLEN/8, x4, x1, x2)

inst_2121:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000200000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000200000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4242*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4242*FLEN/8, x4, x1, x2)

inst_2122:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000400000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000400000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4244*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4244*FLEN/8, x4, x1, x2)

inst_2123:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000000800000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000000800000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4246*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4246*FLEN/8, x4, x1, x2)

inst_2124:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000001000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000001000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4248*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4248*FLEN/8, x4, x1, x2)

inst_2125:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000002000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000002000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4250*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4250*FLEN/8, x4, x1, x2)

inst_2126:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000004000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000004000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4252*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4252*FLEN/8, x4, x1, x2)

inst_2127:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000008000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000008000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4254*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4254*FLEN/8, x4, x1, x2)

inst_2128:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000010000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000010000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4256*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4256*FLEN/8, x4, x1, x2)

inst_2129:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000020000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000020000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4258*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4258*FLEN/8, x4, x1, x2)

inst_2130:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000040000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000040000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4260*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4260*FLEN/8, x4, x1, x2)

inst_2131:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000080000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000080000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4262*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4262*FLEN/8, x4, x1, x2)

inst_2132:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000100000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000100000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4264*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4264*FLEN/8, x4, x1, x2)

inst_2133:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000200000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000200000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4266*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4266*FLEN/8, x4, x1, x2)

inst_2134:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000400000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000400000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4268*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4268*FLEN/8, x4, x1, x2)

inst_2135:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc000800000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc000800000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4270*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4270*FLEN/8, x4, x1, x2)

inst_2136:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc001000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc001000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4272*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4272*FLEN/8, x4, x1, x2)

inst_2137:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc002000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc002000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4274*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4274*FLEN/8, x4, x1, x2)

inst_2138:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc004000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc004000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4276*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4276*FLEN/8, x4, x1, x2)

inst_2139:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc008000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc008000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4278*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4278*FLEN/8, x4, x1, x2)

inst_2140:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc010000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc010000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4280*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4280*FLEN/8, x4, x1, x2)

inst_2141:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc020000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc020000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4282*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4282*FLEN/8, x4, x1, x2)

inst_2142:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc040000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc040000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4284*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4284*FLEN/8, x4, x1, x2)

inst_2143:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc080000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc080000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4286*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4286*FLEN/8, x4, x1, x2)

inst_2144:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc100000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc100000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4288*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4288*FLEN/8, x4, x1, x2)

inst_2145:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc200000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc200000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4290*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4290*FLEN/8, x4, x1, x2)

inst_2146:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc400000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc400000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4292*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4292*FLEN/8, x4, x1, x2)

inst_2147:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc666666666666 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc666666666666; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4294*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4294*FLEN/8, x4, x1, x2)

inst_2148:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc800000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc800000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4296*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4296*FLEN/8, x4, x1, x2)

inst_2149:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xc924924924924 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc924924924924; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4298*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4298*FLEN/8, x4, x1, x2)

inst_2150:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xccccccccccccc and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fccccccccccccc; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4300*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4300*FLEN/8, x4, x1, x2)

inst_2151:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xcdb6db6db6db6 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fcdb6db6db6db6; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4302*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4302*FLEN/8, x4, x1, x2)

inst_2152:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xceeeeeeeeeeee and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fceeeeeeeeeeee; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4304*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4304*FLEN/8, x4, x1, x2)

inst_2153:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xd000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fd000000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4306*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4306*FLEN/8, x4, x1, x2)

inst_2154:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xd111111111111 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fd111111111111; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4308*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4308*FLEN/8, x4, x1, x2)

inst_2155:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xd333333333333 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fd333333333333; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4310*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4310*FLEN/8, x4, x1, x2)

inst_2156:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xd6db6db6db6db and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fd6db6db6db6db; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4312*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4312*FLEN/8, x4, x1, x2)

inst_2157:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xd800000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fd800000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4314*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4314*FLEN/8, x4, x1, x2)

inst_2158:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xd99999999999a and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fd99999999999a; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4316*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4316*FLEN/8, x4, x1, x2)

inst_2159:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdb6db6db6db6e and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdb6db6db6db6e; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4318*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4318*FLEN/8, x4, x1, x2)

inst_2160:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdc00000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdc00000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4320*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4320*FLEN/8, x4, x1, x2)

inst_2161:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xde00000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fde00000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4322*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4322*FLEN/8, x4, x1, x2)

inst_2162:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdf00000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdf00000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4324*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4324*FLEN/8, x4, x1, x2)

inst_2163:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdf80000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdf80000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4326*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4326*FLEN/8, x4, x1, x2)

inst_2164:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfc0000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfc0000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4328*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4328*FLEN/8, x4, x1, x2)

inst_2165:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfe0000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfe0000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4330*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4330*FLEN/8, x4, x1, x2)

inst_2166:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdff0000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdff0000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4332*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4332*FLEN/8, x4, x1, x2)

inst_2167:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdff8000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdff8000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4334*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4334*FLEN/8, x4, x1, x2)

inst_2168:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffc000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffc000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4336*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4336*FLEN/8, x4, x1, x2)

inst_2169:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffe000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffe000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4338*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4338*FLEN/8, x4, x1, x2)

inst_2170:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfff000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfff000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4340*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4340*FLEN/8, x4, x1, x2)

inst_2171:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfff800000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfff800000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4342*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4342*FLEN/8, x4, x1, x2)

inst_2172:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffc00000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffc00000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4344*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4344*FLEN/8, x4, x1, x2)

inst_2173:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffe00000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffe00000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4346*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4346*FLEN/8, x4, x1, x2)

inst_2174:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffff00000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffff00000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4348*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4348*FLEN/8, x4, x1, x2)

inst_2175:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffff80000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffff80000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4350*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4350*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_18)

inst_2176:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffc0000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffffc0000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4352*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4352*FLEN/8, x4, x1, x2)

inst_2177:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffe0000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffffe0000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4354*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4354*FLEN/8, x4, x1, x2)

inst_2178:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffff0000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffff0000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4356*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4356*FLEN/8, x4, x1, x2)

inst_2179:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffff8000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffff8000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4358*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4358*FLEN/8, x4, x1, x2)

inst_2180:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffc000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffffc000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4360*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4360*FLEN/8, x4, x1, x2)

inst_2181:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffe000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffffe000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4362*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4362*FLEN/8, x4, x1, x2)

inst_2182:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffff000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffffff000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4364*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4364*FLEN/8, x4, x1, x2)

inst_2183:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffff800000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffffff800000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4366*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4366*FLEN/8, x4, x1, x2)

inst_2184:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffc00000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffffffc00000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4368*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4368*FLEN/8, x4, x1, x2)

inst_2185:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffe00000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffffffe00000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4370*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4370*FLEN/8, x4, x1, x2)

inst_2186:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffff00000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffffff00000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4372*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4372*FLEN/8, x4, x1, x2)

inst_2187:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffff80000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffffff80000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4374*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4374*FLEN/8, x4, x1, x2)

inst_2188:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffc0000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffffffc0000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4376*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4376*FLEN/8, x4, x1, x2)

inst_2189:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffe0000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffffffe0000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4378*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4378*FLEN/8, x4, x1, x2)

inst_2190:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffff0000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffffffff0000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4380*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4380*FLEN/8, x4, x1, x2)

inst_2191:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffff8000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffffffff8000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4382*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4382*FLEN/8, x4, x1, x2)

inst_2192:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffffc000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffffffffc000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4384*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4384*FLEN/8, x4, x1, x2)

inst_2193:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffffe000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffffffffe000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4386*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4386*FLEN/8, x4, x1, x2)

inst_2194:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffff000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffffffff000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4388*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4388*FLEN/8, x4, x1, x2)

inst_2195:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffff800 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffffffff800; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4390*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4390*FLEN/8, x4, x1, x2)

inst_2196:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffffc00 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffffffffc00; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4392*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4392*FLEN/8, x4, x1, x2)

inst_2197:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffffe00 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffffffffe00; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4394*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4394*FLEN/8, x4, x1, x2)

inst_2198:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffffff00 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffffffffff00; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4396*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4396*FLEN/8, x4, x1, x2)

inst_2199:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffffff80 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffffffffff80; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4398*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4398*FLEN/8, x4, x1, x2)

inst_2200:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffffffc0 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffffffffffc0; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4400*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4400*FLEN/8, x4, x1, x2)

inst_2201:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffffffe0 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffffffffffe0; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4402*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4402*FLEN/8, x4, x1, x2)

inst_2202:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffffff0 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffffffffff0; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4404*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4404*FLEN/8, x4, x1, x2)

inst_2203:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffffff8 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffffffffff8; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4406*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4406*FLEN/8, x4, x1, x2)

inst_2204:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffffffc and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffffffffffc; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4408*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4408*FLEN/8, x4, x1, x2)

inst_2205:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdfffffffffffe and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdfffffffffffe; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4410*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4410*FLEN/8, x4, x1, x2)

inst_2206:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xdffffffffffff and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fdffffffffffff; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4412*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4412*FLEN/8, x4, x1, x2)

inst_2207:
// fs1 == 1 and fe1 == 0x47f and fm1 == 0xe000000000000 and fs2 == 1 and fe2 == 0x7fe and fm2 == 0xfffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xc7fe000000000000; op2val:0xffefffffffffffff;
   valaddr_reg:x3; val_offset:4414*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4414*FLEN/8, x4, x1, x2)

inst_2208:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000000000;
   valaddr_reg:x3; val_offset:4416*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4416*FLEN/8, x4, x1, x2)

inst_2209:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000002 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000000002;
   valaddr_reg:x3; val_offset:4418*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4418*FLEN/8, x4, x1, x2)

inst_2210:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000004 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000000004;
   valaddr_reg:x3; val_offset:4420*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4420*FLEN/8, x4, x1, x2)

inst_2211:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000008 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000000008;
   valaddr_reg:x3; val_offset:4422*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4422*FLEN/8, x4, x1, x2)

inst_2212:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000010 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000000010;
   valaddr_reg:x3; val_offset:4424*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4424*FLEN/8, x4, x1, x2)

inst_2213:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000020 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000000020;
   valaddr_reg:x3; val_offset:4426*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4426*FLEN/8, x4, x1, x2)

inst_2214:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000040 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000000040;
   valaddr_reg:x3; val_offset:4428*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4428*FLEN/8, x4, x1, x2)

inst_2215:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000080 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000000080;
   valaddr_reg:x3; val_offset:4430*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4430*FLEN/8, x4, x1, x2)

inst_2216:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000100 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000000100;
   valaddr_reg:x3; val_offset:4432*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4432*FLEN/8, x4, x1, x2)

inst_2217:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000200 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000000200;
   valaddr_reg:x3; val_offset:4434*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4434*FLEN/8, x4, x1, x2)

inst_2218:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000400 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000000400;
   valaddr_reg:x3; val_offset:4436*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4436*FLEN/8, x4, x1, x2)

inst_2219:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000000800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000000800;
   valaddr_reg:x3; val_offset:4438*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4438*FLEN/8, x4, x1, x2)

inst_2220:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000001000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000001000;
   valaddr_reg:x3; val_offset:4440*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4440*FLEN/8, x4, x1, x2)

inst_2221:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000002000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000002000;
   valaddr_reg:x3; val_offset:4442*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4442*FLEN/8, x4, x1, x2)

inst_2222:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000004000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000004000;
   valaddr_reg:x3; val_offset:4444*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4444*FLEN/8, x4, x1, x2)

inst_2223:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000008000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000008000;
   valaddr_reg:x3; val_offset:4446*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4446*FLEN/8, x4, x1, x2)

inst_2224:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000010000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000010000;
   valaddr_reg:x3; val_offset:4448*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4448*FLEN/8, x4, x1, x2)

inst_2225:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000020000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000020000;
   valaddr_reg:x3; val_offset:4450*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4450*FLEN/8, x4, x1, x2)

inst_2226:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000040000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000040000;
   valaddr_reg:x3; val_offset:4452*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4452*FLEN/8, x4, x1, x2)

inst_2227:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000080000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000080000;
   valaddr_reg:x3; val_offset:4454*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4454*FLEN/8, x4, x1, x2)

inst_2228:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000100000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000100000;
   valaddr_reg:x3; val_offset:4456*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4456*FLEN/8, x4, x1, x2)

inst_2229:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000200000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000200000;
   valaddr_reg:x3; val_offset:4458*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4458*FLEN/8, x4, x1, x2)

inst_2230:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000400000;
   valaddr_reg:x3; val_offset:4460*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4460*FLEN/8, x4, x1, x2)

inst_2231:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000000800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000000800000;
   valaddr_reg:x3; val_offset:4462*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4462*FLEN/8, x4, x1, x2)

inst_2232:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000001000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000001000000;
   valaddr_reg:x3; val_offset:4464*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4464*FLEN/8, x4, x1, x2)

inst_2233:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000002000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000002000000;
   valaddr_reg:x3; val_offset:4466*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4466*FLEN/8, x4, x1, x2)

inst_2234:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000004000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000004000000;
   valaddr_reg:x3; val_offset:4468*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4468*FLEN/8, x4, x1, x2)

inst_2235:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000008000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000008000000;
   valaddr_reg:x3; val_offset:4470*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4470*FLEN/8, x4, x1, x2)

inst_2236:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000010000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000010000000;
   valaddr_reg:x3; val_offset:4472*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4472*FLEN/8, x4, x1, x2)

inst_2237:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000020000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000020000000;
   valaddr_reg:x3; val_offset:4474*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4474*FLEN/8, x4, x1, x2)

inst_2238:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000040000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000040000000;
   valaddr_reg:x3; val_offset:4476*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4476*FLEN/8, x4, x1, x2)

inst_2239:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000080000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000080000000;
   valaddr_reg:x3; val_offset:4478*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4478*FLEN/8, x4, x1, x2)

inst_2240:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000100000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000100000000;
   valaddr_reg:x3; val_offset:4480*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4480*FLEN/8, x4, x1, x2)

inst_2241:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000200000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000200000000;
   valaddr_reg:x3; val_offset:4482*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4482*FLEN/8, x4, x1, x2)

inst_2242:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000400000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000400000000;
   valaddr_reg:x3; val_offset:4484*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4484*FLEN/8, x4, x1, x2)

inst_2243:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc000800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc000800000000;
   valaddr_reg:x3; val_offset:4486*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4486*FLEN/8, x4, x1, x2)

inst_2244:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc001000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc001000000000;
   valaddr_reg:x3; val_offset:4488*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4488*FLEN/8, x4, x1, x2)

inst_2245:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc002000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc002000000000;
   valaddr_reg:x3; val_offset:4490*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4490*FLEN/8, x4, x1, x2)

inst_2246:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc004000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc004000000000;
   valaddr_reg:x3; val_offset:4492*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4492*FLEN/8, x4, x1, x2)

inst_2247:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc008000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc008000000000;
   valaddr_reg:x3; val_offset:4494*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4494*FLEN/8, x4, x1, x2)

inst_2248:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc010000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc010000000000;
   valaddr_reg:x3; val_offset:4496*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4496*FLEN/8, x4, x1, x2)

inst_2249:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc020000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc020000000000;
   valaddr_reg:x3; val_offset:4498*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4498*FLEN/8, x4, x1, x2)

inst_2250:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc040000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc040000000000;
   valaddr_reg:x3; val_offset:4500*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4500*FLEN/8, x4, x1, x2)

inst_2251:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc080000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc080000000000;
   valaddr_reg:x3; val_offset:4502*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4502*FLEN/8, x4, x1, x2)

inst_2252:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc100000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc100000000000;
   valaddr_reg:x3; val_offset:4504*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4504*FLEN/8, x4, x1, x2)

inst_2253:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc200000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc200000000000;
   valaddr_reg:x3; val_offset:4506*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4506*FLEN/8, x4, x1, x2)

inst_2254:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc400000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc400000000000;
   valaddr_reg:x3; val_offset:4508*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4508*FLEN/8, x4, x1, x2)

inst_2255:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc666666666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc666666666666;
   valaddr_reg:x3; val_offset:4510*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4510*FLEN/8, x4, x1, x2)

inst_2256:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc800000000000;
   valaddr_reg:x3; val_offset:4512*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4512*FLEN/8, x4, x1, x2)

inst_2257:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xc924924924924 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fc924924924924;
   valaddr_reg:x3; val_offset:4514*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4514*FLEN/8, x4, x1, x2)

inst_2258:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xccccccccccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fccccccccccccc;
   valaddr_reg:x3; val_offset:4516*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4516*FLEN/8, x4, x1, x2)

inst_2259:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xcdb6db6db6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fcdb6db6db6db6;
   valaddr_reg:x3; val_offset:4518*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4518*FLEN/8, x4, x1, x2)

inst_2260:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xceeeeeeeeeeee and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fceeeeeeeeeeee;
   valaddr_reg:x3; val_offset:4520*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4520*FLEN/8, x4, x1, x2)

inst_2261:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xd000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fd000000000000;
   valaddr_reg:x3; val_offset:4522*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4522*FLEN/8, x4, x1, x2)

inst_2262:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xd111111111111 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fd111111111111;
   valaddr_reg:x3; val_offset:4524*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4524*FLEN/8, x4, x1, x2)

inst_2263:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xd333333333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fd333333333333;
   valaddr_reg:x3; val_offset:4526*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4526*FLEN/8, x4, x1, x2)

inst_2264:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xd6db6db6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fd6db6db6db6db;
   valaddr_reg:x3; val_offset:4528*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4528*FLEN/8, x4, x1, x2)

inst_2265:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xd800000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fd800000000000;
   valaddr_reg:x3; val_offset:4530*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4530*FLEN/8, x4, x1, x2)

inst_2266:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xd99999999999a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fd99999999999a;
   valaddr_reg:x3; val_offset:4532*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4532*FLEN/8, x4, x1, x2)

inst_2267:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdb6db6db6db6e and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdb6db6db6db6e;
   valaddr_reg:x3; val_offset:4534*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4534*FLEN/8, x4, x1, x2)

inst_2268:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdc00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdc00000000000;
   valaddr_reg:x3; val_offset:4536*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4536*FLEN/8, x4, x1, x2)

inst_2269:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xde00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fde00000000000;
   valaddr_reg:x3; val_offset:4538*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4538*FLEN/8, x4, x1, x2)

inst_2270:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdf00000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdf00000000000;
   valaddr_reg:x3; val_offset:4540*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4540*FLEN/8, x4, x1, x2)

inst_2271:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdf80000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdf80000000000;
   valaddr_reg:x3; val_offset:4542*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4542*FLEN/8, x4, x1, x2)

inst_2272:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfc0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfc0000000000;
   valaddr_reg:x3; val_offset:4544*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4544*FLEN/8, x4, x1, x2)

inst_2273:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfe0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfe0000000000;
   valaddr_reg:x3; val_offset:4546*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4546*FLEN/8, x4, x1, x2)

inst_2274:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdff0000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdff0000000000;
   valaddr_reg:x3; val_offset:4548*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4548*FLEN/8, x4, x1, x2)

inst_2275:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdff8000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdff8000000000;
   valaddr_reg:x3; val_offset:4550*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4550*FLEN/8, x4, x1, x2)

inst_2276:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffc000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffc000000000;
   valaddr_reg:x3; val_offset:4552*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4552*FLEN/8, x4, x1, x2)

inst_2277:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffe000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffe000000000;
   valaddr_reg:x3; val_offset:4554*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4554*FLEN/8, x4, x1, x2)

inst_2278:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfff000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfff000000000;
   valaddr_reg:x3; val_offset:4556*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4556*FLEN/8, x4, x1, x2)

inst_2279:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfff800000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfff800000000;
   valaddr_reg:x3; val_offset:4558*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4558*FLEN/8, x4, x1, x2)

inst_2280:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffc00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffc00000000;
   valaddr_reg:x3; val_offset:4560*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4560*FLEN/8, x4, x1, x2)

inst_2281:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffe00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffe00000000;
   valaddr_reg:x3; val_offset:4562*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4562*FLEN/8, x4, x1, x2)

inst_2282:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffff00000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffff00000000;
   valaddr_reg:x3; val_offset:4564*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4564*FLEN/8, x4, x1, x2)

inst_2283:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffff80000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffff80000000;
   valaddr_reg:x3; val_offset:4566*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4566*FLEN/8, x4, x1, x2)

inst_2284:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffc0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffffc0000000;
   valaddr_reg:x3; val_offset:4568*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4568*FLEN/8, x4, x1, x2)

inst_2285:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffe0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffffe0000000;
   valaddr_reg:x3; val_offset:4570*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4570*FLEN/8, x4, x1, x2)

inst_2286:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffff0000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffff0000000;
   valaddr_reg:x3; val_offset:4572*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4572*FLEN/8, x4, x1, x2)

inst_2287:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffff8000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffff8000000;
   valaddr_reg:x3; val_offset:4574*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4574*FLEN/8, x4, x1, x2)

inst_2288:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffc000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffffc000000;
   valaddr_reg:x3; val_offset:4576*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4576*FLEN/8, x4, x1, x2)

inst_2289:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffe000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffffe000000;
   valaddr_reg:x3; val_offset:4578*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4578*FLEN/8, x4, x1, x2)

inst_2290:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffff000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffffff000000;
   valaddr_reg:x3; val_offset:4580*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4580*FLEN/8, x4, x1, x2)

inst_2291:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffff800000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffffff800000;
   valaddr_reg:x3; val_offset:4582*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4582*FLEN/8, x4, x1, x2)

inst_2292:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffc00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffffffc00000;
   valaddr_reg:x3; val_offset:4584*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4584*FLEN/8, x4, x1, x2)

inst_2293:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffffffe00000;
   valaddr_reg:x3; val_offset:4586*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4586*FLEN/8, x4, x1, x2)

inst_2294:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffffff00000;
   valaddr_reg:x3; val_offset:4588*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4588*FLEN/8, x4, x1, x2)

inst_2295:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffffff80000;
   valaddr_reg:x3; val_offset:4590*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4590*FLEN/8, x4, x1, x2)

inst_2296:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffc0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffffffc0000;
   valaddr_reg:x3; val_offset:4592*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4592*FLEN/8, x4, x1, x2)

inst_2297:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffe0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffffffe0000;
   valaddr_reg:x3; val_offset:4594*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4594*FLEN/8, x4, x1, x2)

inst_2298:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffff0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffffffff0000;
   valaddr_reg:x3; val_offset:4596*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4596*FLEN/8, x4, x1, x2)

inst_2299:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffff8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffffffff8000;
   valaddr_reg:x3; val_offset:4598*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4598*FLEN/8, x4, x1, x2)

inst_2300:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffffc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffffffffc000;
   valaddr_reg:x3; val_offset:4600*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4600*FLEN/8, x4, x1, x2)

inst_2301:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffffe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffffffffe000;
   valaddr_reg:x3; val_offset:4602*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4602*FLEN/8, x4, x1, x2)

inst_2302:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffffffff000;
   valaddr_reg:x3; val_offset:4604*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4604*FLEN/8, x4, x1, x2)

inst_2303:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffffffff800;
   valaddr_reg:x3; val_offset:4606*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4606*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_19)

inst_2304:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffffffffc00;
   valaddr_reg:x3; val_offset:4608*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4608*FLEN/8, x4, x1, x2)

inst_2305:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffffffffe00;
   valaddr_reg:x3; val_offset:4610*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4610*FLEN/8, x4, x1, x2)

inst_2306:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffffff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffffffffff00;
   valaddr_reg:x3; val_offset:4612*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4612*FLEN/8, x4, x1, x2)

inst_2307:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffffff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffffffffff80;
   valaddr_reg:x3; val_offset:4614*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4614*FLEN/8, x4, x1, x2)

inst_2308:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffffffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffffffffffc0;
   valaddr_reg:x3; val_offset:4616*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4616*FLEN/8, x4, x1, x2)

inst_2309:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffffffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffffffffffe0;
   valaddr_reg:x3; val_offset:4618*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4618*FLEN/8, x4, x1, x2)

inst_2310:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffffffffff0;
   valaddr_reg:x3; val_offset:4620*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4620*FLEN/8, x4, x1, x2)

inst_2311:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffffffffff8;
   valaddr_reg:x3; val_offset:4622*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4622*FLEN/8, x4, x1, x2)

inst_2312:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffffffffffc;
   valaddr_reg:x3; val_offset:4624*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4624*FLEN/8, x4, x1, x2)

inst_2313:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdfffffffffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdfffffffffffe;
   valaddr_reg:x3; val_offset:4626*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4626*FLEN/8, x4, x1, x2)

inst_2314:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xdffffffffffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fdffffffffffff;
   valaddr_reg:x3; val_offset:4628*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4628*FLEN/8, x4, x1, x2)

inst_2315:
// fs1 == 1 and fe1 == 0x7fe and fm1 == 0xfffffffffffff and fs2 == 1 and fe2 == 0x47f and fm2 == 0xe000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0xffefffffffffffff; op2val:0xc7fe000000000000;
   valaddr_reg:x3; val_offset:4630*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4630*FLEN/8, x4, x1, x2)

inst_2316:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x369 and fm2 == 0x6d601ad376ab9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x3696d601ad376ab9;
   valaddr_reg:x3; val_offset:4632*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4632*FLEN/8, x4, x1, x2)

inst_2317:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x369 and fm2 == 0xfffffffe00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x369fffffffe00000;
   valaddr_reg:x3; val_offset:4634*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4634*FLEN/8, x4, x1, x2)

inst_2318:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x36a and fm2 == 0xffffffff00000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x36affffffff00000;
   valaddr_reg:x3; val_offset:4636*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4636*FLEN/8, x4, x1, x2)

inst_2319:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and fs2 == 0 and fe2 == 0x36b and fm2 == 0xffffffff80000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmul.d ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x36bffffffff80000;
   valaddr_reg:x3; val_offset:4638*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2
*/
TEST_FPRR_OP(fmul.d, f31, f30, f29, dyn, 0, 0, x3, 4638*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(0,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3936146074319716352,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3945153273576030208,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3949656873203662848,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3954160472831164416,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3958664072458600448,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3963167672086003712,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3967671271713390592,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3972174871340769280,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3976678470968143872,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3981182070595516416,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3985685670222887936,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3990189269850258944,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3994692869477629696,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3999196469105000320,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4003700068732370880,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4008203668359741408,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4012707267987111920,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4015409427763534232,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4017210867614482424,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4017854238989821072,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4019913027390904728,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4020427724491175640,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4021113987291536860,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4021714467241852924,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4021714467241852928,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4022014707217010960,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4022615187167327026,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4023644581367868854,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4023966267055538176,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4024416627018275224,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4024931324118546138,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4025092166962380800,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4025655116915802112,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4025936591892512768,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026077329380868096,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026147698125045760,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026182882497134592,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026200474683179008,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026209270776201216,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026213668822712320,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026215867845967872,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026216967357595648,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026217517113409536,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026217791991316480,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026217929430269952,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026217998149746688,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218032509485056,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218049689354240,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218058279288832,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218062574256128,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218064721739776,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218065795481600,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066332352512,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066600787968,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066735005696,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066802114560,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066835668992,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066852446208,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066860834816,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066865029120,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066867126272,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066868174848,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066868699136,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066868961280,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869092352,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869157888,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869190656,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869207040,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869215232,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869219328,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869221376,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869222400,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869222912,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869223168,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869223296,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869223360,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869223392,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869223408,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869223416,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869223420,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869223422,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3933566627244108473,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3936146074319716352,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3940649673948135424,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3945153273576030208,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3949656873203662848,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3954160472831164416,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3958664072458600448,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3963167672086003712,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3967671271713390592,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3972174871340769280,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3976678470968143872,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3981182070595516416,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3985685670222887936,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3990189269850258944,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3994692869477629696,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3999196469105000320,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4003700068732370880,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4008203668359741408,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4012707267987111920,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4015409427763534232,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4017210867614482424,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4017854238989821072,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4019913027390904728,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4020427724491175640,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4021113987291536860,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4021714467241852924,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4021714467241852928,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4022014707217010960,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4022615187167327026,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4023644581367868854,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4023966267055538176,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4024416627018275224,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4024931324118546138,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4025092166962380800,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4025655116915802112,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4025936591892512768,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026077329380868096,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026147698125045760,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026182882497134592,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026200474683179008,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026209270776201216,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026213668822712320,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026215867845967872,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026216967357595648,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026217517113409536,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026217791991316480,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026217929430269952,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026217998149746688,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218032509485056,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218049689354240,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218058279288832,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218062574256128,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218064721739776,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218065795481600,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066332352512,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066600787968,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066735005696,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066802114560,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066835668992,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066852446208,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066860834816,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066865029120,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066867126272,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066868174848,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066868699136,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066868961280,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869092352,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869157888,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869190656,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869207040,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869215232,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869219328,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869221376,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869222400,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869222912,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869223168,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869223296,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869223360,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869223392,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869223408,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869223416,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869223420,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869223422,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3933566627244108473,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3936146074319716352,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3940649673948135424,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3945153273576030208,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3949656873203662848,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3954160472831164416,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3958664072458600448,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3963167672086003712,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3967671271713390592,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3972174871340769280,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3976678470968143872,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3981182070595516416,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3985685670222887936,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3990189269850258944,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3994692869477629696,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3999196469105000320,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4003700068732370880,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4008203668359741408,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4012707267987111920,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4015409427763534232,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4017210867614482424,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4017854238989821072,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4019913027390904728,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4020427724491175640,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4021113987291536860,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4021714467241852924,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4021714467241852928,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4022014707217010960,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4022615187167327026,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4023644581367868854,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4023966267055538176,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4024416627018275224,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4024931324118546138,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4025092166962380800,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4025655116915802112,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4025936591892512768,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026077329380868096,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026147698125045760,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026182882497134592,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026200474683179008,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026209270776201216,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026213668822712320,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026215867845967872,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026216967357595648,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026217517113409536,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026217791991316480,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026217929430269952,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026217998149746688,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218032509485056,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218049689354240,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218058279288832,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218062574256128,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218064721739776,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218065795481600,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066332352512,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066600787968,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066735005696,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066802114560,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066835668992,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066852446208,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066860834816,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066865029120,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066867126272,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066868174848,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066868699136,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066868961280,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869092352,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869157888,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869190656,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869207040,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869215232,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869219328,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869221376,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869222400,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869222912,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869223168,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869223296,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869223360,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869223392,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869223408,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869223416,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869223420,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869223422,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223424,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223425,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223427,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223431,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223439,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223455,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223487,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223551,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223679,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223935,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869224447,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869225471,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869227519,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869231615,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869239807,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869256191,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869288959,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869354495,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869485567,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869747711,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066870271999,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066871320575,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066873417727,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066877612031,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066886000639,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066902777855,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066936332287,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218067003441151,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218067137658879,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218067406094335,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218067942965247,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218069016707071,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218071164190719,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218075459158015,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218084049092607,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218101228961791,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218135588700159,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218204308176895,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218341747130367,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218616625037311,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026219166380851199,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026220265892478975,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026222464915734527,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026226862962245631,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026235659055267839,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026253251241312255,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026288435613401087,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026358804357578751,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026499541845934079,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026781016822644735,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4027118786794697523,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4027343966776066047,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4027504809619900708,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4028019506720171622,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4028148180995239350,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4028319746695329655,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4028469866682908671,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4028469866682908672,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4028619986670487688,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4028920226645645721,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4029434923745916635,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4029595766589751296,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4029820946571119820,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030078295121255277,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030158716543172608,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030440191519883264,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030580929008238592,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030651297752416256,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030686482124505088,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030704074310549504,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030712870403571712,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030717268450082816,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030719467473338368,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030720566984966144,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721116740780032,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721391618686976,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721529057640448,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721597777117184,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721632136855552,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721649316724736,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721657906659328,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721662201626624,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721664349110272,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721665422852096,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721665959723008,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666228158464,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666362376192,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666429485056,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666463039488,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666479816704,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666488205312,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666492399616,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666494496768,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666495545344,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496069632,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496331776,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496462848,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496528384,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496561152,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496577536,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496585728,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496589824,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496591872,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496592896,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593408,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593664,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593792,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593856,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593888,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593904,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593912,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593916,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593918,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593919,64,FLEN)
NAN_BOXED(3933566627244108473,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3933566627244108473,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3933566627244108473,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3936146074319716352,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3936146074319716352,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3936146074319716352,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3940649673948135424,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3940649673948135424,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3940649673948135424,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3945153273576030208,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3945153273576030208,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3945153273576030208,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3949656873203662848,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3949656873203662848,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3949656873203662848,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3954160472831164416,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3954160472831164416,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3954160472831164416,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3958664072458600448,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3958664072458600448,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3958664072458600448,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3963167672086003712,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3963167672086003712,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3963167672086003712,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3967671271713390592,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3967671271713390592,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3967671271713390592,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3972174871340769280,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3972174871340769280,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3972174871340769280,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3976678470968143872,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3976678470968143872,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3976678470968143872,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3981182070595516416,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3981182070595516416,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3981182070595516416,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3985685670222887936,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3985685670222887936,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3985685670222887936,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3990189269850258944,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3990189269850258944,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3990189269850258944,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3994692869477629696,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3994692869477629696,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3994692869477629696,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(3999196469105000320,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3999196469105000320,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(3999196469105000320,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4003700068732370880,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4003700068732370880,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4003700068732370880,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4008203668359741408,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4008203668359741408,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4008203668359741408,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4012707267987111920,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4012707267987111920,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4012707267987111920,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4015409427763534232,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4015409427763534232,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4015409427763534232,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4017210867614482424,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4017210867614482424,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4017210867614482424,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4017854238989821072,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4017854238989821072,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4017854238989821072,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4019913027390904728,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4019913027390904728,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4019913027390904728,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4020427724491175640,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4020427724491175640,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4020427724491175640,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4021113987291536860,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4021113987291536860,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4021113987291536860,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4021714467241852924,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4021714467241852924,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4021714467241852924,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4021714467241852928,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4021714467241852928,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4021714467241852928,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4022014707217010960,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4022014707217010960,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4022014707217010960,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4022615187167327026,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4022615187167327026,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4022615187167327026,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4023644581367868854,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4023644581367868854,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4023644581367868854,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4023966267055538176,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4023966267055538176,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4023966267055538176,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4024416627018275224,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4024416627018275224,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4024416627018275224,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4024931324118546138,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4024931324118546138,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4024931324118546138,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4025092166962380800,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4025092166962380800,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4025092166962380800,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4025655116915802112,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4025655116915802112,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4025655116915802112,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4025936591892512768,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4025936591892512768,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4025936591892512768,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026077329380868096,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026077329380868096,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026077329380868096,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026147698125045760,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026147698125045760,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026147698125045760,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026182882497134592,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026182882497134592,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026182882497134592,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026200474683179008,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026200474683179008,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026200474683179008,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026209270776201216,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026209270776201216,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026209270776201216,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026213668822712320,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026213668822712320,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026213668822712320,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026215867845967872,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026215867845967872,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026215867845967872,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026216967357595648,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026216967357595648,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026216967357595648,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026217517113409536,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026217517113409536,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026217517113409536,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026217791991316480,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026217791991316480,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026217791991316480,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026217929430269952,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026217929430269952,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026217929430269952,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026217998149746688,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026217998149746688,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026217998149746688,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218032509485056,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218032509485056,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218032509485056,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218049689354240,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218049689354240,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218049689354240,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218058279288832,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218058279288832,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218058279288832,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218062574256128,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218062574256128,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218062574256128,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218064721739776,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218064721739776,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218064721739776,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218065795481600,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218065795481600,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218065795481600,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066332352512,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066332352512,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066332352512,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066600787968,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066600787968,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066600787968,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066735005696,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066735005696,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066735005696,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066802114560,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066802114560,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066802114560,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066835668992,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066835668992,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066835668992,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066852446208,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066852446208,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066852446208,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066860834816,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066860834816,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066860834816,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066865029120,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066865029120,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066865029120,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066867126272,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066867126272,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066867126272,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066868174848,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066868174848,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066868174848,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066868699136,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066868699136,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066868699136,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066868961280,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066868961280,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066868961280,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869092352,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869092352,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869092352,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869157888,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869157888,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869157888,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869190656,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869190656,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869190656,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869207040,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869207040,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869207040,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869215232,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869215232,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869215232,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869219328,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869219328,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869219328,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869221376,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869221376,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869221376,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869222400,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869222400,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869222400,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869222912,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869222912,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869222912,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869223168,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869223168,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869223168,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869223296,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869223296,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869223296,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869223360,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869223360,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869223360,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869223392,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869223392,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869223392,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869223408,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869223408,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869223408,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869223416,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869223416,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869223416,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869223420,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869223420,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869223420,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869223422,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(4026218066869223422,64,FLEN)
NAN_BOXED(1,64,FLEN)
NAN_BOXED(4026218066869223422,64,FLEN)
NAN_BOXED(4503599627370495,64,FLEN)
NAN_BOXED(4026218066869223424,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223425,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223427,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223431,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223439,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223455,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223487,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223551,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223679,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869223935,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869224447,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869225471,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869227519,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869231615,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869239807,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869256191,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869288959,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869354495,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869485567,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066869747711,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066870271999,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066871320575,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066873417727,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066877612031,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066886000639,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066902777855,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218066936332287,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218067003441151,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218067137658879,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218067406094335,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218067942965247,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218069016707071,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218071164190719,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218075459158015,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218084049092607,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218101228961791,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218135588700159,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218204308176895,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218341747130367,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026218616625037311,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026219166380851199,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026220265892478975,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026222464915734527,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026226862962245631,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026235659055267839,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026253251241312255,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026288435613401087,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026358804357578751,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026499541845934079,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4026781016822644735,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4027118786794697523,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4027343966776066047,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4027504809619900708,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4028019506720171622,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4028148180995239350,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4028319746695329655,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4028469866682908671,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4028469866682908672,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4028619986670487688,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4028920226645645721,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4029434923745916635,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4029595766589751296,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4029820946571119820,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030078295121255277,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030158716543172608,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030440191519883264,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030580929008238592,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030651297752416256,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030686482124505088,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030704074310549504,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030712870403571712,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030717268450082816,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030719467473338368,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030720566984966144,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721116740780032,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721391618686976,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721529057640448,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721597777117184,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721632136855552,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721649316724736,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721657906659328,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721662201626624,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721664349110272,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721665422852096,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721665959723008,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666228158464,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666362376192,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666429485056,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666463039488,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666479816704,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666488205312,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666492399616,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666494496768,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666495545344,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496069632,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496331776,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496462848,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496528384,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496561152,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496577536,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496585728,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496589824,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496591872,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496592896,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593408,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593664,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593792,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593856,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593888,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593904,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593912,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593916,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593918,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4030721666496593919,64,FLEN)
NAN_BOXED(4503599627370496,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473966592,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473966594,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473966596,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473966600,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473966608,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473966624,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473966656,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473966720,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473966848,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473967104,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473967616,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473968640,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473970688,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473974784,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473982976,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473999360,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068474032128,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068474097664,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068474228736,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068474490880,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068475015168,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068476063744,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068478160896,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068482355200,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068490743808,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068507521024,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068541075456,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068608184320,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068742402048,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123069010837504,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123069547708416,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123070621450240,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123072768933888,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123077063901184,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123085653835776,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123102833704960,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123137193443328,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123205912920064,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123343351873536,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123618229780480,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611124167985594368,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611125267497222144,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611127466520477696,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611131864566988800,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611140660660011008,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611158252846055424,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611193437218144256,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611235658464650854,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611263805962321920,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611283911317801252,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611348248455335116,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611364332739718582,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611385778452229870,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611404543450677248,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611423308449124625,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611460838446019379,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611525175583553243,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611545280939032576,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611573428436703642,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611605597005470574,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611615649683210240,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611650834055299072,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611668426241343488,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611677222334365696,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611681620380876800,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611683819404132352,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611684918915760128,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611685468671574016,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611685743549480960,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611685880988434432,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611685949707911168,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611685984067649536,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686001247518720,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686009837453312,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686014132420608,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686016279904256,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686017353646080,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686017890516992,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018158952448,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018293170176,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018360279040,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018393833472,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018410610688,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018418999296,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018423193600,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018425290752,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018426339328,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018426863616,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427125760,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427256832,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427322368,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427355136,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427371520,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427379712,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427383808,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427385856,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427386880,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387392,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387648,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387776,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387840,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387872,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387888,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387896,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387900,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387902,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387903,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387904,64,FLEN)
NAN_BOXED(4611123068473966592,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473966594,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473966596,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473966600,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473966608,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473966624,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473966656,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473966720,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473966848,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473967104,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473967616,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473968640,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473970688,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473974784,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473982976,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068473999360,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068474032128,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068474097664,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068474228736,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068474490880,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068475015168,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068476063744,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068478160896,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068482355200,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068490743808,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068507521024,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068541075456,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068608184320,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123068742402048,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123069010837504,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123069547708416,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123070621450240,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123072768933888,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123077063901184,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123085653835776,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123102833704960,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123137193443328,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123205912920064,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123343351873536,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611123618229780480,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611124167985594368,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611125267497222144,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611127466520477696,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611131864566988800,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611140660660011008,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611158252846055424,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611193437218144256,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611235658464650854,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611263805962321920,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611283911317801252,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611348248455335116,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611364332739718582,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611385778452229870,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611404543450677248,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611423308449124625,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611460838446019379,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611525175583553243,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611545280939032576,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611573428436703642,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611605597005470574,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611615649683210240,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611650834055299072,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611668426241343488,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611677222334365696,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611681620380876800,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611683819404132352,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611684918915760128,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611685468671574016,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611685743549480960,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611685880988434432,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611685949707911168,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611685984067649536,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686001247518720,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686009837453312,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686014132420608,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686016279904256,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686017353646080,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686017890516992,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018158952448,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018293170176,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018360279040,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018393833472,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018410610688,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018418999296,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018423193600,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018425290752,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018426339328,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018426863616,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427125760,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427256832,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427322368,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427355136,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427371520,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427379712,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427383808,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427385856,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427386880,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387392,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387648,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387776,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387840,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387872,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387888,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387896,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387900,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387902,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387903,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(4611686018427387904,64,FLEN)
NAN_BOXED(4607182418800017408,64,FLEN)
NAN_BOXED(5187020870823968768,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823968770,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823968772,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823968776,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823968784,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823968800,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823968832,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823968896,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823969024,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823969280,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823969792,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823970816,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823972864,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823976960,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823985152,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870824001536,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870824034304,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870824099840,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870824230912,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870824493056,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870825017344,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870826065920,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870828163072,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870832357376,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870840745984,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870857523200,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870891077632,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870958186496,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020871092404224,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020871360839680,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020871897710592,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020872971452416,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020875118936064,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020879413903360,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020888003837952,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020905183707136,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020939543445504,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187021008262922240,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187021145701875712,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187021420579782656,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187021970335596544,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187023069847224320,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187025268870479872,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187029666916990976,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187038463010013184,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187056055196057600,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187091239568146432,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187133460814653030,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187161608312324096,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187181713667803428,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187246050805337292,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187262135089720758,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187283580802232046,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187302345800679424,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187321110799126801,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187358640796021555,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187422977933555419,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187443083289034752,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187471230786705818,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187503399355472750,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187513452033212416,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187548636405301248,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187566228591345664,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187575024684367872,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187579422730878976,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187581621754134528,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187582721265762304,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583271021576192,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583545899483136,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583683338436608,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583752057913344,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583786417651712,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583803597520896,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583812187455488,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583816482422784,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583818629906432,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583819703648256,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820240519168,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820508954624,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820643172352,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820710281216,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820743835648,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820760612864,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820769001472,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820773195776,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820775292928,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820776341504,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820776865792,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777127936,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777259008,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777324544,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777357312,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777373696,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777381888,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777385984,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777388032,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777389056,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777389568,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777389824,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777389952,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777390016,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777390048,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777390064,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777390072,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777390076,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777390078,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777390079,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777390080,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823968768,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823968770,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823968772,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823968776,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823968784,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823968800,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823968832,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823968896,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823969024,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823969280,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823969792,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823970816,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823972864,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823976960,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870823985152,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870824001536,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870824034304,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870824099840,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870824230912,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870824493056,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870825017344,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870826065920,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870828163072,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870832357376,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870840745984,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870857523200,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870891077632,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020870958186496,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020871092404224,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020871360839680,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020871897710592,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020872971452416,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020875118936064,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020879413903360,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020888003837952,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020905183707136,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187020939543445504,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187021008262922240,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187021145701875712,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187021420579782656,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187021970335596544,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187023069847224320,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187025268870479872,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187029666916990976,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187038463010013184,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187056055196057600,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187091239568146432,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187133460814653030,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187161608312324096,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187181713667803428,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187246050805337292,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187262135089720758,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187283580802232046,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187302345800679424,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187321110799126801,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187358640796021555,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187422977933555419,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187443083289034752,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187471230786705818,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187503399355472750,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187513452033212416,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187548636405301248,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187566228591345664,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187575024684367872,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187579422730878976,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187581621754134528,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187582721265762304,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583271021576192,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583545899483136,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583683338436608,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583752057913344,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583786417651712,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583803597520896,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583812187455488,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583816482422784,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583818629906432,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583819703648256,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820240519168,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820508954624,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820643172352,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820710281216,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820743835648,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820760612864,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820769001472,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820773195776,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820775292928,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820776341504,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820776865792,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777127936,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777259008,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777324544,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777357312,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777373696,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777381888,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777385984,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777388032,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777389056,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777389568,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777389824,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777389952,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777390016,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777390048,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777390064,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777390072,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777390076,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777390078,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777390079,64,FLEN)
NAN_BOXED(9218868437227405311,64,FLEN)
NAN_BOXED(5187583820777390080,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13156938664098884281,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13159518111174492160,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13164021710802911232,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13168525310430806016,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13173028910058438656,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13177532509685940224,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13182036109313376256,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13186539708940779520,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13191043308568166400,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13195546908195545088,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13200050507822919680,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13204554107450292224,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13209057707077663744,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13213561306705034752,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13218064906332405504,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13222568505959776128,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13227072105587146688,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13231575705214517216,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13236079304841887728,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13238781464618310040,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13240582904469258232,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13241226275844596880,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13243285064245680536,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13243799761345951448,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13244486024146312668,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13245086504096628732,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13245086504096628736,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13245386744071786768,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13245987224022102834,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13247016618222644662,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13247338303910313984,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13247788663873051032,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13248303360973321946,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13248464203817156608,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249027153770577920,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249308628747288576,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249449366235643904,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249519734979821568,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249554919351910400,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249572511537954816,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249581307630977024,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249585705677488128,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249587904700743680,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249589004212371456,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249589553968185344,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249589828846092288,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249589966285045760,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590035004522496,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590069364260864,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590086544130048,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590095134064640,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590099429031936,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590101576515584,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590102650257408,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103187128320,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103455563776,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103589781504,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103656890368,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103690444800,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103707222016,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103715610624,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103719804928,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103721902080,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103722950656,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723474944,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723737088,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723868160,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723933696,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723966464,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723982848,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723991040,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723995136,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723997184,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723998208,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723998720,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723998976,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723999104,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723999168,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723999200,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723999216,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723999224,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723999228,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723999230,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13156938664098884281,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13159518111174492160,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13164021710802911232,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13168525310430806016,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13173028910058438656,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13177532509685940224,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13182036109313376256,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13186539708940779520,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13191043308568166400,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13195546908195545088,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13200050507822919680,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13204554107450292224,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13209057707077663744,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13213561306705034752,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13218064906332405504,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13222568505959776128,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13227072105587146688,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13231575705214517216,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13236079304841887728,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13238781464618310040,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13240582904469258232,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13241226275844596880,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13243285064245680536,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13243799761345951448,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13244486024146312668,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13245086504096628732,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13245086504096628736,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13245386744071786768,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13245987224022102834,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13247016618222644662,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13247338303910313984,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13247788663873051032,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13248303360973321946,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13248464203817156608,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249027153770577920,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249308628747288576,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249449366235643904,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249519734979821568,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249554919351910400,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249572511537954816,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249581307630977024,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249585705677488128,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249587904700743680,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249589004212371456,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249589553968185344,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249589828846092288,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249589966285045760,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590035004522496,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590069364260864,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590086544130048,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590095134064640,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590099429031936,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590101576515584,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590102650257408,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103187128320,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103455563776,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103589781504,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103656890368,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103690444800,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103707222016,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103715610624,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103719804928,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103721902080,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103722950656,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723474944,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723737088,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723868160,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723933696,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723966464,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723982848,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723991040,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723995136,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723997184,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723998208,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723998720,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723998976,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723999104,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723999168,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723999200,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723999216,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723999224,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723999228,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723999230,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13156938664098884281,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13159518111174492160,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13164021710802911232,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13168525310430806016,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13173028910058438656,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13177532509685940224,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13182036109313376256,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13186539708940779520,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13191043308568166400,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13195546908195545088,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13200050507822919680,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13204554107450292224,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13209057707077663744,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13213561306705034752,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13218064906332405504,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13222568505959776128,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13227072105587146688,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13231575705214517216,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13236079304841887728,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13238781464618310040,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13240582904469258232,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13241226275844596880,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13243285064245680536,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13243799761345951448,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13244486024146312668,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13245086504096628732,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13245086504096628736,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13245386744071786768,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13245987224022102834,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13247016618222644662,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13247338303910313984,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13247788663873051032,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13248303360973321946,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13248464203817156608,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249027153770577920,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249308628747288576,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249449366235643904,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249519734979821568,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249554919351910400,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249572511537954816,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249581307630977024,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249585705677488128,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249587904700743680,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249589004212371456,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249589553968185344,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249589828846092288,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249589966285045760,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590035004522496,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590069364260864,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590086544130048,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590095134064640,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590099429031936,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590101576515584,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590102650257408,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103187128320,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103455563776,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103589781504,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103656890368,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103690444800,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103707222016,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103715610624,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103719804928,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103721902080,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103722950656,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723474944,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723737088,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723868160,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723933696,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723966464,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723982848,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723991040,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723995136,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723997184,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723998208,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723998720,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723998976,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723999104,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723999168,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723999200,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723999216,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723999224,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723999228,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723999230,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999232,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999233,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999235,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999239,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999247,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999263,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999295,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999359,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999487,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999743,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724000255,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724001279,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724003327,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724007423,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724015615,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724031999,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724064767,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724130303,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724261375,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724523519,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103725047807,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103726096383,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103728193535,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103732387839,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103740776447,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103757553663,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103791108095,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103858216959,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103992434687,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590104260870143,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590104797741055,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590105871482879,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590108018966527,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590112313933823,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590120903868415,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590138083737599,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590172443475967,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590241162952703,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590378601906175,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590653479813119,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249591203235627007,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249592302747254783,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249594501770510335,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249598899817021439,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249607695910043647,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249625288096088063,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249660472468176895,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249730841212354559,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249871578700709887,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13250153053677420543,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13250490823649473331,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13250716003630841855,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13250876846474676516,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13251391543574947430,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13251520217850015158,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13251691783550105463,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13251841903537684479,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13251841903537684480,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13251992023525263496,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13252292263500421529,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13252806960600692443,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13252967803444527104,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13253192983425895628,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13253450331976031085,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13253530753397948416,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13253812228374659072,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13253952965863014400,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254023334607192064,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254058518979280896,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254076111165325312,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254084907258347520,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254089305304858624,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254091504328114176,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254092603839741952,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093153595555840,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093428473462784,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093565912416256,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093634631892992,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093668991631360,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093686171500544,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093694761435136,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093699056402432,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093701203886080,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093702277627904,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093702814498816,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703082934272,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703217152000,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703284260864,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703317815296,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703334592512,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703342981120,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703347175424,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703349272576,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703350321152,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703350845440,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351107584,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351238656,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351304192,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351336960,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351353344,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351361536,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351365632,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351367680,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351368704,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369216,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369472,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369600,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369664,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369696,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369712,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369720,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369724,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369726,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369727,64,FLEN)
NAN_BOXED(13156938664098884281,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13156938664098884281,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13156938664098884281,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13159518111174492160,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13159518111174492160,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13159518111174492160,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13164021710802911232,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13164021710802911232,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13164021710802911232,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13168525310430806016,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13168525310430806016,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13168525310430806016,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13173028910058438656,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13173028910058438656,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13173028910058438656,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13177532509685940224,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13177532509685940224,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13177532509685940224,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13182036109313376256,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13182036109313376256,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13182036109313376256,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13186539708940779520,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13186539708940779520,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13186539708940779520,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13191043308568166400,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13191043308568166400,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13191043308568166400,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13195546908195545088,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13195546908195545088,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13195546908195545088,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13200050507822919680,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13200050507822919680,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13200050507822919680,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13204554107450292224,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13204554107450292224,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13204554107450292224,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13209057707077663744,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13209057707077663744,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13209057707077663744,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13213561306705034752,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13213561306705034752,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13213561306705034752,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13218064906332405504,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13218064906332405504,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13218064906332405504,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13222568505959776128,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13222568505959776128,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13222568505959776128,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13227072105587146688,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13227072105587146688,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13227072105587146688,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13231575705214517216,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13231575705214517216,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13231575705214517216,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13236079304841887728,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13236079304841887728,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13236079304841887728,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13238781464618310040,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13238781464618310040,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13238781464618310040,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13240582904469258232,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13240582904469258232,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13240582904469258232,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13241226275844596880,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13241226275844596880,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13241226275844596880,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13243285064245680536,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13243285064245680536,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13243285064245680536,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13243799761345951448,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13243799761345951448,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13243799761345951448,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13244486024146312668,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13244486024146312668,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13244486024146312668,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13245086504096628732,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13245086504096628732,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13245086504096628732,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13245086504096628736,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13245086504096628736,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13245086504096628736,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13245386744071786768,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13245386744071786768,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13245386744071786768,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13245987224022102834,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13245987224022102834,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13245987224022102834,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13247016618222644662,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13247016618222644662,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13247016618222644662,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13247338303910313984,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13247338303910313984,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13247338303910313984,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13247788663873051032,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13247788663873051032,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13247788663873051032,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13248303360973321946,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13248303360973321946,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13248303360973321946,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13248464203817156608,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13248464203817156608,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13248464203817156608,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249027153770577920,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249027153770577920,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249027153770577920,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249308628747288576,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249308628747288576,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249308628747288576,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249449366235643904,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249449366235643904,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249449366235643904,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249519734979821568,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249519734979821568,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249519734979821568,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249554919351910400,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249554919351910400,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249554919351910400,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249572511537954816,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249572511537954816,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249572511537954816,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249581307630977024,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249581307630977024,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249581307630977024,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249585705677488128,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249585705677488128,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249585705677488128,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249587904700743680,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249587904700743680,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249587904700743680,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249589004212371456,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249589004212371456,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249589004212371456,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249589553968185344,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249589553968185344,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249589553968185344,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249589828846092288,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249589828846092288,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249589828846092288,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249589966285045760,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249589966285045760,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249589966285045760,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590035004522496,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590035004522496,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590035004522496,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590069364260864,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590069364260864,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590069364260864,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590086544130048,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590086544130048,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590086544130048,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590095134064640,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590095134064640,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590095134064640,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590099429031936,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590099429031936,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590099429031936,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590101576515584,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590101576515584,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590101576515584,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590102650257408,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590102650257408,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590102650257408,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103187128320,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103187128320,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103187128320,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103455563776,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103455563776,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103455563776,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103589781504,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103589781504,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103589781504,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103656890368,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103656890368,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103656890368,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103690444800,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103690444800,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103690444800,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103707222016,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103707222016,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103707222016,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103715610624,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103715610624,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103715610624,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103719804928,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103719804928,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103719804928,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103721902080,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103721902080,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103721902080,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103722950656,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103722950656,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103722950656,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723474944,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723474944,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723474944,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723737088,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723737088,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723737088,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723868160,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723868160,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723868160,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723933696,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723933696,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723933696,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723966464,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723966464,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723966464,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723982848,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723982848,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723982848,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723991040,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723991040,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723991040,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723995136,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723995136,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723995136,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723997184,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723997184,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723997184,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723998208,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723998208,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723998208,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723998720,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723998720,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723998720,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723998976,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723998976,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723998976,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723999104,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723999104,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723999104,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723999168,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723999168,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723999168,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723999200,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723999200,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723999200,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723999216,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723999216,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723999216,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723999224,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723999224,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723999224,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723999228,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723999228,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723999228,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723999230,64,FLEN)
NAN_BOXED(9223372036854775808,64,FLEN)
NAN_BOXED(13249590103723999230,64,FLEN)
NAN_BOXED(9223372036854775809,64,FLEN)
NAN_BOXED(13249590103723999230,64,FLEN)
NAN_BOXED(9227875636482146303,64,FLEN)
NAN_BOXED(13249590103723999232,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999233,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999235,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999239,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999247,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999263,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999295,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999359,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999487,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103723999743,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724000255,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724001279,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724003327,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724007423,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724015615,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724031999,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724064767,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724130303,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724261375,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103724523519,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103725047807,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103726096383,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103728193535,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103732387839,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103740776447,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103757553663,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103791108095,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103858216959,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590103992434687,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590104260870143,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590104797741055,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590105871482879,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590108018966527,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590112313933823,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590120903868415,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590138083737599,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590172443475967,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590241162952703,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590378601906175,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249590653479813119,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249591203235627007,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249592302747254783,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249594501770510335,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249598899817021439,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249607695910043647,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249625288096088063,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249660472468176895,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249730841212354559,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13249871578700709887,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13250153053677420543,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13250490823649473331,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13250716003630841855,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13250876846474676516,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13251391543574947430,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13251520217850015158,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13251691783550105463,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13251841903537684479,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13251841903537684480,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13251992023525263496,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13252292263500421529,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13252806960600692443,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13252967803444527104,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13253192983425895628,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13253450331976031085,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13253530753397948416,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13253812228374659072,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13253952965863014400,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254023334607192064,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254058518979280896,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254076111165325312,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254084907258347520,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254089305304858624,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254091504328114176,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254092603839741952,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093153595555840,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093428473462784,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093565912416256,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093634631892992,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093668991631360,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093686171500544,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093694761435136,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093699056402432,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093701203886080,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093702277627904,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093702814498816,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703082934272,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703217152000,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703284260864,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703317815296,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703334592512,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703342981120,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703347175424,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703349272576,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703350321152,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703350845440,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351107584,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351238656,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351304192,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351336960,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351353344,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351361536,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351365632,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351367680,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351368704,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369216,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369472,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369600,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369664,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369696,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369712,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369720,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369724,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369726,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13254093703351369727,64,FLEN)
NAN_BOXED(9227875636482146304,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793216,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793218,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793220,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793224,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793232,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793248,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793280,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793344,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793472,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793728,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654794240,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654795264,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654797312,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654801408,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654809600,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654825984,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654858752,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654924288,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455655055360,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455655317504,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455655841792,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455656890368,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455658987520,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455663181824,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455671570432,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455688347648,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455721902080,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455789010944,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455923228672,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554456191664128,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554456728535040,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554457802276864,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554459949760512,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554464244727808,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554472834662400,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554490014531584,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554524374269952,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554593093746688,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554730532700160,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830555005410607104,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830555555166420992,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830556654678048768,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830558853701304320,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830563251747815424,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830572047840837632,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830589640026882048,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830624824398970880,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830667045645477478,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830695193143148544,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830715298498627876,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830779635636161740,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830795719920545206,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830817165633056494,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830835930631503872,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830854695629951249,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830892225626846003,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830956562764379867,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830976668119859200,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831004815617530266,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831036984186297198,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831047036864036864,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831082221236125696,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831099813422170112,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831108609515192320,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831113007561703424,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831115206584958976,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831116306096586752,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831116855852400640,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117130730307584,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117268169261056,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117336888737792,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117371248476160,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117388428345344,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117397018279936,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117401313247232,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117403460730880,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117404534472704,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405071343616,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405339779072,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405473996800,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405541105664,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405574660096,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405591437312,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405599825920,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405604020224,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405606117376,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405607165952,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405607690240,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405607952384,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608083456,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608148992,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608181760,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608198144,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608206336,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608210432,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608212480,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608213504,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214016,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214272,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214400,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214464,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214496,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214512,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214520,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214524,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214526,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214527,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214528,64,FLEN)
NAN_BOXED(13830554455654793216,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793218,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793220,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793224,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793232,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793248,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793280,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793344,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793472,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654793728,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654794240,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654795264,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654797312,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654801408,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654809600,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654825984,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654858752,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455654924288,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455655055360,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455655317504,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455655841792,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455656890368,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455658987520,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455663181824,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455671570432,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455688347648,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455721902080,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455789010944,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554455923228672,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554456191664128,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554456728535040,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554457802276864,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554459949760512,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554464244727808,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554472834662400,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554490014531584,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554524374269952,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554593093746688,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830554730532700160,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830555005410607104,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830555555166420992,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830556654678048768,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830558853701304320,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830563251747815424,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830572047840837632,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830589640026882048,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830624824398970880,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830667045645477478,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830695193143148544,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830715298498627876,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830779635636161740,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830795719920545206,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830817165633056494,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830835930631503872,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830854695629951249,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830892225626846003,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830956562764379867,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13830976668119859200,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831004815617530266,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831036984186297198,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831047036864036864,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831082221236125696,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831099813422170112,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831108609515192320,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831113007561703424,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831115206584958976,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831116306096586752,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831116855852400640,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117130730307584,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117268169261056,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117336888737792,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117371248476160,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117388428345344,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117397018279936,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117401313247232,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117403460730880,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117404534472704,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405071343616,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405339779072,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405473996800,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405541105664,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405574660096,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405591437312,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405599825920,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405604020224,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405606117376,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405607165952,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405607690240,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405607952384,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608083456,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608148992,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608181760,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608198144,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608206336,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608210432,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608212480,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608213504,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214016,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214272,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214400,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214464,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214496,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214512,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214520,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214524,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214526,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214527,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(13831117405608214528,64,FLEN)
NAN_BOXED(13799029258263199744,64,FLEN)
NAN_BOXED(14410392907678744576,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678744578,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678744580,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678744584,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678744592,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678744608,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678744640,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678744704,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678744832,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678745088,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678745600,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678746624,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678748672,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678752768,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678760960,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678777344,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678810112,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678875648,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907679006720,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907679268864,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907679793152,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907680841728,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907682938880,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907687133184,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907695521792,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907712299008,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907745853440,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907812962304,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907947180032,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392908215615488,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392908752486400,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392909826228224,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392911973711872,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392916268679168,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392924858613760,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392942038482944,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392976398221312,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410393045117698048,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410393182556651520,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410393457434558464,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410394007190372352,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410395106702000128,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410397305725255680,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410401703771766784,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410410499864788992,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410428092050833408,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410463276422922240,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410505497669428838,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410533645167099904,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410553750522579236,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410618087660113100,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410634171944496566,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410655617657007854,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410674382655455232,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410693147653902609,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410730677650797363,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410795014788331227,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410815120143810560,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410843267641481626,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410875436210248558,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410885488887988224,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410920673260077056,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410938265446121472,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410947061539143680,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410951459585654784,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410953658608910336,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410954758120538112,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955307876352000,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955582754258944,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955720193212416,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955788912689152,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955823272427520,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955840452296704,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955849042231296,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955853337198592,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955855484682240,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955856558424064,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857095294976,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857363730432,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857497948160,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857565057024,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857598611456,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857615388672,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857623777280,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857627971584,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857630068736,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857631117312,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857631641600,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857631903744,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632034816,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632100352,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632133120,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632149504,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632157696,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632161792,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632163840,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632164864,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165376,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165632,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165760,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165824,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165856,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165872,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165880,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165884,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165886,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165887,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165888,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678744576,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678744578,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678744580,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678744584,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678744592,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678744608,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678744640,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678744704,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678744832,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678745088,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678745600,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678746624,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678748672,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678752768,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678760960,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678777344,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678810112,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907678875648,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907679006720,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907679268864,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907679793152,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907680841728,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907682938880,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907687133184,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907695521792,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907712299008,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907745853440,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907812962304,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392907947180032,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392908215615488,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392908752486400,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392909826228224,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392911973711872,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392916268679168,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392924858613760,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392942038482944,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410392976398221312,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410393045117698048,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410393182556651520,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410393457434558464,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410394007190372352,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410395106702000128,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410397305725255680,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410401703771766784,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410410499864788992,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410428092050833408,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410463276422922240,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410505497669428838,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410533645167099904,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410553750522579236,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410618087660113100,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410634171944496566,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410655617657007854,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410674382655455232,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410693147653902609,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410730677650797363,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410795014788331227,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410815120143810560,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410843267641481626,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410875436210248558,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410885488887988224,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410920673260077056,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410938265446121472,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410947061539143680,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410951459585654784,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410953658608910336,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410954758120538112,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955307876352000,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955582754258944,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955720193212416,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955788912689152,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955823272427520,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955840452296704,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955849042231296,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955853337198592,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955855484682240,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955856558424064,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857095294976,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857363730432,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857497948160,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857565057024,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857598611456,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857615388672,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857623777280,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857627971584,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857630068736,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857631117312,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857631641600,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857631903744,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632034816,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632100352,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632133120,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632149504,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632157696,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632161792,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632163840,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632164864,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165376,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165632,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165760,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165824,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165856,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165872,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165880,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165884,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165886,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165887,64,FLEN)
NAN_BOXED(18442240474082181119,64,FLEN)
NAN_BOXED(14410955857632165888,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3933566627244108473,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3936146074319716352,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3940649673948135424,64,FLEN)
NAN_BOXED(0,64,FLEN)
NAN_BOXED(3945153273576030208,64,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_12:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_13:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_14:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_15:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_16:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_17:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_18:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_19:
    .fill 32*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
