<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - uz_datatype_conv_En18_to_15_src_uz_datatype_conv_En18_to_15.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../uz_datatype_conv_En18_to_15_src_uz_datatype_conv_En18_to_15.vhd" target="rtwreport_document_frame" id="linkToText_plain">uz_datatype_conv_En18_to_15_src_uz_datatype_conv_En18_to_15.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\uz_typeconv_27En18_to27En15\uz_datatype_conv_En18_to_15_src_uz_datatype_conv_En18_to_15.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2022-10-04 13:09:56</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.10 and HDL Coder 3.18</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 1e-08</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 1e-08</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        1e-08</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- sfix27En15                    ce_out        1e-08</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- done                          ce_out        1e-08</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- </span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="29">   29   </a>
</span><span><a class="LN" id="30">   30   </a>
</span><span><a class="LN" id="31">   31   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- </span>
</span><span><a class="LN" id="33">   33   </a><span class="CT">-- Module: uz_datatype_conv_En18_to_15_src_uz_datatype_conv_En18_to_15</span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">-- Source Path: uz_typeconv_27En18_to27En15/uz_datatype_conv_En18_to_15</span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- </span>
</span><span><a class="LN" id="37">   37   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="38">   38   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="39">   39   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="40">   40   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="41">   41   </a>
</span><span><a class="LN" id="42">   42   </a><span class="KW">ENTITY</span> uz_datatype_conv_En18_to_15_src_uz_datatype_conv_En18_to_15 <span class="KW">IS</span>
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="44">   44   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="45">   45   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="46">   46   </a>        sfix27En18                        :   <span class="KW">IN</span>    std_logic_vector(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27_En18</span>
</span><span><a class="LN" id="47">   47   </a>        trigger                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="48">   48   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="49">   49   </a>        sfix27En15                        :   <span class="KW">OUT</span>   std_logic_vector(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27_En15</span>
</span><span><a class="LN" id="50">   50   </a>        done                              :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="51">   51   </a>        );
</span><span><a class="LN" id="52">   52   </a><span class="KW">END</span> uz_datatype_conv_En18_to_15_src_uz_datatype_conv_En18_to_15;
</span><span><a class="LN" id="53">   53   </a>
</span><span><a class="LN" id="54">   54   </a>
</span><span><a class="LN" id="55">   55   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> uz_datatype_conv_En18_to_15_src_uz_datatype_conv_En18_to_15 <span class="KW">IS</span>
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="58">   58   </a>  <span class="KW">COMPONENT</span> uz_datatype_conv_En18_to_15_src_Detect_Rise_Positive
</span><span><a class="LN" id="59">   59   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="60">   60   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="61">   61   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="62">   62   </a>          U                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="63">   63   </a>          Y                               :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="64">   64   </a>          );
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="66">   66   </a>
</span><span><a class="LN" id="67">   67   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : uz_datatype_conv_En18_to_15_src_Detect_Rise_Positive
</span><span><a class="LN" id="69">   69   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.uz_datatype_conv_En18_to_15_src_Detect_Rise_Positive(rtl);
</span><span><a class="LN" id="70">   70   </a>
</span><span><a class="LN" id="71">   71   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="72">   72   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" id="73">   73   </a>  <span class="KW">SIGNAL</span> Delay2_out1                      : std_logic;
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">SIGNAL</span> Detect_Rise_Positive_out1        : std_logic;
</span><span><a class="LN" id="75">   75   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">SIGNAL</span> sfix27En18_signed                : signed(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27_En18</span>
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : signed(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27_En18</span>
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">SIGNAL</span> Switch_out1                      : signed(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27_En18</span>
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : signed(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27_En18</span>
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion_out1        : signed(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27_En15</span>
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : signed(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27_En15</span>
</span><span><a class="LN" id="82">   82   </a>  <span class="KW">SIGNAL</span> Delay4_out1                      : std_logic;
</span><span><a class="LN" id="83">   83   </a>
</span><span><a class="LN" id="84">   84   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="85" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:43')" name="code2model">   85   </a>  u_Detect_Rise_Positive : uz_datatype_conv_En18_to_15_src_Detect_Rise_Positive
</span><span><a class="LN" id="86" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:43')" name="code2model">   86   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="87" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:43')" name="code2model">   87   </a>              reset =&gt; reset,
</span><span><a class="LN" id="88" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:43')" name="code2model">   88   </a>              enb =&gt; clk_enable,
</span><span><a class="LN" id="89" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:43')" name="code2model">   89   </a>              U =&gt; Delay2_out1,
</span><span><a class="LN" id="90" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:43')" name="code2model">   90   </a>              Y =&gt; Detect_Rise_Positive_out1
</span><span><a class="LN" id="91" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:43')" name="code2model">   91   </a>              );
</span><span><a class="LN" id="92">   92   </a>
</span><span><a class="LN" id="93">   93   </a>  enb &lt;= clk_enable;
</span><span><a class="LN" id="94">   94   </a>
</span><span><a class="LN" id="95" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:47')" name="code2model">   95   </a>  Delay2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="96" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:47')" name="code2model">   96   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="97" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:47')" name="code2model">   97   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="98" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:47')" name="code2model">   98   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="99" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:47')" name="code2model">   99   </a>        Delay2_out1 &lt;= '0';
</span><span><a class="LN" id="100" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:47')" name="code2model">  100   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="101" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:47')" name="code2model">  101   </a>        Delay2_out1 &lt;= trigger;
</span><span><a class="LN" id="102" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:47')" name="code2model">  102   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="103" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:47')" name="code2model">  103   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="104" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:47')" name="code2model">  104   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_process;
</span><span><a class="LN" id="105">  105   </a>
</span><span><a class="LN" id="106">  106   </a>
</span><span><a class="LN" id="107">  107   </a>
</span><span><a class="LN" id="108">  108   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> Detect_Rise_Positive_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="109">  109   </a>      '0';
</span><span><a class="LN" id="110">  110   </a>
</span><span><a class="LN" id="111">  111   </a>  sfix27En18_signed &lt;= signed(sfix27En18);
</span><span><a class="LN" id="112">  112   </a>
</span><span><a class="LN" id="113" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:46')" name="code2model">  113   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="114" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:46')" name="code2model">  114   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="115" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:46')" name="code2model">  115   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="116" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:46')" name="code2model">  116   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="117" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:46')" name="code2model">  117   </a>        Delay1_out1 &lt;= to_signed(16#0000000#, 27);
</span><span><a class="LN" id="118" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:46')" name="code2model">  118   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="119" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:46')" name="code2model">  119   </a>        Delay1_out1 &lt;= sfix27En18_signed;
</span><span><a class="LN" id="120" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:46')" name="code2model">  120   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="121" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:46')" name="code2model">  121   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="122" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:46')" name="code2model">  122   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="123">  123   </a>
</span><span><a class="LN" id="124">  124   </a>
</span><span><a class="LN" id="125" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:45')" name="code2model">  125   </a>  Delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="126" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:45')" name="code2model">  126   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="127" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:45')" name="code2model">  127   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="128" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:45')" name="code2model">  128   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="129" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:45')" name="code2model">  129   </a>        Delay_out1 &lt;= to_signed(16#0000000#, 27);
</span><span><a class="LN" id="130" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:45')" name="code2model">  130   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="131" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:45')" name="code2model">  131   </a>        Delay_out1 &lt;= Switch_out1;
</span><span><a class="LN" id="132" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:45')" name="code2model">  132   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="133" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:45')" name="code2model">  133   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="134" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:45')" name="code2model">  134   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" id="135">  135   </a>
</span><span><a class="LN" id="136">  136   </a>
</span><span><a class="LN" id="137">  137   </a>
</span><span><a class="LN" id="138" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:44')" name="code2model">  138   </a>  Switch_out1 &lt;= Delay_out1 <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="139" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:44')" name="code2model">  139   </a>      Delay1_out1;
</span><span><a class="LN" id="140">  140   </a>
</span><span><a class="LN" id="141" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:30')" name="code2model">  141   </a>  Data_Type_Conversion_out1 &lt;= resize(Switch_out1(26 <span class="KW">DOWNTO</span> 3), 27);
</span><span><a class="LN" id="142">  142   </a>
</span><span><a class="LN" id="143" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:48')" name="code2model">  143   </a>  Delay3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="144" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:48')" name="code2model">  144   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="145" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:48')" name="code2model">  145   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="146" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:48')" name="code2model">  146   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="147" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:48')" name="code2model">  147   </a>        Delay3_out1 &lt;= to_signed(16#0000000#, 27);
</span><span><a class="LN" id="148" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:48')" name="code2model">  148   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="149" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:48')" name="code2model">  149   </a>        Delay3_out1 &lt;= Data_Type_Conversion_out1;
</span><span><a class="LN" id="150" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:48')" name="code2model">  150   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="151" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:48')" name="code2model">  151   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="152" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:48')" name="code2model">  152   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_process;
</span><span><a class="LN" id="153">  153   </a>
</span><span><a class="LN" id="154">  154   </a>
</span><span><a class="LN" id="155">  155   </a>  sfix27En15 &lt;= std_logic_vector(Delay3_out1);
</span><span><a class="LN" id="156">  156   </a>
</span><span><a class="LN" id="157" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:49')" name="code2model">  157   </a>  Delay4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="158" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:49')" name="code2model">  158   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="159" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:49')" name="code2model">  159   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="160" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:49')" name="code2model">  160   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="161" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:49')" name="code2model">  161   </a>        Delay4_out1 &lt;= '0';
</span><span><a class="LN" id="162" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:49')" name="code2model">  162   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="163" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:49')" name="code2model">  163   </a>        Delay4_out1 &lt;= Detect_Rise_Positive_out1;
</span><span><a class="LN" id="164" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:49')" name="code2model">  164   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="165" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:49')" name="code2model">  165   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="166" href="matlab:coder.internal.code2model('uz_typeconv_27En18_to27En15:49')" name="code2model">  166   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_process;
</span><span><a class="LN" id="167">  167   </a>
</span><span><a class="LN" id="168">  168   </a>
</span><span><a class="LN" id="169">  169   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" id="170">  170   </a>
</span><span><a class="LN" id="171">  171   </a>  done &lt;= Delay4_out1;
</span><span><a class="LN" id="172">  172   </a>
</span><span><a class="LN" id="173">  173   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="174">  174   </a>
</span><span><a class="LN" id="175">  175   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
