\BOOKMARK [0][-]{init.0}{P\341gina de Rosto}{}% 1
\BOOKMARK [0][-]{contents.0}{Conte\372do}{}% 2
\BOOKMARK [0][-]{figures.0}{Lista de Figuras}{}% 3
\BOOKMARK [0][-]{tables.0}{Lista de Tabelas}{}% 4
\BOOKMARK [0][-]{chapter.1}{1 Introdu\347\343o}{}% 5
\BOOKMARK [1][-]{section.1.1}{1.1 Enquadramento Geral}{chapter.1}% 6
\BOOKMARK [1][-]{section.1.2}{1.2 Motiva\347\343o}{chapter.1}% 7
\BOOKMARK [1][-]{section.1.3}{1.3 Objetivos}{chapter.1}% 8
\BOOKMARK [1][-]{section.1.4}{1.4 Estrutura da Disserta\347\343o}{chapter.1}% 9
\BOOKMARK [0][-]{chapter.2}{2 Revis\343o Bibliogr\341fica}{}% 10
\BOOKMARK [1][-]{section.2.1}{2.1 Interfaces de transmiss\343o de video/audio}{chapter.2}% 11
\BOOKMARK [1][-]{section.2.2}{2.2 HDMI \(High Definition Multimedia Interface\)}{chapter.2}% 12
\BOOKMARK [2][-]{subsection.2.2.1}{2.2.1 DDC - Display Data Channel }{section.2.2}% 13
\BOOKMARK [2][-]{subsection.2.2.2}{2.2.2 TMDS - Transition-Minimized Differential Signaling }{section.2.2}% 14
\BOOKMARK [2][-]{subsection.2.2.3}{2.2.3 CEC - Consumer Electronics Control }{section.2.2}% 15
\BOOKMARK [2][-]{subsection.2.2.4}{2.2.4 ARC - Audio Return Channel }{section.2.2}% 16
\BOOKMARK [2][-]{subsection.2.2.5}{2.2.5 HEC - HDMI Ethernet Channel }{section.2.2}% 17
\BOOKMARK [1][-]{section.2.3}{2.3 HDMI implementado sobre a FPGA}{chapter.2}% 18
\BOOKMARK [2][-]{subsection.2.3.1}{2.3.1 Conex\343o \340 FPGA XILINX VC7203 Virtex-7}{section.2.3}% 19
\BOOKMARK [2][-]{subsection.2.3.2}{2.3.2 Transmissor e Recetor}{section.2.3}% 20
\BOOKMARK [1][-]{section.2.4}{2.4 Conex\343o de alta velocidade em s\351rie}{chapter.2}% 21
\BOOKMARK [2][-]{subsection.2.4.1}{2.4.1 Arquitetura de serializador e deserializador}{section.2.4}% 22
\BOOKMARK [2][-]{subsection.2.4.2}{2.4.2 Considera\347\365es na implementa\347\343o deste tipo de arquitetura}{section.2.4}% 23
\BOOKMARK [2][-]{subsection.2.4.3}{2.4.3 Serializador e Deserializador dispon\355veis na FPGA}{section.2.4}% 24
\BOOKMARK [0][-]{chapter.3}{3 HDMI}{}% 25
\BOOKMARK [1][-]{section.3.1}{3.1 Hardware utilizado}{chapter.3}% 26
\BOOKMARK [2][-]{subsection.3.1.1}{3.1.1 Configura\347\365es da FPGA}{section.3.1}% 27
\BOOKMARK [2][-]{subsection.3.1.2}{3.1.2 Configura\347\343o dos switches}{section.3.1}% 28
\BOOKMARK [0][-]{chapter.4}{4 Transmiss\343o dos dados em s\351rie}{}% 29
\BOOKMARK [0][-]{chapter.5}{5 Conclus\365es e Trabalho Futuro}{}% 30
\BOOKMARK [0][-]{appendix.A}{A Loren Ipsum}{}% 31
