Test passes.
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/jam/xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_matrixmul_top glbl -Oenable_linking_all_libraries -prj matrixmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s matrixmul -debug all 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/sim/vhdl/matrixmul.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_matrixmul_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/sim/vhdl/matrixmul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'matrixmul'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/sim/vhdl/AESL_automem_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_b'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/sim/vhdl/AESL_automem_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_a'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/sim/vhdl/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0'
INFO: [VRFC 10-3107] analyzing entity 'matrixmul_mac_muladd_8s_8s_16ns_16_4_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/sim/vhdl/AESL_automem_res.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_res'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0 [matrixmul_mac_muladd_8s_8s_16ns_...]
Compiling architecture arch of entity xil_defaultlib.matrixmul_mac_muladd_8s_8s_16ns_16_4_1 [\matrixmul_mac_muladd_8s_8s_16ns...]
Compiling architecture behav of entity xil_defaultlib.matrixmul [matrixmul_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_a [aesl_automem_a_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_b [aesl_automem_b_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_res [aesl_automem_res_default]
Compiling architecture behav of entity xil_defaultlib.apatb_matrixmul_top
Built simulation snapshot matrixmul

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jul 19 16:43:47 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/matrixmul/xsim_script.tcl
# xsim {matrixmul} -autoloadwcfg -tclbatch {matrixmul.tcl}
Time resolution is 1 ps
source matrixmul.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $coutputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_d0 -into $return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_q0 -into $return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_address0 -into $return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_q0 -into $return_group -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_matrixmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_top/LENGTH_res -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]
## add_wave /apatb_matrixmul_top/res_d0 -into $tb_return_group -radix hex
## add_wave /apatb_matrixmul_top/res_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/res_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/res_address0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_matrixmul_top/b_q0 -into $tb_return_group -radix hex
## add_wave /apatb_matrixmul_top/b_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/b_address0 -into $tb_return_group -radix hex
## add_wave /apatb_matrixmul_top/a_q0 -into $tb_return_group -radix hex
## add_wave /apatb_matrixmul_top/a_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_top/a_address0 -into $tb_return_group -radix hex
## save_wave_config matrixmul.wcfg
## run all
Note: simulation done!
Time: 1815 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc  File: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/sim/vhdl/matrixmul.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 1815 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc  File: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/sim/vhdl/matrixmul.autotb.vhd
$finish called at time : 1815 ns : File "/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/sim/vhdl/matrixmul.autotb.vhd" Line 692
## quit
INFO: [Common 17-206] Exiting xsim at Sat Jul 19 16:43:50 2025...
Test passes.
