# ğŸ§© AMBA APB Protocol v2

Header_Banner: "images/header_banner.png"

Project_Info:
  Title: "ğŸ“˜ Advanced Microcontroller Bus Architecture â€“ APB Version 2"
  Developed_By: "ğŸ§‘â€ğŸ’» Fares Wael Mohamed Mahmoud Hegazi"
  Language: "ğŸ’¡ Verilog HDL"
  Toolchain: "ğŸ§° Vivado 2023.1"
  Target_FPGA: "ğŸ–¥ï¸ Basys3 (Xilinx Artix-7)"

---

Project_Overview:
  Summary: >
    The **AMBA APB Protocol v2** offers a **lightweight and low-power communication bus**
    to connect peripherals like **UART**, **GPIO**, and **Timers** with a CPU through the **AHBâ€“APB bridge**.
    This project focuses on modular Verilog design, testbench verification, and FPGA synthesis.
  Note: "ğŸš€ Designed for efficiency, simplicity, and educational clarity."

---

Project_Specifications:
  Table:
    | ğŸ”§ Parameter       | âš™ï¸ Value                                  |
    |--------------------|-------------------------------------------|
    | FPGA Board         | Basys3 (Xilinx Artix-7 XC7A35T)           |
    | Clock Frequency    | 50 MHz                                   |
    | Data Bus Width     | 32 bits                                  |
    | Address Bus Width  | 32 bits                                  |
    | Simulation Tool    | Vivado Simulator                         |
    | Protocol Version   | AMBA APB v2                              |
    | Target Device      | Embedded peripherals simulation           |
    | Reset Type         | Active Low                               |

---

System_Architecture:
  Overview: "ğŸ§­ CPU â†’ AHB Bus â†’ APB Bus â†’ Peripherals (UART, GPIO, Timerâ€¦)"
  Explanation: >
    Instead of letting the CPU handle every peripheral,  
    the **APB** manages communication, minimizing **CPU load and power use**  
    while maintaining **smooth and efficient data transfers** âš¡

---

Implemented_Modules:
  Table:
    | ğŸ§© Module Name          | ğŸ§  Functionality Summary                              |
    |--------------------------|-------------------------------------------------------|
    | AMBA_APB_PROTOCOL_BUS.v  | Core logic for state transitions and control signals. |
    | AMBA_APB_SLAVE.v         | Simulates peripheral memory and responses.            |
    | AMBA_APB_TOP.v           | Integrates BUS and SLAVE into one functional unit.    |
    | AMBA_APB_TB.v            | Testbench for verification and waveform capture.      |

---

Main_Signals:
  Description: "ğŸ§  Core APB bus signals used in the design:"
  Table:
    | Signal   | Dir. | Width  | Description                  |
    |-----------|------|--------|------------------------------|
    | PCLK     | In   | 1 bit  | APB clock                    |
    | PRESETn  | In   | 1 bit  | Active-low reset             |
    | PSEL     | Out  | 1 bit  | Slave select signal          |
    | PENABLE  | Out  | 1 bit  | Indicates access phase       |
    | PWRITE   | Out  | 1 bit  | 1 = Write, 0 = Read          |
    | PADDR    | Out  | 32 bit | Address line                 |
    | PWDATA   | Out  | 32 bit | Write data line              |
    | PRDATA   | In   | 32 bit | Read data line               |
    | PREADY   | In   | 1 bit  | Slave ready signal           |
    | PSLVERR  | In   | 1 bit  | Error indicator              |

---

Block_Diagram:
  Description: "ğŸ§± Visualizing how each module connects in the system:"
  ASCII: |
            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
            â”‚      AMBA_APB_TB (Testbench) â”‚
            â”‚   â€¢ Stimulus + Verification  â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–²â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                           â”‚
            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
            â”‚        AMBA_APB_TOP          â”‚
            â”‚   â€¢ Connects BUS & SLAVE     â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–²â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                  â–²              â–²
                  â”‚              â”‚
 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 â”‚ AMBA_APB_PROTOCOL_BUS    â”‚    â”‚     AMBA_APB_SLAVE       â”‚
 â”‚ â€¢ State machine logic    â”‚    â”‚ â€¢ Data storage + error   â”‚
 â”‚ â€¢ Controls handshake     â”‚    â”‚ â€¢ Responds to access     â”‚
 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
  Image: "images/apb_block_diagram.png"

---

File_Structure:
  Tree: |
    ğŸ“ src/
      â”œâ”€â”€ AMBA_APB_PROTOCOL_BUS.v
      â”œâ”€â”€ AMBA_APB_SLAVE.v
      â”œâ”€â”€ AMBA_APB_TOP.v
      â””â”€â”€ AMBA_APB_TB.v
    ğŸ“ constraints/
      â””â”€â”€ basys3_debug.xdc
    ğŸ“ simulation/
      â”œâ”€â”€ waveform_results.vcd
      â””â”€â”€ test_logs.txt
    ğŸ“ images/
      â”œâ”€â”€ header_banner.png
      â”œâ”€â”€ apb_block_diagram.png
      â”œâ”€â”€ synthesis_design.png
      â”œâ”€â”€ implementation_design.png
      â”œâ”€â”€ write_waveform_full.png
      â”œâ”€â”€ read_waveform_full.png
      â”œâ”€â”€ error_waveform_full.png
      â””â”€â”€ fpga_demo_photo.jpg
    ğŸ“„ README.md

---

Design_Flow:
  ğŸ”¹ Elaboration:
    Description: "Checks module hierarchy and signal connectivity."
    Screenshot: "images/elaboration_design.png"
  ğŸ”¹ Synthesis:
    Description: "Converts RTL to gate-level logic and estimates timing."
    Screenshot: "images/synthesis_design.png"
  ğŸ”¹ Implementation:
    Description: "Handles placement, routing, and timing closure for FPGA."
    Screenshot: "images/implementation_design.png"

---

Simulation_Results:
  ğŸ§ª Write_Transaction:
    - "PWRITE = 1, PSEL active"
    - "Data sent via PWDATA"
    - "PREADY = 1 confirms success âœ…"
  ğŸ§ª Read_Transaction:
    - "PWRITE = 0, slave provides PRDATA"
    - "PREADY = 1 indicates valid read"
  âš ï¸ Error_Case:
    - "Invalid address â†’ PSLVERR = 1"

---

Waveform_Outputs:
  Full_Waveforms:
    - "images/write_waveform_full.png"
    - "images/read_waveform_full.png"
    - "images/error_waveform_full.png"
  Key_Snippets:
    - "images/waveform_snippet1.png"
    - "images/waveform_snippet2.png"
    - "images/waveform_snippet3.png"

---

FPGA_Setup:
  Description: "ğŸ”Œ Pin mapping for Basys3 board:"
  Table:
    | I/O Signal  | FPGA Pin | Description           |
    |--------------|-----------|----------------------|
    | PCLK         | W5        | 50 MHz system clock  |
    | PRESETn      | U18       | Active-low reset     |
    | PSEL         | V17       | Slave select switch  |
    | PENABLE      | V16       | Transfer enable      |
    | PWRITE       | W16       | Write/Read control   |
    | PRDATA[3:0]  | LEDs [3:0]| Display read data    |
    | PSLVERR      | E19       | Error LED            |
    | PREADY       | U16       | Ready indicator      |

---

Tools_Used:
  ğŸ§°:
    - "Vivado 2023.1 â†’ Design, synthesis, simulation"
    - "GTKWave â†’ Waveform analysis"
    - "Basys3 Board â†’ FPGA testing platform"
    - "Verilog HDL â†’ Hardware description language"

---

How_To_Run:
  ğŸªœ Steps:
    1ï¸âƒ£: "Clone the repository"
    Command: |
      git clone https://github.com/<your-username>/AMBA_APB_Protocol_v2.git
      cd AMBA_APB_Protocol_v2
    2ï¸âƒ£: "Open in Vivado â†’ Add src/ files and constraints/basys3_debug.xdc"
    3ï¸âƒ£: "Run simulation on AMBA_APB_TB.v and observe signals"
    4ï¸âƒ£: "Generate bitstream â†’ Program Basys3 â†’ Verify read/write LEDs"
  ğŸ“¸ Hardware_Demo: "images/fpga_demo_photo.jpg"

---

Author_Info:
  ğŸ‘¤ Name: "Fares Wael Mohamed Mahmoud Hegazi"
  ğŸ“ Education: "Communication & Electronics Engineering Student â€“ ECE 200"
  ğŸ’¼ Roles: "Digital IC Design | Verilog Developer | Hardware Instructor"
  ğŸŒ Contact: "[Add your email or GitHub link here]"

---

License:
  ğŸ“œ Type: "MIT License"
  Description: "Free to use and modify with proper credit."

---

Future_Enhancements:
  ğŸŒŸ:
    - "Support multiple slave devices"
    - "Integrate AHB bridge for SoC communication"
    - "Add timing parameterization"
    - "Develop graphical transaction visualizer"

---

Quote: "ğŸ’¬ 'Design efficiently. Simulate precisely. Debug intelligently.' â€“ Fares Hegazi"
