<!-- 
Architecture based off Stratix IV
  Use closest ifar architecture: K06 N10 45nm fc 0.15 area-delay optimized, scale to 40 nm using linear scaling
      n10k06l04.fc15.area1delay1.cmos45nm.bptm.cmos45nm.xml
      - because documentation sparser for soft logic (delays not in QUIP), harder to track down, not worth our time considering the level of accuracy is approximate
      - delays multiplied by 40/45 to normalize for process difference between stratix 4 and 45 nm technology (called full scaling)

  Use delay numbers off Altera device handbook:

    http://www.altera.com/literature/hb/stratix-iv/stx4_5v1.pdf
      http://www.altera.com/literature/hb/stratix-iv/stx4_siv51004.pdf
      http://www.altera.com/literature/hb/stratix-iv/stx4_siv51003.pdf
    multipliers at 600 MHz, no detail on 9x9 vs 36x36
     - datasheets unclear
      - claims 4 18x18 independant multipliers, following test indicates that this is not the case:
           created 4 18x18 mulitpliers, logiclocked them to a single DSP block, compile
           result - 2 18x18 multipliers got packed together, the other 2 got ejected out of the logiclock region without error
           conclusion - just take the 600 MHz as is, and Quartus II logiclock hasn't fixed the bug that I've seen it do to registers when I worked at Altera (ie. eject without warning)

  Monolithic 10-bit adders carry-chained together at the placement level.  Delays obtained as approximate values from a Stratix IV EP4SE230F29C3 device.  
  Delay obtained by compiling a 256 bit adder (registered inputs and outputs, all pins except clock virtual) then measuring the delays in chip-planner, sumout delay = 0.271ns to 0.348 ns, intra-block carry delay = 0.011 ns, 
  inter-block carry delay = 0.327 ns.  Given this data, I will approximate sumout = iFAR LUT delay = 0.269 ns, intra-block carry-delay = 0.01 ns, and inter-block carry-delay = 0.16 ns 
  (since Altera inter-block carry delay has overhead that we don't have, I'll approximate the delay of a simpler chain at one half what they have.  This is very rough, anything from 0.01ns to 0.327ns can be justified).  
  Assume a CLB in arithmetic operates as a single, monolithic adder.  Real FPGAs of course behave different but we don't have sufficient algorithmic modelling for this yet.  For now, even with this simple modelling, we expect to get much more architecturally accurate delay numbers than the current no-carry-chain academic work.


   NOTE: Area numbers for hard blocks unknown!
-->
  
  <architecture>
  
  <!-- ODIN II specific config -->
  <models>
    <model name="multiply">
      <input_ports>
      <port name="a"/>
      <port name="b"/>
      </input_ports>
      <output_ports>
      <port name="out"/>
      </output_ports>
    </model>
    
    <model name="single_port_ram">
      <input_ports>
      <port name="we"/>     <!-- control -->
      <port name="addr"/>  <!-- address lines -->
      <port name="data"/>  <!-- data lines can be broken down into smaller bit widths minimum size 1 -->
      <port name="clk" is_clock="1"/>  <!-- memories are often clocked -->
      </input_ports>
      <output_ports>
      <port name="out"/>   <!-- output can be broken down into smaller bit widths minimum size 1 -->
      </output_ports>
    </model>

    <model name="dual_port_ram">
      <input_ports>
      <port name="we1"/>     <!-- write enable -->
      <port name="we2"/>     <!-- write enable -->
      <port name="addr1"/>  <!-- address lines -->
      <port name="addr2"/>  <!-- address lines -->
      <port name="data1"/>  <!-- data lines can be broken down into smaller bit widths minimum size 1 -->
      <port name="data2"/>  <!-- data lines can be broken down into smaller bit widths minimum size 1 -->
      <port name="clk" is_clock="1"/>  <!-- memories are often clocked -->
      </input_ports>
      <output_ports>
      <port name="out1"/>   <!-- output can be broken down into smaller bit widths minimum size 1 -->
      <port name="out2"/>   <!-- output can be broken down into smaller bit widths minimum size 1 -->
      </output_ports>
    </model>

    <model name="adder">
      <input_ports>
        <port name="a"/>
        <port name="b"/>
        <port name="cin"/>
      </input_ports>
      <output_ports>
        <port name="cout"/>
        <port name="sumout"/>
      </output_ports>
    </model>

  </models>
  <!-- ODIN II specific config ends -->
 
  <!-- Physical descriptions begin (area-delay optimized for N10-K6-L4) -->
  <layout auto="1.0"/>

		<device>
			<sizing R_minW_nmos="6065.520020" R_minW_pmos="18138.500000" ipin_mux_trans_size="1.222260"/>
			<timing C_ipin_cblock="0.000000e+00" T_ipin_cblock="7.247000e-11"/>
			<area grid_logic_tile_area="18748.199219"/>
			<chan_width_distr>
				<io width="1.000000"/>
				<x distr="uniform" peak="1.000000"/>
				<y distr="uniform" peak="1.000000"/>
			</chan_width_distr>
			<switch_block type="wilton" fs="3"/>
		</device>
		<switchlist>
			<switch type="mux" name="0" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" Tdel="6.837e-11" mux_trans_size="2.630740" buf_size="27.645901"/>
		</switchlist>
		<segmentlist>
			<segment freq="1.000000" length="4" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
			<mux name="0"/>
			<sb type="pattern">1 1 1 1 1</sb>
			<cb type="pattern">1 1 1 1</cb>
			</segment>
		</segmentlist>
    <directlist>
      <direct name="adder_carry" from_pin="clb.cout" to_pin="clb.cin" x_offset="0" y_offset="-1" z_offset="0"/>
    </directlist>


		<complexblocklist>
      <!-- Capacity is a unique property of I/Os, it is the maximum number of I/Os that can be placed at the same (X,Y) location on the FPGA -->
      <pb_type name="io" capacity="8">
        <input name="outpad" num_pins="1"/>
        <output name="inpad" num_pins="1"/>
        <clock name="clock" num_pins="1"/>

        <!-- IOs can operate as either inputs or outputs -->
        <mode name="inpad">
          <pb_type name="inpad" blif_model=".input" num_pb="1">
            <output name="inpad" num_pins="1"/>
          </pb_type>
          <interconnect>
            <direct name="inpad" input="inpad.inpad" output="io.inpad">
            <delay_constant max="4.243e-11" in_port="inpad.inpad" out_port="io.inpad"/>
            </direct>
          </interconnect>
      
        </mode>
        <mode name="outpad">
          <pb_type name="outpad" blif_model=".output" num_pb="1">
            <input name="outpad" num_pins="1"/>
          </pb_type>
          <interconnect>
            <direct name="outpad" input="io.outpad" output="outpad.outpad">
            <delay_constant max="1.394e-11" in_port="io.outpad" out_port="outpad.outpad"/>
            </direct>
          </interconnect>
        </mode>

        <fc default_in_type="frac" default_in_val="0.15" default_out_type="frac" default_out_val="0.10"/>

        <!-- IOs go on the periphery of the FPGA, for consistency, 
          make it physically equivalent on all sides so that only one definition of I/Os is needed.
          If I do not make a physically equivalent definition, then I need to define 4 different I/Os, one for each side of the FPGA
        -->
        <pinlocations pattern="custom">
          <loc side="left">io.outpad io.inpad io.clock</loc>
          <loc side="top">io.outpad io.inpad io.clock</loc>
          <loc side="right">io.outpad io.inpad io.clock</loc>
          <loc side="bottom">io.outpad io.inpad io.clock</loc>
        </pinlocations>

        <gridlocations>
          <loc type="perimeter" priority="10"/>
        </gridlocations>

      </pb_type>


      <pb_type name="clb">
        <input name="I" num_pins="40" equivalent="true"/>
        <input name="cin" num_pins="1"/>
        <output name="O" num_pins="20" equivalent="true"/>
        <output name="cout" num_pins="1"/>
        <clock name="clk" num_pins="1"/>

        <!-- Describe basic logic element with ifar delay numbers -->
        <pb_type name="fle" num_pb="10">
          <input name="in" num_pins="6"/>
          <input name="cin" num_pins="1"/>
          <output name="out" num_pins="2"/>
          <output name="cout" num_pins="1"/>
          <clock name="clk" num_pins="1"/>

          <mode name="n2_lut5">
            <pb_type name="lut5inter" num_pb="1">
              <input name="in" num_pins="5"/>
              <input name="cin" num_pins="1"/>
              <output name="out" num_pins="2"/>
              <output name="cout" num_pins="1"/>
              <clock name="clk" num_pins="1"/>
              <pb_type name="ble5" num_pb="2">
                <input name="in" num_pins="5"/>
                <input name="cin" num_pins="1"/>
                <output name="out" num_pins="1"/>
                <output name="cout" num_pins="1"/>
                <clock name="clk" num_pins="1"/> 
                <pb_type name="flut5" num_pb="1">
                  <input name="in" num_pins="5"/>
                  <input name="cin" num_pins="1"/>              
                  <output name="out" num_pins="1"/>
                  <output name="cout" num_pins="1"/>
                  <mode name="lut5">
                    <!-- Regular LUT mode -->
                    <pb_type name="lut5" blif_model=".names" num_pb="1" class="lut">
                      <input name="in" num_pins="5" port_class="lut_in"/>
                      <output name="out" num_pins="1" port_class="lut_out"/>
                      <!-- LUT timing using delay matrix -->
                      <delay_matrix type="max" in_port="lut5.in" out_port="lut5.out">
                         2.690e-10
                         2.690e-10
                         2.690e-10
                         2.690e-10
                         2.690e-10
                      </delay_matrix>
                    </pb_type>                      
                    <interconnect>
                      <direct name="direct1" input="flut5.in[4:0]" output="lut5.in[4:0]"/>
                      <direct name="direct2" input="lut5.out" output="flut5.out">
                        <pack_pattern name="ble5" in_port="lut5.out" out_port="flut5.out"/>
                      </direct>
                    </interconnect>
                  </mode>
                  <mode name="adder">
                    <!-- Special dual-LUT mode that drives adder only -->
                    <pb_type name="lut4" blif_model=".names" num_pb="2" class="lut">
                      <input name="in" num_pins="4" port_class="lut_in"/>
                      <output name="out" num_pins="1" port_class="lut_out"/>
                      <!-- LUT timing using delay matrix -->
                      <delay_matrix type="max" in_port="lut4.in" out_port="lut4.out">
                         2.690e-10
                         2.690e-10
                         2.690e-10
                         2.690e-10
                      </delay_matrix>
                    </pb_type>    
                    <pb_type name="adder" blif_model=".subckt adder" num_pb="1">
                      <input name="a" num_pins="1"/>
                      <input name="b" num_pins="1"/>
                      <input name="cin" num_pins="1"/>                      
                      <output name="cout" num_pins="1"/>
                      <output name="sumout" num_pins="1"/>
					  <delay_constant max="0.01e-9" in_port="adder.a" out_port="adder.sumout"/>
					  <delay_constant max="0.01e-9" in_port="adder.b" out_port="adder.sumout"/>
					  <delay_constant max="0.01e-9" in_port="adder.cin" out_port="adder.sumout"/>
					  <delay_constant max="0.01e-9" in_port="adder.a" out_port="adder.cout"/>
					  <delay_constant max="0.01e-9" in_port="adder.b" out_port="adder.cout"/>
					  <delay_constant max="0.01e-9" in_port="adder.cin" out_port="adder.cout"/>
                    </pb_type>    
                    <interconnect>
                      <direct name="lut_in1" input="flut5.in[3:0]" output="lut4[0:0].in[3:0]"/>
                      <direct name="lut_in2" input="flut5.in[3:0]" output="lut4[1:1].in[3:0]"/>
                      <direct name="lut_to_add1" input="lut4[0:0].out" output="adder.a">
                        <pack_pattern name="chain" in_port="lut4[0:0].out" out_port="adder.a"/>
                      </direct>
                      <direct name="lut_to_add2" input="lut4[1:1].out" output="adder.b">
                        <pack_pattern name="chain" in_port="lut4[1:1].out" out_port="adder.b"/>
                      </direct>
                      <direct name="sumout" input="adder.sumout" output="flut5.out">
                        <pack_pattern name="chain" in_port="adder.sumout" out_port="flut5.out"/>
                      </direct>
                      <direct name="carry_in" input="flut5.cin" output="adder.cin">
                        <pack_pattern name="chain" in_port="flut5.cin" out_port="adder.cin"/>
                      </direct>
                      <direct name="carry_out" input="adder.cout" output="flut5.cout">
                        <pack_pattern name="chain" in_port="adder.cout" out_port="flut5.cout"/>
                      </direct>
                    </interconnect>
                  </mode>
                </pb_type>
                <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
                  <input name="D" num_pins="1" port_class="D"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="clk" num_pins="1" port_class="clock"/>
                  <T_setup value="2.448e-10" port="ff.D" clock="clk"/>
                  <T_clock_to_Q max="7.732e-11" port="ff.Q" clock="clk"/>
                </pb_type>

                <interconnect>
                  <direct name="direct1" input="ble5.in[4:0]" output="flut5[0:0].in[4:0]"/>
                  <direct name="direct2" input="flut5[0:0].out" output="ff[0:0].D">
                    <pack_pattern name="ble5" in_port="flut5[0:0].out" out_port="ff[0:0].D"/>
                    <pack_pattern name="chain" in_port="flut5[0:0].out" out_port="ff[0:0].D"/>
                  </direct>
                  <direct name="direct3" input="ble5.clk" output="ff[0:0].clk"/>                    
                  <direct name="carry_in" input="ble5.cin" output="flut5.cin">
                    <pack_pattern name="chain" in_port="ble5.cin" out_port="flut5.cin"/>
                  </direct>
                  <direct name="carry_out" input="flut5.cout" output="ble5.cout">
                    <pack_pattern name="chain" in_port="flut5.cout" out_port="ble5.cout"/>
                  </direct>
                  <mux name="mux1" input="ff[0:0].Q flut5.out[0:0]" output="ble5.out[0:0]"/>
                </interconnect>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="lut5inter.in" output="ble5[0:0].in"/>
                <direct name="direct2" input="lut5inter.in" output="ble5[1:1].in"/>
                <direct name="direct3" input="ble5[1:0].out" output="lut5inter.out"/>                 
                <direct name="carry_in" input="lut5inter.cin" output="ble5[0:0].cin">
                  <pack_pattern name="chain" in_port="lut5inter.cin" out_port="ble5[0:0].cin"/>
                </direct>
                <direct name="carry_out" input="ble5[1:1].cout" output="lut5inter.cout">
                  <pack_pattern name="chain" in_port="ble5[1:1].cout" out_port="lut5inter.cout"/>
                </direct>
                <direct name="carry_link" input="ble5[0:0].cout" output="ble5[1:1].cin">
                  <pack_pattern name="chain" in_port="ble5[0:0].cout" out_port="ble5[1:1].cout"/>
                </direct>
                <complete name="complete1" input="lut5inter.clk" output="ble5[1:0].clk"/>                  
              </interconnect>
            </pb_type>
            <interconnect>
              <direct name="direct1" input="fle.in[4:0]" output="lut5inter.in"/>
              <direct name="direct2" input="lut5inter.out" output="fle.out"/>
              <direct name="direct3" input="fle.clk" output="lut5inter.clk"/>
              <direct name="carry_in" input="fle.cin" output="lut5inter.cin">
                <pack_pattern name="chain" in_port="fle.cin" out_port="lut5inter.cin"/>
              </direct>
              <direct name="carry_out" input="lut5inter.cout" output="fle.cout">
                <pack_pattern name="chain" in_port="lut5inter.cout" out_port="fle.cout"/>
              </direct>
            </interconnect>
          </mode> <!-- n2_lut5 -->
          <mode name="n1_lut6">
            <pb_type name="ble6" num_pb="1">
              <input name="in" num_pins="6"/>
              <output name="out" num_pins="1"/>
              <clock name="clk" num_pins="1"/> 
              <pb_type name="lut6" blif_model=".names" num_pb="1" class="lut">
                <input name="in" num_pins="6" port_class="lut_in"/>
                <output name="out" num_pins="1" port_class="lut_out"/>
                <!-- LUT timing using delay matrix -->
                <delay_matrix type="max" in_port="lut6.in" out_port="lut6.out">
                   2.690e-10
                   2.690e-10
                   2.690e-10
                   2.690e-10
                   2.690e-10
                   2.690e-10
                </delay_matrix>
              </pb_type>
              <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
                <input name="D" num_pins="1" port_class="D"/>
                <output name="Q" num_pins="1" port_class="Q"/>
                <clock name="clk" num_pins="1" port_class="clock"/>
                <T_setup value="2.448e-10" port="ff.D" clock="clk"/>
                <T_clock_to_Q max="7.732e-11" port="ff.Q" clock="clk"/>
              </pb_type>

              <interconnect>
                <direct name="direct1" input="ble6.in" output="lut6[0:0].in"/>
                <direct name="direct2" input="lut6.out" output="ff.D">
                  <pack_pattern name="ble6" in_port="lut6.out" out_port="ff.D"/>
                </direct>
                <direct name="direct3" input="ble6.clk" output="ff.clk"/>                    
                <mux name="mux1" input="ff.Q lut6.out" output="ble6.out"/>
              </interconnect>
            </pb_type>
            <interconnect>
              <direct name="direct1" input="fle.in" output="ble6.in"/>
              <direct name="direct2" input="ble6.out" output="fle.out[0:0]"/>
              <direct name="direct3" input="fle.clk" output="ble6.clk"/>
            </interconnect>
          </mode> <!-- n1_lut6 -->
        </pb_type>
        <interconnect>
          <complete name="crossbar" input="clb.I fle[9:0].out" output="fle[9:0].in">
            <delay_constant max="4.620e-11" in_port="clb.I" out_port="fle[9:0].in" />
            <delay_constant max="4.607e-11" in_port="fle[9:0].out" out_port="fle[9:0].in" />
          </complete>
          <complete name="clks" input="clb.clk" output="fle[9:0].clk">
          </complete>
          <direct name="clbouts" input="fle[9:0].out" output="clb.O">
          </direct>
          <direct name="carry_in" input="clb.cin" output="fle[0:0].cin">
            <pack_pattern name="chain" in_port="clb.cin" out_port="fle[0:0].cin"/>
          </direct>
          <direct name="carry_out" input="fle[9:9].cout" output="clb.cout">
            <pack_pattern name="chain" in_port="fle[9:9].cout" out_port="clb.cout"/>
          </direct>
          <direct name="carry_link" input="fle[8:0].cout" output="fle[9:1].cin">
            <pack_pattern name="chain" in_port="fle[8:0].cout" out_port="fle[9:1].cin"/>
          </direct>
        </interconnect>


        <fc default_in_type="frac" default_in_val="0.15" default_out_type="frac" default_out_val="0.10">
          <pin name="cin" fc_type="frac" fc_val="0"/>
          <pin name="cout" fc_type="frac" fc_val="0"/>
        </fc>

        <pinlocations pattern="spread"/>
        <gridlocations>
          <loc type="fill" priority="1"/>
        </gridlocations>
      </pb_type>

      <!-- This is the 36*36 uniform mult -->
      <pb_type name="mult_36" height="4">
          <input name="a" num_pins="36"/>
          <input name="b" num_pins="36"/>
          <output name="out" num_pins="72"/>

          <mode name="two_divisible_mult_18x18">
            <pb_type name="divisible_mult_18x18" num_pb="2">
              <input name="a" num_pins="18"/>
              <input name="b" num_pins="18"/>
              <output name="out" num_pins="36"/>

              <mode name="two_mult_9x9">
                <pb_type name="mult_9x9_slice" num_pb="2">
                  <input name="A_cfg" num_pins="9"/>
                  <input name="B_cfg" num_pins="9"/>
                  <output name="OUT_cfg" num_pins="18"/>

                  <pb_type name="mult_9x9" blif_model=".subckt multiply" num_pb="1">
                    <input name="a" num_pins="9"/>
                    <input name="b" num_pins="9"/>
                    <output name="out" num_pins="18"/>
                    <delay_constant max="1.667e-9" in_port="mult_9x9.a" out_port="mult_9x9.out"/>
                    <delay_constant max="1.667e-9" in_port="mult_9x9.b" out_port="mult_9x9.out"/>
                  </pb_type>

                  <interconnect>
                    <direct name="a2a" input="mult_9x9_slice.A_cfg" output="mult_9x9.a">
                    </direct>
                    <direct name="b2b" input="mult_9x9_slice.B_cfg" output="mult_9x9.b">
                    </direct>
                    <direct name="out2out" input="mult_9x9.out" output="mult_9x9_slice.OUT_cfg">
                    </direct>
                  </interconnect>
                </pb_type>
                <interconnect>
                  <direct name="a2a" input="divisible_mult_18x18.a" output="mult_9x9_slice[1:0].A_cfg">
                  </direct>
                  <direct name="b2b" input="divisible_mult_18x18.b" output="mult_9x9_slice[1:0].B_cfg">
                  </direct>
                  <direct name="out2out" input="mult_9x9_slice[1:0].OUT_cfg" output="divisible_mult_18x18.out">
                  </direct>
                </interconnect>
              </mode>

              <mode name="mult_18x18">
                <pb_type name="mult_18x18_slice" num_pb="1">
                  <input name="A_cfg" num_pins="18"/>
                  <input name="B_cfg" num_pins="18"/>
                  <output name="OUT_cfg" num_pins="36"/>

                  <pb_type name="mult_18x18" blif_model=".subckt multiply" num_pb="1" >
                    <input name="a" num_pins="18"/>
                    <input name="b" num_pins="18"/>
                    <output name="out" num_pins="36"/>
                    <delay_constant max="1.667e-9" in_port="mult_18x18.a" out_port="mult_18x18.out"/>
                    <delay_constant max="1.667e-9" in_port="mult_18x18.b" out_port="mult_18x18.out"/>
                  </pb_type>

                  <interconnect>
                    <direct name="a2a" input="mult_18x18_slice.A_cfg" output="mult_18x18.a">
                    </direct>
                    <direct name="b2b" input="mult_18x18_slice.B_cfg" output="mult_18x18.b">
                    </direct>
                    <direct name="out2out" input="mult_18x18.out" output="mult_18x18_slice.OUT_cfg">
                    </direct>
                  </interconnect>
                </pb_type>
                <interconnect>
                  <direct name="a2a" input="divisible_mult_18x18.a" output="mult_18x18_slice.A_cfg">
                  </direct>
                  <direct name="b2b" input="divisible_mult_18x18.b" output="mult_18x18_slice.B_cfg">
                  </direct>
                  <direct name="out2out" input="mult_18x18_slice.OUT_cfg" output="divisible_mult_18x18.out">
                  </direct>
                </interconnect>
              </mode>
            </pb_type>
            <interconnect>
              <direct name="a2a" input="mult_36.a" output="divisible_mult_18x18[1:0].a">
              </direct>
              <direct name="b2b" input="mult_36.b" output="divisible_mult_18x18[1:0].b">
              </direct>
              <direct name="out2out" input="divisible_mult_18x18[1:0].out" output="mult_36.out">
              </direct>
            </interconnect>
          </mode>

          <mode name="mult_36x36">
            <pb_type name="mult_36x36_slice" num_pb="1">
              <input name="A_cfg" num_pins="36"/>
              <input name="B_cfg" num_pins="36"/>
              <output name="OUT_cfg" num_pins="72"/>

              <pb_type name="mult_36x36" blif_model=".subckt multiply" num_pb="1">
                <input name="a" num_pins="36"/>
                <input name="b" num_pins="36"/>
                <output name="out" num_pins="72"/>
                <delay_constant max="1.667e-9" in_port="mult_36x36.a" out_port="mult_36x36.out"/>
                <delay_constant max="1.667e-9" in_port="mult_36x36.b" out_port="mult_36x36.out"/>
              </pb_type>

              <interconnect>
                <direct name="a2a" input="mult_36x36_slice.A_cfg" output="mult_36x36.a">
                </direct>
                <direct name="b2b" input="mult_36x36_slice.B_cfg" output="mult_36x36.b">
                </direct>
                <direct name="out2out" input="mult_36x36.out" output="mult_36x36_slice.OUT_cfg">
                </direct>
              </interconnect>
            </pb_type>
            <interconnect>
              <direct name="a2a" input="mult_36.a" output="mult_36x36_slice.A_cfg">
              </direct>
              <direct name="b2b" input="mult_36.b" output="mult_36x36_slice.B_cfg">
              </direct>
              <direct name="out2out" input="mult_36x36_slice.OUT_cfg" output="mult_36.out">
              </direct>
            </interconnect>
          </mode>



        <fc default_in_type="frac" default_in_val="0.15" default_out_type="frac" default_out_val="0.10"/>
        <pinlocations pattern="spread"/>

        <gridlocations>
          <loc type="col" start="4" repeat="8" priority="2"/>
        </gridlocations>
      </pb_type>

<!-- 32 Kb Memory based off Stratix IV 9K memory and Virtex V 36 Kb.  Setup time set to match flip-flop setup time at 40 nm. Clock to q based off Stratix IV 600 max MHz  -->
      <pb_type name="memory" height="6">
          <input name="addr1" num_pins="15"/>
          <input name="addr2" num_pins="15"/>
          <input name="data" num_pins="64"/>
          <input name="we1" num_pins="1"/>
          <input name="we2" num_pins="1"/>
          <output name="out" num_pins="64"/>
          <clock name="clk" num_pins="1"/>

          <mode name="mem_512x64_sp">
            <pb_type name="mem_512x64_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
              <input name="addr" num_pins="9" port_class="address"/>
              <input name="data" num_pins="64" port_class="data_in"/>
              <input name="we" num_pins="1" port_class="write_en"/>
              <output name="out" num_pins="64" port_class="data_out"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="2.448e-10" port="mem_512x64_sp.addr" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_512x64_sp.data" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_512x64_sp.we" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_512x64_sp.out" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="address1" input="memory.addr1[8:0]" output="mem_512x64_sp.addr">
              </direct>
              <direct name="data1" input="memory.data[63:0]" output="mem_512x64_sp.data">
              </direct>
              <direct name="writeen1" input="memory.we1" output="mem_512x64_sp.we">
              </direct>
              <direct name="dataout1" input="mem_512x64_sp.out" output="memory.out[63:0]">
              </direct>
              <direct name="clk" input="memory.clk" output="mem_512x64_sp.clk">
              </direct>
            </interconnect>
          </mode>
          
          <mode name="mem_1024x32_sp">
            <pb_type name="mem_1024x32_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
              <input name="addr" num_pins="10" port_class="address"/>
              <input name="data" num_pins="32" port_class="data_in"/>
              <input name="we" num_pins="1" port_class="write_en"/>
              <output name="out" num_pins="32" port_class="data_out"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="2.448e-10" port="mem_1024x32_sp.addr" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_1024x32_sp.data" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_1024x32_sp.we" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_1024x32_sp.out" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="address1" input="memory.addr1[9:0]" output="mem_1024x32_sp.addr">
              </direct>
              <direct name="data1" input="memory.data[31:0]" output="mem_1024x32_sp.data">
              </direct>
              <direct name="writeen1" input="memory.we1" output="mem_1024x32_sp.we">
              </direct>
              <direct name="dataout1" input="mem_1024x32_sp.out" output="memory.out[31:0]">
              </direct>
              <direct name="clk" input="memory.clk" output="mem_1024x32_sp.clk">
              </direct>
            </interconnect>
          </mode>

          
          <mode name="mem_2048x16_sp">
            <pb_type name="mem_2048x16_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
              <input name="addr" num_pins="11" port_class="address"/>
              <input name="data" num_pins="16" port_class="data_in"/>
              <input name="we" num_pins="1" port_class="write_en"/>
              <output name="out" num_pins="16" port_class="data_out"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="2.448e-10" port="mem_2048x16_sp.addr" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_2048x16_sp.data" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_2048x16_sp.we" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_2048x16_sp.out" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="address1" input="memory.addr1[10:0]" output="mem_2048x16_sp.addr">
              </direct>
              <direct name="data1" input="memory.data[15:0]" output="mem_2048x16_sp.data">
              </direct>
              <direct name="writeen1" input="memory.we1" output="mem_2048x16_sp.we">
              </direct>
              <direct name="dataout1" input="mem_2048x16_sp.out" output="memory.out[15:0]">
              </direct>
              <direct name="clk" input="memory.clk" output="mem_2048x16_sp.clk">
              </direct>
            </interconnect>
          </mode>

          <mode name="mem_4096x8_sp">
            <pb_type name="mem_4096x8_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
              <input name="addr" num_pins="12" port_class="address"/>
              <input name="data" num_pins="8" port_class="data_in"/>
              <input name="we" num_pins="1" port_class="write_en"/>
              <output name="out" num_pins="8" port_class="data_out"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="2.448e-10" port="mem_4096x8_sp.addr" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_4096x8_sp.data" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_4096x8_sp.we" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_4096x8_sp.out" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="address1" input="memory.addr1[11:0]" output="mem_4096x8_sp.addr">
              </direct>
              <direct name="data1" input="memory.data[7:0]" output="mem_4096x8_sp.data">
              </direct>
              <direct name="writeen1" input="memory.we1" output="mem_4096x8_sp.we">
              </direct>
              <direct name="dataout1" input="mem_4096x8_sp.out" output="memory.out[7:0]">
              </direct>
              <direct name="clk" input="memory.clk" output="mem_4096x8_sp.clk">
              </direct>
            </interconnect>
          </mode>
 
          <mode name="mem_8192x4_sp">
            <pb_type name="mem_8192x4_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
              <input name="addr" num_pins="13" port_class="address"/>
              <input name="data" num_pins="4" port_class="data_in"/>
              <input name="we" num_pins="1" port_class="write_en"/>
              <output name="out" num_pins="4" port_class="data_out"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="2.448e-10" port="mem_8192x4_sp.addr" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_8192x4_sp.data" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_8192x4_sp.we" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_8192x4_sp.out" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="address1" input="memory.addr1[12:0]" output="mem_8192x4_sp.addr">
              </direct>
              <direct name="data1" input="memory.data[3:0]" output="mem_8192x4_sp.data">
              </direct>
              <direct name="writeen1" input="memory.we1" output="mem_8192x4_sp.we">
              </direct>
              <direct name="dataout1" input="mem_8192x4_sp.out" output="memory.out[3:0]">
              </direct>
              <direct name="clk" input="memory.clk" output="mem_8192x4_sp.clk">
              </direct>
            </interconnect>
          </mode>

          <mode name="mem_16384x2_sp">
            <pb_type name="mem_16384x2_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
              <input name="addr" num_pins="14" port_class="address"/>
              <input name="data" num_pins="2" port_class="data_in"/>
              <input name="we" num_pins="1" port_class="write_en"/>
              <output name="out" num_pins="2" port_class="data_out"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="2.448e-10" port="mem_16384x2_sp.addr" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_16384x2_sp.data" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_16384x2_sp.we" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_16384x2_sp.out" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="address1" input="memory.addr1[13:0]" output="mem_16384x2_sp.addr">
              </direct>
              <direct name="data1" input="memory.data[1:0]" output="mem_16384x2_sp.data">
              </direct>
              <direct name="writeen1" input="memory.we1" output="mem_16384x2_sp.we">
              </direct>
              <direct name="dataout1" input="mem_16384x2_sp.out" output="memory.out[1:0]">
              </direct>
              <direct name="clk" input="memory.clk" output="mem_16384x2_sp.clk">
              </direct>
            </interconnect>
          </mode>  
          
          <mode name="mem_32768x1_sp">
            <pb_type name="mem_32768x1_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
              <input name="addr" num_pins="15" port_class="address"/>
              <input name="data" num_pins="1" port_class="data_in"/>
              <input name="we" num_pins="1" port_class="write_en"/>
              <output name="out" num_pins="1" port_class="data_out"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="2.448e-10" port="mem_32768x1_sp.addr" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_32768x1_sp.data" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_32768x1_sp.we" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_32768x1_sp.out" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="address1" input="memory.addr1[14:0]" output="mem_32768x1_sp.addr">
              </direct>
              <direct name="data1" input="memory.data[0:0]" output="mem_32768x1_sp.data">
              </direct>
              <direct name="writeen1" input="memory.we1" output="mem_32768x1_sp.we">
              </direct>
              <direct name="dataout1" input="mem_32768x1_sp.out" output="memory.out[0:0]">
              </direct>
              <direct name="clk" input="memory.clk" output="mem_32768x1_sp.clk">
              </direct>
            </interconnect>
          </mode> 
                   
          <mode name="mem_1024x32_dp">
            <pb_type name="mem_1024x32_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
              <input name="addr1" num_pins="10" port_class="address1"/>
              <input name="addr2" num_pins="10" port_class="address2"/>
              <input name="data1" num_pins="32" port_class="data_in1"/>
              <input name="data2" num_pins="32" port_class="data_in2"/>
              <input name="we1" num_pins="1" port_class="write_en1"/>
              <input name="we2" num_pins="1" port_class="write_en2"/>
              <output name="out1" num_pins="32" port_class="data_out1"/>
              <output name="out2" num_pins="32" port_class="data_out2"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="2.448e-10" port="mem_1024x32_dp.addr1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_1024x32_dp.data1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_1024x32_dp.we1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_1024x32_dp.addr2" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_1024x32_dp.data2" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_1024x32_dp.we2" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_1024x32_dp.out1" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_1024x32_dp.out2" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="address1" input="memory.addr1[9:0]" output="mem_1024x32_dp.addr1">
              </direct>
              <direct name="address2" input="memory.addr2[9:0]" output="mem_1024x32_dp.addr2">
              </direct>
              <direct name="data1" input="memory.data[31:0]" output="mem_1024x32_dp.data1">
              </direct>
              <direct name="data2" input="memory.data[63:32]" output="mem_1024x32_dp.data2">
              </direct>
              <direct name="writeen1" input="memory.we1" output="mem_1024x32_dp.we1">
              </direct>
              <direct name="writeen2" input="memory.we2" output="mem_1024x32_dp.we2">
              </direct>
              <direct name="dataout1" input="mem_1024x32_dp.out1" output="memory.out[31:0]">
              </direct>
              <direct name="dataout2" input="mem_1024x32_dp.out2" output="memory.out[63:32]">
              </direct>
              <direct name="clk" input="memory.clk" output="mem_1024x32_dp.clk">
              </direct>
            </interconnect>
          </mode>
          
          <mode name="mem_2048x16_dp">
            <pb_type name="mem_2048x16_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
              <input name="addr1" num_pins="11" port_class="address1"/>
              <input name="addr2" num_pins="11" port_class="address2"/>
              <input name="data1" num_pins="16" port_class="data_in1"/>
              <input name="data2" num_pins="16" port_class="data_in2"/>
              <input name="we1" num_pins="1" port_class="write_en1"/>
              <input name="we2" num_pins="1" port_class="write_en2"/>
              <output name="out1" num_pins="16" port_class="data_out1"/>
              <output name="out2" num_pins="16" port_class="data_out2"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="2.448e-10" port="mem_2048x16_dp.addr1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_2048x16_dp.data1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_2048x16_dp.we1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_2048x16_dp.addr2" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_2048x16_dp.data2" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_2048x16_dp.we2" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_2048x16_dp.out1" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_2048x16_dp.out2" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="address1" input="memory.addr1[10:0]" output="mem_2048x16_dp.addr1">
              </direct>
              <direct name="address2" input="memory.addr2[10:0]" output="mem_2048x16_dp.addr2">
              </direct>
              <direct name="data1" input="memory.data[15:0]" output="mem_2048x16_dp.data1">
              </direct>
              <direct name="data2" input="memory.data[31:16]" output="mem_2048x16_dp.data2">
              </direct>
              <direct name="writeen1" input="memory.we1" output="mem_2048x16_dp.we1">
              </direct>
              <direct name="writeen2" input="memory.we2" output="mem_2048x16_dp.we2">
              </direct>
              <direct name="dataout1" input="mem_2048x16_dp.out1" output="memory.out[15:0]">
              </direct>
              <direct name="dataout2" input="mem_2048x16_dp.out2" output="memory.out[31:16]">
              </direct>
              <direct name="clk" input="memory.clk" output="mem_2048x16_dp.clk">
              </direct>
            </interconnect>
          </mode>
          
          <mode name="mem_2048x8_dp">
            <pb_type name="mem_2048x8_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
              <input name="addr1" num_pins="12" port_class="address1"/>
              <input name="addr2" num_pins="12" port_class="address2"/>
              <input name="data1" num_pins="8" port_class="data_in1"/>
              <input name="data2" num_pins="8" port_class="data_in2"/>
              <input name="we1" num_pins="1" port_class="write_en1"/>
              <input name="we2" num_pins="1" port_class="write_en2"/>
              <output name="out1" num_pins="8" port_class="data_out1"/>
              <output name="out2" num_pins="8" port_class="data_out2"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="2.448e-10" port="mem_2048x8_dp.addr1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_2048x8_dp.data1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_2048x8_dp.we1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_2048x8_dp.addr2" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_2048x8_dp.data2" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_2048x8_dp.we2" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_2048x8_dp.out1" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_2048x8_dp.out2" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="address1" input="memory.addr1[11:0]" output="mem_2048x8_dp.addr1">
              </direct>
              <direct name="address2" input="memory.addr2[11:0]" output="mem_2048x8_dp.addr2">
              </direct>
              <direct name="data1" input="memory.data[7:0]" output="mem_2048x8_dp.data1">
              </direct>
              <direct name="data2" input="memory.data[15:8]" output="mem_2048x8_dp.data2">
              </direct>
              <direct name="writeen1" input="memory.we1" output="mem_2048x8_dp.we1">
              </direct>
              <direct name="writeen2" input="memory.we2" output="mem_2048x8_dp.we2">
              </direct>
              <direct name="dataout1" input="mem_2048x8_dp.out1" output="memory.out[7:0]">
              </direct>
              <direct name="dataout2" input="mem_2048x8_dp.out2" output="memory.out[15:8]">
              </direct>
              <direct name="clk" input="memory.clk" output="mem_2048x8_dp.clk">
              </direct>
            </interconnect>
          </mode>
          <mode name="mem_8192x4_dp">
            <pb_type name="mem_8192x4_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
              <input name="addr1" num_pins="13" port_class="address1"/>
              <input name="addr2" num_pins="13" port_class="address2"/>
              <input name="data1" num_pins="4" port_class="data_in1"/>
              <input name="data2" num_pins="4" port_class="data_in2"/>
              <input name="we1" num_pins="1" port_class="write_en1"/>
              <input name="we2" num_pins="1" port_class="write_en2"/>
              <output name="out1" num_pins="4" port_class="data_out1"/>
              <output name="out2" num_pins="4" port_class="data_out2"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="2.448e-10" port="mem_8192x4_dp.addr1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_8192x4_dp.data1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_8192x4_dp.we1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_8192x4_dp.addr2" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_8192x4_dp.data2" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_8192x4_dp.we2" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_8192x4_dp.out1" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_8192x4_dp.out2" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="address1" input="memory.addr1[12:0]" output="mem_8192x4_dp.addr1">
              </direct>
              <direct name="address2" input="memory.addr2[12:0]" output="mem_8192x4_dp.addr2">
              </direct>
              <direct name="data1" input="memory.data[3:0]" output="mem_8192x4_dp.data1">
              </direct>
              <direct name="data2" input="memory.data[7:4]" output="mem_8192x4_dp.data2">
              </direct>
              <direct name="writeen1" input="memory.we1" output="mem_8192x4_dp.we1">
              </direct>
              <direct name="writeen2" input="memory.we2" output="mem_8192x4_dp.we2">
              </direct>
              <direct name="dataout1" input="mem_8192x4_dp.out1" output="memory.out[3:0]">
              </direct>
              <direct name="dataout2" input="mem_8192x4_dp.out2" output="memory.out[7:4]">
              </direct>
              <direct name="clk" input="memory.clk" output="mem_8192x4_dp.clk">
              </direct>
            </interconnect>
          </mode>
          <mode name="mem_16384x2_dp">
            <pb_type name="mem_16384x2_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
              <input name="addr1" num_pins="14" port_class="address1"/>
              <input name="addr2" num_pins="14" port_class="address2"/>
              <input name="data1" num_pins="2" port_class="data_in1"/>
              <input name="data2" num_pins="2" port_class="data_in2"/>
              <input name="we1" num_pins="1" port_class="write_en1"/>
              <input name="we2" num_pins="1" port_class="write_en2"/>
              <output name="out1" num_pins="2" port_class="data_out1"/>
              <output name="out2" num_pins="2" port_class="data_out2"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="2.448e-10" port="mem_16384x2_dp.addr1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_16384x2_dp.data1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_16384x2_dp.we1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_16384x2_dp.addr2" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_16384x2_dp.data2" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_16384x2_dp.we2" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_16384x2_dp.out1" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_16384x2_dp.out2" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="address1" input="memory.addr1[13:0]" output="mem_16384x2_dp.addr1">
              </direct>
              <direct name="address2" input="memory.addr2[13:0]" output="mem_16384x2_dp.addr2">
              </direct>
              <direct name="data1" input="memory.data[1:0]" output="mem_16384x2_dp.data1">
              </direct>
              <direct name="data2" input="memory.data[3:2]" output="mem_16384x2_dp.data2">
              </direct>
              <direct name="writeen1" input="memory.we1" output="mem_16384x2_dp.we1">
              </direct>
              <direct name="writeen2" input="memory.we2" output="mem_16384x2_dp.we2">
              </direct>
              <direct name="dataout1" input="mem_16384x2_dp.out1" output="memory.out[1:0]">
              </direct>
              <direct name="dataout2" input="mem_16384x2_dp.out2" output="memory.out[3:2]">
              </direct>
              <direct name="clk" input="memory.clk" output="mem_16384x2_dp.clk">
              </direct>
            </interconnect>
          </mode>
          
          <mode name="mem_32768x1_dp">
            <pb_type name="mem_32768x1_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
              <input name="addr1" num_pins="15" port_class="address1"/>
              <input name="addr2" num_pins="15" port_class="address2"/>
              <input name="data1" num_pins="1" port_class="data_in1"/>
              <input name="data2" num_pins="1" port_class="data_in2"/>
              <input name="we1" num_pins="1" port_class="write_en1"/>
              <input name="we2" num_pins="1" port_class="write_en2"/>
              <output name="out1" num_pins="1" port_class="data_out1"/>
              <output name="out2" num_pins="1" port_class="data_out2"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="2.448e-10" port="mem_32768x1_dp.addr1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_32768x1_dp.data1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_32768x1_dp.we1" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_32768x1_dp.addr2" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_32768x1_dp.data2" clock="clk"/>
              <T_setup value="2.448e-10" port="mem_32768x1_dp.we2" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_32768x1_dp.out1" clock="clk"/>
              <T_clock_to_Q max="1.667e-9" port="mem_32768x1_dp.out2" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="address1" input="memory.addr1[14:0]" output="mem_32768x1_dp.addr1">
              </direct>
              <direct name="address2" input="memory.addr2[14:0]" output="mem_32768x1_dp.addr2">
              </direct>
              <direct name="data1" input="memory.data[0:0]" output="mem_32768x1_dp.data1">
              </direct>
              <direct name="data2" input="memory.data[1:1]" output="mem_32768x1_dp.data2">
              </direct>
              <direct name="writeen1" input="memory.we1" output="mem_32768x1_dp.we1">
              </direct>
              <direct name="writeen2" input="memory.we2" output="mem_32768x1_dp.we2">
              </direct>
              <direct name="dataout1" input="mem_32768x1_dp.out1" output="memory.out[0:0]">
              </direct>
              <direct name="dataout2" input="mem_32768x1_dp.out2" output="memory.out[1:1]">
              </direct>
              <direct name="clk" input="memory.clk" output="mem_32768x1_dp.clk">
              </direct>
            </interconnect>
          </mode>

        <fc default_in_type="frac" default_in_val="0.15" default_out_type="frac" default_out_val="0.10"/>
        <pinlocations pattern="spread"/>
        <gridlocations>
          <loc type="col" start="2" repeat="8" priority="2"/>
        </gridlocations>
      </pb_type>


    </complexblocklist>
  </architecture>
