/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  reg [2:0] celloutsig_1_19z;
  wire [31:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [20:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~in_data[110];
  assign celloutsig_1_7z = ~((celloutsig_1_6z | celloutsig_1_1z[9]) & celloutsig_1_0z);
  assign celloutsig_0_11z = celloutsig_0_9z | ~(celloutsig_0_10z);
  assign celloutsig_1_13z = celloutsig_1_12z | celloutsig_1_10z;
  reg [18:0] _05_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 19'h00000;
    else _05_ <= { in_data[22:18], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_4z };
  assign out_data[18:0] = _05_;
  always_ff @(posedge clkin_data[160], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_1_1z[26:20], celloutsig_1_10z };
  assign celloutsig_0_0z = in_data[71:57] > in_data[33:19];
  assign celloutsig_0_2z = { in_data[15:14], celloutsig_0_0z, celloutsig_0_1z } > { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_9z = in_data[50:44] || { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_4z = in_data[86:80] < { in_data[48:44], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[72:70] < { in_data[55:54], celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[29:14] < in_data[162:147];
  assign celloutsig_1_4z = { celloutsig_1_1z[7:5], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } < in_data[149:142];
  assign celloutsig_1_9z = { celloutsig_1_3z[6:3], 1'h0, celloutsig_1_3z[1] } < celloutsig_1_1z[13:8];
  assign celloutsig_1_12z = { celloutsig_1_1z[9:1], 1'h0 } < celloutsig_1_5z[15:6];
  assign celloutsig_0_14z = celloutsig_0_6z & ~(celloutsig_0_13z);
  assign celloutsig_0_15z = { celloutsig_0_12z[3:0], celloutsig_0_3z } % { 1'h1, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_5z = - { in_data[143:124], celloutsig_1_2z };
  assign celloutsig_0_7z = celloutsig_0_1z & celloutsig_0_4z;
  assign celloutsig_1_18z = ~^ { celloutsig_1_1z[25:19], celloutsig_1_13z, _00_ };
  assign celloutsig_0_10z = ~^ celloutsig_0_5z[10:2];
  assign celloutsig_1_10z = ~^ { celloutsig_1_1z[15:9], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_3z = ^ { in_data[75:59], celloutsig_0_0z };
  assign celloutsig_0_13z = ^ { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_1_6z = ^ { celloutsig_1_1z[31:28], celloutsig_1_2z };
  assign celloutsig_0_12z = { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z } << in_data[60:52];
  always_latch
    if (clkin_data[128]) celloutsig_1_19z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_19z = { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_10z };
  always_latch
    if (clkin_data[64]) celloutsig_0_5z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_5z = { in_data[43:34], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_6z = ~((celloutsig_0_3z & celloutsig_0_1z) | (in_data[91] & celloutsig_0_1z));
  assign celloutsig_1_1z[31:1] = in_data[134:104] ^ { in_data[182:156], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign { celloutsig_1_3z[12:4], celloutsig_1_3z[1], celloutsig_1_3z[3] } = { celloutsig_1_1z[20:12], celloutsig_1_0z, celloutsig_1_0z } ^ { celloutsig_1_1z[31:23], celloutsig_1_2z, celloutsig_1_1z[22] };
  assign celloutsig_1_1z[0] = 1'h0;
  assign { celloutsig_1_3z[2], celloutsig_1_3z[0] } = { 1'h0, celloutsig_1_3z[1] };
  assign { out_data[128], out_data[98:96], out_data[36:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z };
endmodule
