---  
tags:  
  - verilog  
  - dataflow  
share: "true"  
github_title: 2024-10-21-dataflow-modeling  
title: 4. Dataflow Modeling  
date: 2024-10-21  
categories:  
  - Lecture Notes  
  - Digital System Design  
---  
Dataflow modelingì€ primitive gate ëŒ€ì‹  operatorë¥¼ ì“°ëŠ” ì„¤ê³„ ë°©ì‹ì´ë‹¤.  
  
## Continuous Assignment  
  
- netì— ê°’ì„ driveí•˜ëŠ” ê²ƒ  
- always active - RHSê°€ ë³€í•˜ë©´ ê°’ì´ í•­ìƒ ë°”ë€ë‹¤.  
- combination logicì— ìœ ìš©  
  
```verilog  
assign [drive_strength] [delay] <net_expression> =   
different signals or constant value  
```  
  
```verilog  
wire out;  
assign out = 1'b1; // explicit (ê¸°ë³¸ì ì¸ continuous assignment)  
  
wire out = 1'b1; // implicit  
  
assign out = 1'b; // implicitily makes wire  
```  
  
- netì€ í•œë²ˆë§Œ declareë˜ì–´ì•¼í•¨  
  
---  
  
## Delays  
  
evaluationê³¼ assignment ì‚¬ì´ì˜ ì‹œê°„ ê°„ê²©  
  
- regular continuous  
- implicit continuous  
- net delay  
  
ì‹œë®¬ë ˆì´ì…˜ì—ì„œë„ ì“¸ ìˆ˜ ìˆëŠ”ë°,  
  
- Inertial delay  
    - ì†Œì ë‚´ì˜ RC (ë‚´ë¶€ delay)ë¥¼ êµ¬í˜„  
- Transport delay  
    - net delayì™€ ê°™ìŒ  
  
---  
  
### Inertial delay  
  
```verilog  
wire in1, in2, out  
assign #10 out = in1 & in2;  
  
ë˜ëŠ”  
  
wire #10 out = in1 & in2; // assignì´ ìƒëµë˜ì—ˆë‹¤ê³  ê°€ì •  
```  
  
in1ê³¼ in2ê°€ T ~ T+12ê¹Œì§€ ìœ ì§€ë˜ëŠ” ì‹ í˜¸ë¼ê³  í•˜ì.  
  
outì€ T+10ë¶€í„° T+22ê¹Œì§€ ìœ ì§€ëœë‹¤.  
  
ë§Œì•½, T ~ T+2ê¹Œì§€, ì¦‰ delayë³´ë‹¤ ì§€ì†ì‹œê°„ì´ ì§§ë‹¤ë©´  
  
ì´ëŠ” outì— ë°˜ì˜ë˜ì§€ ì•ŠëŠ”ë‹¤.  
  
â†’ Inertial delayëŠ” íšŒë¡œ ì†Œìê°€ ìŠ¤íŒŒì´  
  
### Net delay  
  
```verilog  
wire #10 out;  
```  
  
ì´ëŸ¬ë©´ í•´ë‹¹ netì˜ delayê°€ ëœë‹¤.  
  
in1, in2 ì§€ì†ì‹œê°„ì— ê´€ê³„ì—†ì´ ë¬´ì¡°ê±´ 10ì´ˆ í›„ì— ì¶œë ¥ëœë‹¤.  
  
---  
  
## Operators  
  
### Operators  
  
ë‹¤ë¥¸ê±´ Cì™€ ë˜‘ê°™ê³ , ì•Œì•„ë‘˜ ê²ƒë§Œ ì ê² ë‹¤.  
  
- << : logical left shift  
      
- > > : logical right shift  
      
- <<< : arithmetical left shift  
      
- > > > : arithmetic right shift : sign ë¶€í˜¸ë¥¼ ìœ ì§€í•´ì¤€ë‹¤.  
      
- &, |, ^ë¥¼ ì•ì— ì“´ë‹¤ = Reduction, ë²¡í„°ë¥¼ ìŠ¤ì¹¼ë¼ í•˜ë‚˜ë¡œ ì••ì¶•ì‹œí‚´.  
      
    - ex) &4â€™b0001 = 0  
- &ë¥¼ í•˜ë‚˜ë§Œ ê°€ìš´ë° ì“´ë‹¤ = bitwise operation  
      
    - ex) 4â€™b0001 & 4â€™b1101 = 0001  
- &&ë¡œ ì“´ë‹¤ = ê°’ìœ¼ë¡œ ë³´ê³  ê³„ì‚°  
      
    - ex) 110 && 101 = 1  
- === : case sensitive equality  
      
  
---  
  
### Constants  
  
ìƒìˆ˜ì—ëŠ” ì„¸ê°€ì§€ íƒ€ì…ì´ ìˆë‹¤.  
  
- real  
- integer  
- string  
  
regì™€ ë‹¤ë¥´ê²Œ integerëŠ”â€¦  
  
- ê¸°ë³¸ì ìœ¼ë¡œ 32ë¹„íŠ¸ â€˜signedâ€™ ê°’ì´ë‹¤.  
  
**Base format notation**  
  
- ê¸°ë³¸ì ìœ¼ë¡œ unsignedì„.  
      
    - 16â€™babcd = 1010_1011_1100_1101  
    - 2006 = 32bit decimal  
    - 4â€™sb1001 = 1001ì„ signedë¡œ í•´ì„í•˜ë¼. -0111, ì¦‰ -7  
    - 5â€™sb1001 = 01001ì„ signedë¡œ í•´ì„í•˜ë¼. +1001 ì¦‰, 9  
    - -4â€™sb1001 = 1001ì„ signìœ¼ë¡œ í•´ì„í•˜ê³  ë¶€í˜¸ë¥¼ ë°”ê¾¸ì–´ë¼.  
        - -(-0111) = 7  
      
    â‡’ s í‘œì‹œëŠ” ê²°êµ­ ì–´ë–»ê²Œ í•´ì„í•˜ëŠëƒì— ëŒ€í•œ ë¬¸ì œì´ë‹¤.  
      
  
More examples  
  
- 4â€™shf = (1111)ì„ signedë¡œ í•´ì„í•˜ì‹œì˜¤ = -0001 = -1  
- 3â€™sd12 = (1)100 ì„ signedë¡œ í•´ì„í•˜ì‹œì˜¤. = -100 = -4  
- -4â€™sd12 = 1100ì„ signedë¡œ í•´ì„í•˜ê³  ë¶€í˜¸ë¥¼ ë°”ê¾¸ì‹œì˜¤. = -0100 = -(-4) = 4  
- -4â€™sb0010 = -0010 = -2  
  
---  
  
## Variable Data types  
  
(1) reg  
  
unsigned by default  
  
```verilog  
reg a, b;  
reg [7:0] data_a; // MSB ... LSB  
reg [0:7] data_b; // LSB ... MSB  
```  
  
<aside> ğŸ“–  
  
data_b = data_a í•˜ë©´ ì˜¤ë¥˜ë‚˜ë‚˜?  
  
</aside>  
  
(2) integer  
  
ê¸°ë³¸ 32ë¹„íŠ¸ decimal ê°’.  
  
â†’ ì–˜ëŠ” rangeë¥¼ ì“¸ ìˆ˜ ì—†ë‹¤. ì´ë¯¸ ë²¡í„°ì´ë‹¤. ì¦‰, integer [1:0] aê°€ ë¶ˆê°€í•¨.  
  
```verilog  
integer i, j;  
integer array [7:0] // 8ê°œì˜ ì •ìˆ˜ ë°°ì—´  
```  
  
(3) time  
  
ì‹œë®¬ë ˆì´ì…˜ íƒ€ì„ ì •ë³´ ì €ì¥ìš©. unsigned integerì´ê³  64ë¹„íŠ¸ ì €ì¥í•¨.  
  
(4) real, realtime  
  
ê¸°ë³¸ì ìœ¼ë¡œ ì‹¤ìˆ˜ ê°’.  
  
range ì •ì˜ ë¶ˆê°€.  
  
---  
  
## Vectors  
  
- endiannes [high: low] or [low:high]  
  
ë‘˜ë‹¤ ìƒê´€ì—†ëŠ”ë° ê¸°ë³¸ìœ¼ë¡œ [high:low]ê°€ ì§ê´€ì ì„.  
  
â†’ ë‹¤ë¥¸ ê³³ì— ì“¸ ë•Œì—ë„ ìˆœì„œë¥¼ ë§ì¶°ì•¼í•˜ê³  ë§ì¶”ì§€ ì•Šìœ¼ë©´ ì»´íŒŒì¼ ì—ëŸ¬ë‚¨.  
  
---  
  
### Bit-select, part-select  
  
(ì—¬ê¸°ì„œëŠ” integerê¹Œì§€ í—ˆìš©)  
  
- wire [15:0] h_to_l;  
    - h_to_l[8+:8] â‡’ 8 9 10 11 12 13 14 15, ì¦‰ [15:8]  
    - h_to_l[7-:8] â‡’ 7 6 5 4 3 2 1 0 [0:7]  
- wire [0:15] l_to_h;  
    - l_to_h[8+:8] â‡’ 8 9 10 11 12 13 14 15  
  
ì´ëŸ°ì‹ìœ¼ë¡œ selectí•œë‹¤.  
  
---  
  
### Array  
  
vectorì™€ size ì“°ëŠ” ë¶€ë¶„ì´ ë‹¤ë¦„ì— ì£¼ì˜!!  
  
```verilog  
reg a [1:0] // 1-d array  
wire [7:0] mem [15:0] // 16 of 8-bit array  
  
reg [3:0] state [3:0];  
state[1:0] = {4'b0000, 4'b1111}; // illegal!. vectorì—ì„œë§Œ ê°€ëŠ¥  
```  
  
---  
  
## Relational Operators  
  
operand ì¤‘ í•˜ë‚˜ë§Œ unsignedë©´ ê·¸ ì‹ì€ ë‘˜ë‹¤ unsignedë¡œ ì²˜ë¦¬ë¨.  
  
```verilog  
wire signed [3:0] a = -4'd4;  
wire unsigned [3:0] b = 4'd5;  
  
a = 1100  
b = 0101  
a > b = true! (unsignedë¡œ ì²˜ë¦¬ë¨)  
```  
  
<aside> ğŸ“–  
  
displayì—ì„œ signedë¡œ í•˜ê³  ì‹¶ë‹¤ë©´ ì–´ë–»ê²Œ í•´ì•¼í• ê¹Œ  
  
</aside>  
  
ë§Œì•½ ì‚¬ì´ì¦ˆê°€ ë‹¤ë¥´ë‹¤ë©´,  
  
- ë‘˜ë‹¤ signedì˜€ë‹¤? â†’ sign-bit extension + signed comparison  
- ì–´ëŠ í•˜ë‚˜ê°€ unsignedì˜€ë‹¤? â†’ zero-bit extension  
  
---  
  
## Equality  
  
== ëŠ” bit-by-bit operation.  
  
ì‚¬ì´ì¦ˆê°€ ë‹¤ë¥´ë‹¤ë©´ sign-bit or zero-padding  
  
===ëŠ” xì™€ zë„ ì²´í¬í•˜ëŠ”ë° í•©ì„± ê°€ëŠ¥í•˜ì§€ ì•ŠìŒ.  
  
<aside> ğŸ“–  
  
ê·¸ë ‡ë‹¤ë©´ signed 2â€™b11 == signed 3â€™b111 ì€ trueì§€ë§Œ, signed 2â€™b11 == 3â€™b111ì€ falseì´ê² êµ°.  
  
</aside>  
  
---  
  
### Concatenation, Replication  
  
```verilog  
module four_bit_adder  
(input [3:0] x, input [3:0] y, input cin, output [3:0] sum, output cout);  
  
assign { cout, sum } = x + y + cin;  
  
endmodule;  
  
```  
  
```verilog  
module twos_adder  
(input [3:0] x; input [3:0] y, input c_in, output [3:0] sum, output cout);  
wire [3:0] t;  
assign t = y ^ {4(c_in)};  
assign {cout, sum} = x + t + c_in; // t + c_in is -y when c_in = 1  
endmodule  
```  
  
---  
  
## Conditional Operator  
  
- expression ? true_exp : false_exp;  
  
ì¡°ê±´ì— ë”°ë¼ evaluateëœë‹¤. ì¦‰, conditional expressionì´ ev â†’ ê²°ê³¼ì— ë”°ë¼ true ë˜ëŠ” false expressionì´ evaluateëœë‹¤.  
  
<aside> ğŸ“–  
  
ê·¸ëŸ¬ë©´ always@(posedge clk) begin  
  
condition < = 1â€™b1;  
  
result < = (condition == 1â€™b1 ? a : b);  
  
end ëŠ” ì–´ë–¤ ìˆœì„œë¡œ evaluationë ê¹Œ?  
  
</aside>  
  
---  
  
## Reduction  
  
- vectorë¥¼ scalarë¡œ í•©ì³ì¤Œ.  
- bit-by-bitìœ¼ë¡œ ì˜¤ë¥¸ìª½ë¶€í„° ì™¼ìª½ìœ¼ë¡œ ê³„ì‚°.  
- parityì— ìœ ìš©  
  
---  
  
## Logical  
  
- ê° ê°’ì„ truthy, falsyí•˜ê²Œ ë³´ê³  ê³„ì‚°  
  
ex) a = 123 || 0 â‡’ 1;  
  
- x, zëŠ” falsyí•˜ì§€ë§Œ, xë¡œ ê³„ì‚°ë  ê²ƒì„.  
- negationì€ ! ì„ì— ìœ ì˜  
  
---  
  
## Bitwise operator  
  
- negationì€ ~ì„ì— ìœ ì˜  
- ê¸¸ì´ê°€ ë‹¤ë¥´ë©´ zero padding or signed extension.  
  
---  
  
## Shift  
  
- Logical : Bitwise, vacant will be zero  
- Arithmetic: <<< >>>  
    - left shiftëŠ” ë¹ˆ ê³³ì— 0ì´ ë“¤ì–´ì˜¨ë‹¤. ì¦‰, ë¶€í˜¸ê°€ ë³´ì¡´ë˜ì§€ ì•ŠëŠ”ë‹¤.  
    - right shiftëŠ” signë¶€í˜¸ë¥¼ ë³µë¶™í•œë‹¤.  
        - ì •í™•íˆëŠ”, signed ë¡œ ì €ì¥ë˜ì—ˆëŠ”ì§€ ì—¬ë¶€ì— ë”°ë¼ 0ì¸ì§€ 1ì¸ì§€ë¥¼ ê²°ì •í•œë‹¤.  
  
```verilog  
-4d'3  = 1011 = display = '13' = >>> = 0110  
-4s'd3 = 1011 = display = '-3' = >>> = 1101  
```