TimeQuest Timing Analyzer report for bus2627
Fri Oct 20 13:28:35 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK2'
 13. Slow 1200mV 85C Model Setup: 'CLK3'
 14. Slow 1200mV 85C Model Setup: 'CLK1'
 15. Slow 1200mV 85C Model Setup: 'CLK4'
 16. Slow 1200mV 85C Model Hold: 'CLK3'
 17. Slow 1200mV 85C Model Hold: 'CLK1'
 18. Slow 1200mV 85C Model Hold: 'CLK4'
 19. Slow 1200mV 85C Model Hold: 'CLK2'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CLK2'
 28. Slow 1200mV 0C Model Setup: 'CLK3'
 29. Slow 1200mV 0C Model Setup: 'CLK1'
 30. Slow 1200mV 0C Model Setup: 'CLK4'
 31. Slow 1200mV 0C Model Hold: 'CLK1'
 32. Slow 1200mV 0C Model Hold: 'CLK3'
 33. Slow 1200mV 0C Model Hold: 'CLK4'
 34. Slow 1200mV 0C Model Hold: 'CLK2'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CLK3'
 42. Fast 1200mV 0C Model Setup: 'CLK1'
 43. Fast 1200mV 0C Model Setup: 'CLK2'
 44. Fast 1200mV 0C Model Setup: 'CLK4'
 45. Fast 1200mV 0C Model Hold: 'CLK3'
 46. Fast 1200mV 0C Model Hold: 'CLK4'
 47. Fast 1200mV 0C Model Hold: 'CLK1'
 48. Fast 1200mV 0C Model Hold: 'CLK2'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; bus2627                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE55F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.8%      ;
;     Processor 3            ;   0.6%      ;
;     Processors 4-16        ;   0.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; CLK1       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK1 } ;
; CLK2       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK2 } ;
; CLK3       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK3 } ;
; CLK4       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK4 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 162.39 MHz ; 162.39 MHz      ; CLK3       ;                                                               ;
; 511.51 MHz ; 250.0 MHz       ; CLK1       ; limit due to minimum period restriction (max I/O toggle rate) ;
; 612.37 MHz ; 250.0 MHz       ; CLK2       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK2  ; -5.314 ; -39.545            ;
; CLK3  ; -5.158 ; -5.461             ;
; CLK1  ; -5.045 ; -36.900            ;
; CLK4  ; -4.999 ; -37.618            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK3  ; 0.405 ; 0.000              ;
; CLK1  ; 0.450 ; 0.000              ;
; CLK4  ; 0.516 ; 0.000              ;
; CLK2  ; 0.951 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK3  ; -3.201 ; -12.603                          ;
; CLK1  ; -3.000 ; -14.896                          ;
; CLK2  ; -3.000 ; -14.896                          ;
; CLK4  ; -3.000 ; -14.896                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK2'                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; -5.314 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|12 ; CLK3         ; CLK2        ; 1.000        ; -0.517     ; 5.788      ;
; -5.237 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|16 ; CLK3         ; CLK2        ; 1.000        ; -0.520     ; 5.708      ;
; -5.175 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|14 ; CLK3         ; CLK2        ; 1.000        ; -0.517     ; 5.649      ;
; -4.950 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|19 ; CLK3         ; CLK2        ; 1.000        ; -0.520     ; 5.421      ;
; -4.900 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|13 ; CLK3         ; CLK2        ; 1.000        ; -0.517     ; 5.374      ;
; -4.843 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|18 ; CLK3         ; CLK2        ; 1.000        ; -0.510     ; 5.324      ;
; -4.565 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|15 ; CLK3         ; CLK2        ; 1.000        ; -0.510     ; 5.046      ;
; -4.561 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|17 ; CLK3         ; CLK2        ; 1.000        ; -0.510     ; 5.042      ;
; -1.508 ; Reg8:R0|15                                                                                               ; Reg8:AR|15 ; CLK1         ; CLK2        ; 1.000        ; -0.583     ; 1.916      ;
; -1.355 ; Reg8:R0|17                                                                                               ; Reg8:AR|17 ; CLK1         ; CLK2        ; 1.000        ; -0.583     ; 1.763      ;
; -1.337 ; Reg8:R0|13                                                                                               ; Reg8:AR|13 ; CLK1         ; CLK2        ; 1.000        ; -0.405     ; 1.923      ;
; -1.317 ; Reg8:R0|19                                                                                               ; Reg8:AR|19 ; CLK1         ; CLK2        ; 1.000        ; -0.390     ; 1.918      ;
; -1.311 ; Reg8:R0|18                                                                                               ; Reg8:AR|18 ; CLK1         ; CLK2        ; 1.000        ; -0.583     ; 1.719      ;
; -1.134 ; Reg8:R0|14                                                                                               ; Reg8:AR|14 ; CLK1         ; CLK2        ; 1.000        ; -0.405     ; 1.720      ;
; -1.116 ; Reg8:R0|16                                                                                               ; Reg8:AR|16 ; CLK1         ; CLK2        ; 1.000        ; -0.390     ; 1.717      ;
; -1.113 ; Reg8:R0|12                                                                                               ; Reg8:AR|12 ; CLK1         ; CLK2        ; 1.000        ; -0.405     ; 1.699      ;
; -0.633 ; Reg8:AR|17                                                                                               ; Reg8:AR|17 ; CLK2         ; CLK2        ; 1.000        ; -0.085     ; 1.549      ;
; -0.451 ; Reg8:AR|19                                                                                               ; Reg8:AR|19 ; CLK2         ; CLK2        ; 1.000        ; -0.086     ; 1.366      ;
; -0.451 ; Reg8:AR|18                                                                                               ; Reg8:AR|18 ; CLK2         ; CLK2        ; 1.000        ; -0.085     ; 1.367      ;
; -0.451 ; Reg8:AR|13                                                                                               ; Reg8:AR|13 ; CLK2         ; CLK2        ; 1.000        ; -0.085     ; 1.367      ;
; -0.450 ; Reg8:AR|14                                                                                               ; Reg8:AR|14 ; CLK2         ; CLK2        ; 1.000        ; -0.085     ; 1.366      ;
; -0.449 ; Reg8:AR|16                                                                                               ; Reg8:AR|16 ; CLK2         ; CLK2        ; 1.000        ; -0.086     ; 1.364      ;
; -0.448 ; Reg8:AR|15                                                                                               ; Reg8:AR|15 ; CLK2         ; CLK2        ; 1.000        ; -0.085     ; 1.364      ;
; -0.421 ; Reg8:AR|12                                                                                               ; Reg8:AR|12 ; CLK2         ; CLK2        ; 1.000        ; -0.085     ; 1.337      ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK3'                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.158 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK3         ; CLK3        ; 1.000        ; -0.040     ; 6.186      ;
; -1.241 ; Reg8:R0|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; -0.003     ; 2.276      ;
; -1.210 ; Reg8:R0|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; -0.188     ; 2.060      ;
; -1.201 ; Reg8:R0|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; 0.015      ; 2.254      ;
; -1.065 ; Reg8:R0|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; -0.188     ; 1.915      ;
; -1.003 ; Reg8:R0|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; -0.003     ; 2.038      ;
; -1.001 ; Reg8:R0|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; -0.003     ; 2.036      ;
; -0.967 ; Reg8:R0|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; 0.015      ; 2.020      ;
; -0.933 ; Reg8:R0|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; -0.188     ; 1.783      ;
; -0.437 ; Reg8:AR|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; 0.277      ; 1.752      ;
; -0.388 ; Reg8:AR|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; 0.284      ; 1.710      ;
; -0.387 ; Reg8:AR|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; 0.284      ; 1.709      ;
; -0.382 ; Reg8:AR|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; 0.284      ; 1.704      ;
; -0.380 ; Reg8:AR|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; 0.286      ; 1.704      ;
; -0.367 ; Reg8:AR|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; 0.286      ; 1.691      ;
; -0.303 ; Reg8:AR|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; 0.279      ; 1.620      ;
; -0.236 ; Reg8:AR|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; 0.277      ; 1.551      ;
; -0.224 ; Reg8:AR|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; 0.277      ; 1.539      ;
; -0.224 ; Reg8:AR|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; 0.270      ; 1.532      ;
; -0.216 ; Reg8:AR|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; 0.279      ; 1.533      ;
; -0.211 ; Reg8:AR|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; 0.277      ; 1.526      ;
; -0.205 ; Reg8:AR|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; 0.270      ; 1.513      ;
; -0.199 ; Reg8:AR|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; 0.277      ; 1.514      ;
; -0.038 ; Reg8:AR|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; 0.277      ; 1.353      ;
; 0.052  ; Reg8:AR|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; 0.270      ; 1.256      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK1'                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; -5.045 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|12 ; CLK3         ; CLK1        ; 1.000        ; -0.247     ; 5.789      ;
; -4.981 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|16 ; CLK3         ; CLK1        ; 1.000        ; -0.264     ; 5.708      ;
; -4.906 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|14 ; CLK3         ; CLK1        ; 1.000        ; -0.247     ; 5.650      ;
; -4.693 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|19 ; CLK3         ; CLK1        ; 1.000        ; -0.264     ; 5.420      ;
; -4.628 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|13 ; CLK3         ; CLK1        ; 1.000        ; -0.247     ; 5.372      ;
; -4.401 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|18 ; CLK3         ; CLK1        ; 1.000        ; -0.069     ; 5.323      ;
; -4.127 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|15 ; CLK3         ; CLK1        ; 1.000        ; -0.069     ; 5.049      ;
; -4.119 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|17 ; CLK3         ; CLK1        ; 1.000        ; -0.069     ; 5.041      ;
; -0.955 ; Reg8:R0|15                                                                                               ; Reg8:R0|15 ; CLK1         ; CLK1        ; 1.000        ; -0.057     ; 1.919      ;
; -0.954 ; Reg8:R0|13                                                                                               ; Reg8:R0|13 ; CLK1         ; CLK1        ; 1.000        ; -0.055     ; 1.920      ;
; -0.953 ; Reg8:R0|19                                                                                               ; Reg8:R0|19 ; CLK1         ; CLK1        ; 1.000        ; -0.056     ; 1.918      ;
; -0.798 ; Reg8:R0|17                                                                                               ; Reg8:R0|17 ; CLK1         ; CLK1        ; 1.000        ; -0.057     ; 1.762      ;
; -0.755 ; Reg8:R0|18                                                                                               ; Reg8:R0|18 ; CLK1         ; CLK1        ; 1.000        ; -0.057     ; 1.719      ;
; -0.755 ; Reg8:R0|14                                                                                               ; Reg8:R0|14 ; CLK1         ; CLK1        ; 1.000        ; -0.055     ; 1.721      ;
; -0.752 ; Reg8:R0|16                                                                                               ; Reg8:R0|16 ; CLK1         ; CLK1        ; 1.000        ; -0.056     ; 1.717      ;
; -0.734 ; Reg8:R0|12                                                                                               ; Reg8:R0|12 ; CLK1         ; CLK1        ; 1.000        ; -0.055     ; 1.700      ;
; -0.238 ; Reg8:AR|19                                                                                               ; Reg8:R0|19 ; CLK2         ; CLK1        ; 1.000        ; 0.137      ; 1.366      ;
; -0.236 ; Reg8:AR|16                                                                                               ; Reg8:R0|16 ; CLK2         ; CLK1        ; 1.000        ; 0.137      ; 1.364      ;
; -0.235 ; Reg8:AR|17                                                                                               ; Reg8:R0|17 ; CLK2         ; CLK1        ; 1.000        ; 0.323      ; 1.549      ;
; -0.224 ; Reg8:AR|14                                                                                               ; Reg8:R0|14 ; CLK2         ; CLK1        ; 1.000        ; 0.152      ; 1.367      ;
; -0.221 ; Reg8:AR|13                                                                                               ; Reg8:R0|13 ; CLK2         ; CLK1        ; 1.000        ; 0.152      ; 1.364      ;
; -0.195 ; Reg8:AR|12                                                                                               ; Reg8:R0|12 ; CLK2         ; CLK1        ; 1.000        ; 0.152      ; 1.338      ;
; -0.053 ; Reg8:AR|18                                                                                               ; Reg8:R0|18 ; CLK2         ; CLK1        ; 1.000        ; 0.323      ; 1.367      ;
; -0.053 ; Reg8:AR|15                                                                                               ; Reg8:R0|15 ; CLK2         ; CLK1        ; 1.000        ; 0.323      ; 1.367      ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK4'                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; -4.999 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|12 ; CLK3         ; CLK4        ; 1.000        ; 0.004      ; 5.994      ;
; -4.950 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|16 ; CLK3         ; CLK4        ; 1.000        ; 0.004      ; 5.945      ;
; -4.882 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|14 ; CLK3         ; CLK4        ; 1.000        ; 0.004      ; 5.877      ;
; -4.777 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|19 ; CLK3         ; CLK4        ; 1.000        ; 0.004      ; 5.772      ;
; -4.744 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|18 ; CLK3         ; CLK4        ; 1.000        ; -0.058     ; 5.677      ;
; -4.611 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|13 ; CLK3         ; CLK4        ; 1.000        ; 0.004      ; 5.606      ;
; -4.346 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|17 ; CLK3         ; CLK4        ; 1.000        ; -0.058     ; 5.279      ;
; -4.309 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|15 ; CLK3         ; CLK4        ; 1.000        ; -0.058     ; 5.242      ;
; -1.240 ; Reg8:R0|15                                                                                               ; Reg8:LED0|15 ; CLK1         ; CLK4        ; 1.000        ; -0.131     ; 2.100      ;
; -1.201 ; Reg8:R0|18                                                                                               ; Reg8:LED0|18 ; CLK1         ; CLK4        ; 1.000        ; -0.131     ; 2.061      ;
; -1.140 ; Reg8:R0|17                                                                                               ; Reg8:LED0|17 ; CLK1         ; CLK4        ; 1.000        ; -0.131     ; 2.000      ;
; -1.132 ; Reg8:R0|19                                                                                               ; Reg8:LED0|19 ; CLK1         ; CLK4        ; 1.000        ; 0.134      ; 2.257      ;
; -1.026 ; Reg8:R0|13                                                                                               ; Reg8:LED0|13 ; CLK1         ; CLK4        ; 1.000        ; 0.116      ; 2.133      ;
; -0.785 ; Reg8:R0|14                                                                                               ; Reg8:LED0|14 ; CLK1         ; CLK4        ; 1.000        ; 0.116      ; 1.892      ;
; -0.771 ; Reg8:R0|16                                                                                               ; Reg8:LED0|16 ; CLK1         ; CLK4        ; 1.000        ; 0.134      ; 1.896      ;
; -0.758 ; Reg8:R0|12                                                                                               ; Reg8:LED0|12 ; CLK1         ; CLK4        ; 1.000        ; 0.116      ; 1.865      ;
; -0.405 ; Reg8:AR|17                                                                                               ; Reg8:LED0|17 ; CLK2         ; CLK4        ; 1.000        ; 0.334      ; 1.730      ;
; -0.384 ; Reg8:AR|18                                                                                               ; Reg8:LED0|18 ; CLK2         ; CLK4        ; 1.000        ; 0.334      ; 1.709      ;
; -0.309 ; Reg8:AR|19                                                                                               ; Reg8:LED0|19 ; CLK2         ; CLK4        ; 1.000        ; 0.405      ; 1.705      ;
; -0.212 ; Reg8:AR|15                                                                                               ; Reg8:LED0|15 ; CLK2         ; CLK4        ; 1.000        ; 0.334      ; 1.537      ;
; -0.173 ; Reg8:AR|16                                                                                               ; Reg8:LED0|16 ; CLK2         ; CLK4        ; 1.000        ; 0.405      ; 1.569      ;
; -0.172 ; Reg8:AR|13                                                                                               ; Reg8:LED0|13 ; CLK2         ; CLK4        ; 1.000        ; 0.403      ; 1.566      ;
; -0.167 ; Reg8:AR|14                                                                                               ; Reg8:LED0|14 ; CLK2         ; CLK4        ; 1.000        ; 0.403      ; 1.561      ;
; -0.118 ; Reg8:AR|12                                                                                               ; Reg8:LED0|12 ; CLK2         ; CLK4        ; 1.000        ; 0.403      ; 1.512      ;
+--------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK3'                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.405 ; Reg8:AR|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.510      ; 1.199      ;
; 0.506 ; Reg8:AR|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.517      ; 1.307      ;
; 0.609 ; Reg8:AR|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.510      ; 1.403      ;
; 0.614 ; Reg8:AR|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.517      ; 1.415      ;
; 0.617 ; Reg8:AR|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.517      ; 1.418      ;
; 0.621 ; Reg8:AR|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.520      ; 1.425      ;
; 0.628 ; Reg8:AR|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.510      ; 1.422      ;
; 0.646 ; Reg8:AR|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.517      ; 1.447      ;
; 0.649 ; Reg8:AR|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.517      ; 1.450      ;
; 0.709 ; Reg8:AR|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.520      ; 1.513      ;
; 0.793 ; Reg8:AR|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.527      ; 1.604      ;
; 0.799 ; Reg8:AR|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.527      ; 1.610      ;
; 0.810 ; Reg8:AR|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.524      ; 1.618      ;
; 0.816 ; Reg8:AR|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.524      ; 1.624      ;
; 0.817 ; Reg8:AR|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.524      ; 1.625      ;
; 0.848 ; Reg8:AR|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.517      ; 1.649      ;
; 1.273 ; Reg8:R0|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.076      ; 1.633      ;
; 1.304 ; Reg8:R0|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.271      ; 1.859      ;
; 1.321 ; Reg8:R0|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.254      ; 1.859      ;
; 1.327 ; Reg8:R0|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.254      ; 1.865      ;
; 1.410 ; Reg8:R0|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.076      ; 1.770      ;
; 1.511 ; Reg8:R0|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.271      ; 2.066      ;
; 1.545 ; Reg8:R0|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.076      ; 1.905      ;
; 1.550 ; Reg8:R0|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.254      ; 2.088      ;
; 4.452 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK3         ; CLK3        ; 0.000        ; 0.054      ; 4.760      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK1'                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; 0.450 ; Reg8:AR|18                                                                                               ; Reg8:R0|18 ; CLK2         ; CLK1        ; 0.000        ; 0.583      ; 1.275      ;
; 0.451 ; Reg8:AR|15                                                                                               ; Reg8:R0|15 ; CLK2         ; CLK1        ; 0.000        ; 0.583      ; 1.276      ;
; 0.589 ; Reg8:AR|17                                                                                               ; Reg8:R0|17 ; CLK2         ; CLK1        ; 0.000        ; 0.583      ; 1.414      ;
; 0.602 ; Reg8:AR|12                                                                                               ; Reg8:R0|12 ; CLK2         ; CLK1        ; 0.000        ; 0.405      ; 1.249      ;
; 0.626 ; Reg8:AR|13                                                                                               ; Reg8:R0|13 ; CLK2         ; CLK1        ; 0.000        ; 0.405      ; 1.273      ;
; 0.628 ; Reg8:AR|14                                                                                               ; Reg8:R0|14 ; CLK2         ; CLK1        ; 0.000        ; 0.405      ; 1.275      ;
; 0.641 ; Reg8:AR|16                                                                                               ; Reg8:R0|16 ; CLK2         ; CLK1        ; 0.000        ; 0.390      ; 1.273      ;
; 0.642 ; Reg8:AR|19                                                                                               ; Reg8:R0|19 ; CLK2         ; CLK1        ; 0.000        ; 0.390      ; 1.274      ;
; 1.195 ; Reg8:R0|12                                                                                               ; Reg8:R0|12 ; CLK1         ; CLK1        ; 0.000        ; 0.055      ; 1.462      ;
; 1.218 ; Reg8:R0|16                                                                                               ; Reg8:R0|16 ; CLK1         ; CLK1        ; 0.000        ; 0.056      ; 1.486      ;
; 1.219 ; Reg8:R0|18                                                                                               ; Reg8:R0|18 ; CLK1         ; CLK1        ; 0.000        ; 0.057      ; 1.488      ;
; 1.222 ; Reg8:R0|14                                                                                               ; Reg8:R0|14 ; CLK1         ; CLK1        ; 0.000        ; 0.055      ; 1.489      ;
; 1.346 ; Reg8:R0|17                                                                                               ; Reg8:R0|17 ; CLK1         ; CLK1        ; 0.000        ; 0.057      ; 1.615      ;
; 1.487 ; Reg8:R0|19                                                                                               ; Reg8:R0|19 ; CLK1         ; CLK1        ; 0.000        ; 0.056      ; 1.755      ;
; 1.487 ; Reg8:R0|15                                                                                               ; Reg8:R0|15 ; CLK1         ; CLK1        ; 0.000        ; 0.057      ; 1.756      ;
; 1.490 ; Reg8:R0|13                                                                                               ; Reg8:R0|13 ; CLK1         ; CLK1        ; 0.000        ; 0.055      ; 1.757      ;
; 4.309 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|15 ; CLK3         ; CLK1        ; 0.000        ; 0.195      ; 4.746      ;
; 4.339 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|17 ; CLK3         ; CLK1        ; 0.000        ; 0.195      ; 4.776      ;
; 4.582 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|18 ; CLK3         ; CLK1        ; 0.000        ; 0.195      ; 5.019      ;
; 4.768 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|13 ; CLK3         ; CLK1        ; 0.000        ; 0.010      ; 5.020      ;
; 4.814 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|19 ; CLK3         ; CLK1        ; 0.000        ; -0.008     ; 5.048      ;
; 5.050 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|14 ; CLK3         ; CLK1        ; 0.000        ; 0.010      ; 5.302      ;
; 5.118 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|16 ; CLK3         ; CLK1        ; 0.000        ; -0.008     ; 5.352      ;
; 5.215 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|12 ; CLK3         ; CLK1        ; 0.000        ; 0.010      ; 5.467      ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK4'                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.516 ; Reg8:AR|12                                                                                               ; Reg8:LED0|12 ; CLK2         ; CLK4        ; 0.000        ; 0.666      ; 1.424      ;
; 0.552 ; Reg8:AR|14                                                                                               ; Reg8:LED0|14 ; CLK2         ; CLK4        ; 0.000        ; 0.666      ; 1.460      ;
; 0.553 ; Reg8:AR|16                                                                                               ; Reg8:LED0|16 ; CLK2         ; CLK4        ; 0.000        ; 0.669      ; 1.464      ;
; 0.558 ; Reg8:AR|13                                                                                               ; Reg8:LED0|13 ; CLK2         ; CLK4        ; 0.000        ; 0.666      ; 1.466      ;
; 0.606 ; Reg8:AR|15                                                                                               ; Reg8:LED0|15 ; CLK2         ; CLK4        ; 0.000        ; 0.594      ; 1.442      ;
; 0.698 ; Reg8:AR|19                                                                                               ; Reg8:LED0|19 ; CLK2         ; CLK4        ; 0.000        ; 0.669      ; 1.609      ;
; 0.776 ; Reg8:AR|18                                                                                               ; Reg8:LED0|18 ; CLK2         ; CLK4        ; 0.000        ; 0.594      ; 1.612      ;
; 0.806 ; Reg8:AR|17                                                                                               ; Reg8:LED0|17 ; CLK2         ; CLK4        ; 0.000        ; 0.594      ; 1.642      ;
; 1.021 ; Reg8:R0|12                                                                                               ; Reg8:LED0|12 ; CLK1         ; CLK4        ; 0.000        ; 0.396      ; 1.659      ;
; 1.058 ; Reg8:R0|16                                                                                               ; Reg8:LED0|16 ; CLK1         ; CLK4        ; 0.000        ; 0.413      ; 1.713      ;
; 1.069 ; Reg8:R0|14                                                                                               ; Reg8:LED0|14 ; CLK1         ; CLK4        ; 0.000        ; 0.396      ; 1.707      ;
; 1.292 ; Reg8:R0|13                                                                                               ; Reg8:LED0|13 ; CLK1         ; CLK4        ; 0.000        ; 0.396      ; 1.930      ;
; 1.394 ; Reg8:R0|17                                                                                               ; Reg8:LED0|17 ; CLK1         ; CLK4        ; 0.000        ; 0.153      ; 1.789      ;
; 1.424 ; Reg8:R0|19                                                                                               ; Reg8:LED0|19 ; CLK1         ; CLK4        ; 0.000        ; 0.413      ; 2.079      ;
; 1.430 ; Reg8:R0|18                                                                                               ; Reg8:LED0|18 ; CLK1         ; CLK4        ; 0.000        ; 0.153      ; 1.825      ;
; 1.509 ; Reg8:R0|15                                                                                               ; Reg8:LED0|15 ; CLK1         ; CLK4        ; 0.000        ; 0.153      ; 1.904      ;
; 4.446 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|15 ; CLK3         ; CLK4        ; 0.000        ; 0.206      ; 4.894      ;
; 4.502 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|17 ; CLK3         ; CLK4        ; 0.000        ; 0.206      ; 4.950      ;
; 4.680 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|13 ; CLK3         ; CLK4        ; 0.000        ; 0.271      ; 5.193      ;
; 4.859 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|19 ; CLK3         ; CLK4        ; 0.000        ; 0.271      ; 5.372      ;
; 4.907 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|18 ; CLK3         ; CLK4        ; 0.000        ; 0.206      ; 5.355      ;
; 4.962 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|14 ; CLK3         ; CLK4        ; 0.000        ; 0.271      ; 5.475      ;
; 5.019 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|16 ; CLK3         ; CLK4        ; 0.000        ; 0.271      ; 5.532      ;
; 5.118 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|12 ; CLK3         ; CLK4        ; 0.000        ; 0.271      ; 5.631      ;
+-------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK2'                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; 0.951 ; Reg8:AR|12                                                                                               ; Reg8:AR|12 ; CLK2         ; CLK2        ; 0.000        ; 0.085      ; 1.248      ;
; 0.975 ; Reg8:AR|16                                                                                               ; Reg8:AR|16 ; CLK2         ; CLK2        ; 0.000        ; 0.086      ; 1.273      ;
; 0.975 ; Reg8:AR|15                                                                                               ; Reg8:AR|15 ; CLK2         ; CLK2        ; 0.000        ; 0.085      ; 1.272      ;
; 0.977 ; Reg8:AR|19                                                                                               ; Reg8:AR|19 ; CLK2         ; CLK2        ; 0.000        ; 0.086      ; 1.275      ;
; 0.977 ; Reg8:AR|14                                                                                               ; Reg8:AR|14 ; CLK2         ; CLK2        ; 0.000        ; 0.085      ; 1.274      ;
; 0.978 ; Reg8:AR|13                                                                                               ; Reg8:AR|13 ; CLK2         ; CLK2        ; 0.000        ; 0.085      ; 1.275      ;
; 0.979 ; Reg8:AR|18                                                                                               ; Reg8:AR|18 ; CLK2         ; CLK2        ; 0.000        ; 0.085      ; 1.276      ;
; 1.118 ; Reg8:AR|17                                                                                               ; Reg8:AR|17 ; CLK2         ; CLK2        ; 0.000        ; 0.085      ; 1.415      ;
; 1.371 ; Reg8:R0|12                                                                                               ; Reg8:AR|12 ; CLK1         ; CLK2        ; 0.000        ; -0.152     ; 1.461      ;
; 1.381 ; Reg8:R0|16                                                                                               ; Reg8:AR|16 ; CLK1         ; CLK2        ; 0.000        ; -0.137     ; 1.486      ;
; 1.398 ; Reg8:R0|14                                                                                               ; Reg8:AR|14 ; CLK1         ; CLK2        ; 0.000        ; -0.152     ; 1.488      ;
; 1.570 ; Reg8:R0|18                                                                                               ; Reg8:AR|18 ; CLK1         ; CLK2        ; 0.000        ; -0.323     ; 1.489      ;
; 1.650 ; Reg8:R0|19                                                                                               ; Reg8:AR|19 ; CLK1         ; CLK2        ; 0.000        ; -0.137     ; 1.755      ;
; 1.669 ; Reg8:R0|13                                                                                               ; Reg8:AR|13 ; CLK1         ; CLK2        ; 0.000        ; -0.152     ; 1.759      ;
; 1.697 ; Reg8:R0|17                                                                                               ; Reg8:AR|17 ; CLK1         ; CLK2        ; 0.000        ; -0.323     ; 1.616      ;
; 1.834 ; Reg8:R0|15                                                                                               ; Reg8:AR|15 ; CLK1         ; CLK2        ; 0.000        ; -0.323     ; 1.753      ;
; 4.771 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|15 ; CLK3         ; CLK2        ; 0.000        ; -0.270     ; 4.743      ;
; 4.805 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|17 ; CLK3         ; CLK2        ; 0.000        ; -0.270     ; 4.777      ;
; 5.048 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|18 ; CLK3         ; CLK2        ; 0.000        ; -0.270     ; 5.020      ;
; 5.057 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|13 ; CLK3         ; CLK2        ; 0.000        ; -0.277     ; 5.022      ;
; 5.085 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|19 ; CLK3         ; CLK2        ; 0.000        ; -0.279     ; 5.048      ;
; 5.336 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|14 ; CLK3         ; CLK2        ; 0.000        ; -0.277     ; 5.301      ;
; 5.389 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|16 ; CLK3         ; CLK2        ; 0.000        ; -0.279     ; 5.352      ;
; 5.501 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|12 ; CLK3         ; CLK2        ; 0.000        ; -0.277     ; 5.466      ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 174.37 MHz ; 174.37 MHz      ; CLK3       ;                                                               ;
; 560.54 MHz ; 250.0 MHz       ; CLK1       ; limit due to minimum period restriction (max I/O toggle rate) ;
; 677.97 MHz ; 250.0 MHz       ; CLK2       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK2  ; -4.941 ; -36.692           ;
; CLK3  ; -4.735 ; -4.894            ;
; CLK1  ; -4.565 ; -33.133           ;
; CLK4  ; -4.522 ; -33.872           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK1  ; 0.239 ; 0.000             ;
; CLK3  ; 0.259 ; 0.000             ;
; CLK4  ; 0.284 ; 0.000             ;
; CLK2  ; 0.868 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK3  ; -3.201 ; -12.603                         ;
; CLK1  ; -3.000 ; -15.094                         ;
; CLK2  ; -3.000 ; -14.896                         ;
; CLK4  ; -3.000 ; -14.896                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK2'                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; -4.941 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|12 ; CLK3         ; CLK2        ; 1.000        ; -0.582     ; 5.351      ;
; -4.874 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|16 ; CLK3         ; CLK2        ; 1.000        ; -0.584     ; 5.282      ;
; -4.814 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|14 ; CLK3         ; CLK2        ; 1.000        ; -0.582     ; 5.224      ;
; -4.594 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|19 ; CLK3         ; CLK2        ; 1.000        ; -0.584     ; 5.002      ;
; -4.542 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|13 ; CLK3         ; CLK2        ; 1.000        ; -0.582     ; 4.952      ;
; -4.496 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|18 ; CLK3         ; CLK2        ; 1.000        ; -0.575     ; 4.913      ;
; -4.219 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|17 ; CLK3         ; CLK2        ; 1.000        ; -0.575     ; 4.636      ;
; -4.212 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|15 ; CLK3         ; CLK2        ; 1.000        ; -0.575     ; 4.629      ;
; -1.459 ; Reg8:R0|15                                                                                               ; Reg8:AR|15 ; CLK1         ; CLK2        ; 1.000        ; -0.701     ; 1.750      ;
; -1.325 ; Reg8:R0|17                                                                                               ; Reg8:AR|17 ; CLK1         ; CLK2        ; 1.000        ; -0.701     ; 1.616      ;
; -1.267 ; Reg8:R0|13                                                                                               ; Reg8:AR|13 ; CLK1         ; CLK2        ; 1.000        ; -0.503     ; 1.756      ;
; -1.261 ; Reg8:R0|18                                                                                               ; Reg8:AR|18 ; CLK1         ; CLK2        ; 1.000        ; -0.701     ; 1.552      ;
; -1.249 ; Reg8:R0|19                                                                                               ; Reg8:AR|19 ; CLK1         ; CLK2        ; 1.000        ; -0.490     ; 1.751      ;
; -1.063 ; Reg8:R0|14                                                                                               ; Reg8:AR|14 ; CLK1         ; CLK2        ; 1.000        ; -0.503     ; 1.552      ;
; -1.047 ; Reg8:R0|16                                                                                               ; Reg8:AR|16 ; CLK1         ; CLK2        ; 1.000        ; -0.490     ; 1.549      ;
; -1.044 ; Reg8:R0|12                                                                                               ; Reg8:AR|12 ; CLK1         ; CLK2        ; 1.000        ; -0.503     ; 1.533      ;
; -0.475 ; Reg8:AR|17                                                                                               ; Reg8:AR|17 ; CLK2         ; CLK2        ; 1.000        ; -0.076     ; 1.401      ;
; -0.318 ; Reg8:AR|18                                                                                               ; Reg8:AR|18 ; CLK2         ; CLK2        ; 1.000        ; -0.076     ; 1.244      ;
; -0.318 ; Reg8:AR|13                                                                                               ; Reg8:AR|13 ; CLK2         ; CLK2        ; 1.000        ; -0.076     ; 1.244      ;
; -0.317 ; Reg8:AR|19                                                                                               ; Reg8:AR|19 ; CLK2         ; CLK2        ; 1.000        ; -0.076     ; 1.243      ;
; -0.317 ; Reg8:AR|14                                                                                               ; Reg8:AR|14 ; CLK2         ; CLK2        ; 1.000        ; -0.076     ; 1.243      ;
; -0.316 ; Reg8:AR|16                                                                                               ; Reg8:AR|16 ; CLK2         ; CLK2        ; 1.000        ; -0.076     ; 1.242      ;
; -0.315 ; Reg8:AR|15                                                                                               ; Reg8:AR|15 ; CLK2         ; CLK2        ; 1.000        ; -0.076     ; 1.241      ;
; -0.292 ; Reg8:AR|12                                                                                               ; Reg8:AR|12 ; CLK2         ; CLK2        ; 1.000        ; -0.076     ; 1.218      ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK3'                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.735 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK3         ; CLK3        ; 1.000        ; -0.035     ; 5.759      ;
; -1.141 ; Reg8:R0|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; -0.027     ; 2.143      ;
; -1.134 ; Reg8:R0|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; -0.232     ; 1.931      ;
; -1.103 ; Reg8:R0|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; -0.012     ; 2.120      ;
; -0.988 ; Reg8:R0|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; -0.232     ; 1.785      ;
; -0.898 ; Reg8:R0|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; -0.027     ; 1.900      ;
; -0.887 ; Reg8:R0|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; -0.027     ; 1.889      ;
; -0.877 ; Reg8:R0|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; -0.012     ; 1.894      ;
; -0.854 ; Reg8:R0|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; -0.232     ; 1.651      ;
; -0.271 ; Reg8:AR|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; 0.364      ; 1.664      ;
; -0.233 ; Reg8:AR|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; 0.371      ; 1.633      ;
; -0.231 ; Reg8:AR|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; 0.371      ; 1.631      ;
; -0.226 ; Reg8:AR|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; 0.371      ; 1.626      ;
; -0.225 ; Reg8:AR|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; 0.373      ; 1.627      ;
; -0.210 ; Reg8:AR|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; 0.373      ; 1.612      ;
; -0.159 ; Reg8:AR|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; 0.368      ; 1.556      ;
; -0.096 ; Reg8:AR|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; 0.366      ; 1.491      ;
; -0.076 ; Reg8:AR|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; 0.368      ; 1.473      ;
; -0.072 ; Reg8:AR|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; 0.366      ; 1.467      ;
; -0.071 ; Reg8:AR|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; 0.359      ; 1.459      ;
; -0.065 ; Reg8:AR|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; 0.359      ; 1.453      ;
; -0.050 ; Reg8:AR|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; 0.366      ; 1.445      ;
; -0.018 ; Reg8:AR|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; 0.364      ; 1.411      ;
; 0.117  ; Reg8:AR|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; 0.364      ; 1.276      ;
; 0.194  ; Reg8:AR|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; 0.359      ; 1.194      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK1'                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; -4.565 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|12 ; CLK3         ; CLK1        ; 1.000        ; -0.205     ; 5.352      ;
; -4.509 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|16 ; CLK3         ; CLK1        ; 1.000        ; -0.219     ; 5.282      ;
; -4.438 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|14 ; CLK3         ; CLK1        ; 1.000        ; -0.205     ; 5.225      ;
; -4.229 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|19 ; CLK3         ; CLK1        ; 1.000        ; -0.219     ; 5.002      ;
; -4.163 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|13 ; CLK3         ; CLK1        ; 1.000        ; -0.205     ; 4.950      ;
; -3.929 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|18 ; CLK3         ; CLK1        ; 1.000        ; -0.008     ; 4.913      ;
; -3.651 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|17 ; CLK3         ; CLK1        ; 1.000        ; -0.008     ; 4.635      ;
; -3.649 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|15 ; CLK3         ; CLK1        ; 1.000        ; -0.008     ; 4.633      ;
; -0.784 ; Reg8:R0|15                                                                                               ; Reg8:R0|15 ; CLK1         ; CLK1        ; 1.000        ; -0.052     ; 1.754      ;
; -0.782 ; Reg8:R0|13                                                                                               ; Reg8:R0|13 ; CLK1         ; CLK1        ; 1.000        ; -0.050     ; 1.754      ;
; -0.781 ; Reg8:R0|19                                                                                               ; Reg8:R0|19 ; CLK1         ; CLK1        ; 1.000        ; -0.052     ; 1.751      ;
; -0.645 ; Reg8:R0|17                                                                                               ; Reg8:R0|17 ; CLK1         ; CLK1        ; 1.000        ; -0.052     ; 1.615      ;
; -0.582 ; Reg8:R0|18                                                                                               ; Reg8:R0|18 ; CLK1         ; CLK1        ; 1.000        ; -0.052     ; 1.552      ;
; -0.581 ; Reg8:R0|14                                                                                               ; Reg8:R0|14 ; CLK1         ; CLK1        ; 1.000        ; -0.050     ; 1.553      ;
; -0.580 ; Reg8:R0|16                                                                                               ; Reg8:R0|16 ; CLK1         ; CLK1        ; 1.000        ; -0.052     ; 1.550      ;
; -0.562 ; Reg8:R0|12                                                                                               ; Reg8:R0|12 ; CLK1         ; CLK1        ; 1.000        ; -0.050     ; 1.534      ;
; 0.009  ; Reg8:AR|19                                                                                               ; Reg8:R0|19 ; CLK2         ; CLK1        ; 1.000        ; 0.260      ; 1.243      ;
; 0.010  ; Reg8:AR|16                                                                                               ; Reg8:R0|16 ; CLK2         ; CLK1        ; 1.000        ; 0.260      ; 1.242      ;
; 0.020  ; Reg8:AR|14                                                                                               ; Reg8:R0|14 ; CLK2         ; CLK1        ; 1.000        ; 0.272      ; 1.244      ;
; 0.022  ; Reg8:AR|13                                                                                               ; Reg8:R0|13 ; CLK2         ; CLK1        ; 1.000        ; 0.272      ; 1.242      ;
; 0.045  ; Reg8:AR|12                                                                                               ; Reg8:R0|12 ; CLK2         ; CLK1        ; 1.000        ; 0.272      ; 1.219      ;
; 0.054  ; Reg8:AR|17                                                                                               ; Reg8:R0|17 ; CLK2         ; CLK1        ; 1.000        ; 0.462      ; 1.400      ;
; 0.209  ; Reg8:AR|15                                                                                               ; Reg8:R0|15 ; CLK2         ; CLK1        ; 1.000        ; 0.462      ; 1.245      ;
; 0.210  ; Reg8:AR|18                                                                                               ; Reg8:R0|18 ; CLK2         ; CLK1        ; 1.000        ; 0.462      ; 1.244      ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK4'                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; -4.522 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|12 ; CLK3         ; CLK4        ; 1.000        ; 0.046      ; 5.560      ;
; -4.486 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|16 ; CLK3         ; CLK4        ; 1.000        ; 0.046      ; 5.524      ;
; -4.420 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|14 ; CLK3         ; CLK4        ; 1.000        ; 0.046      ; 5.458      ;
; -4.308 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|19 ; CLK3         ; CLK4        ; 1.000        ; 0.046      ; 5.346      ;
; -4.262 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|18 ; CLK3         ; CLK4        ; 1.000        ; 0.005      ; 5.259      ;
; -4.152 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|13 ; CLK3         ; CLK4        ; 1.000        ; 0.046      ; 5.190      ;
; -3.881 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|17 ; CLK3         ; CLK4        ; 1.000        ; 0.005      ; 4.878      ;
; -3.841 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|15 ; CLK3         ; CLK4        ; 1.000        ; 0.005      ; 4.838      ;
; -1.088 ; Reg8:R0|15                                                                                               ; Reg8:LED0|15 ; CLK1         ; CLK4        ; 1.000        ; -0.121     ; 1.959      ;
; -0.992 ; Reg8:R0|18                                                                                               ; Reg8:LED0|18 ; CLK1         ; CLK4        ; 1.000        ; -0.121     ; 1.863      ;
; -0.987 ; Reg8:R0|17                                                                                               ; Reg8:LED0|17 ; CLK1         ; CLK4        ; 1.000        ; -0.121     ; 1.858      ;
; -0.963 ; Reg8:R0|19                                                                                               ; Reg8:LED0|19 ; CLK1         ; CLK4        ; 1.000        ; 0.140      ; 2.095      ;
; -0.877 ; Reg8:R0|13                                                                                               ; Reg8:LED0|13 ; CLK1         ; CLK4        ; 1.000        ; 0.125      ; 1.994      ;
; -0.627 ; Reg8:R0|14                                                                                               ; Reg8:LED0|14 ; CLK1         ; CLK4        ; 1.000        ; 0.125      ; 1.744      ;
; -0.619 ; Reg8:R0|16                                                                                               ; Reg8:LED0|16 ; CLK1         ; CLK4        ; 1.000        ; 0.140      ; 1.751      ;
; -0.573 ; Reg8:R0|12                                                                                               ; Reg8:LED0|12 ; CLK1         ; CLK4        ; 1.000        ; 0.125      ; 1.690      ;
; -0.151 ; Reg8:AR|17                                                                                               ; Reg8:LED0|17 ; CLK2         ; CLK4        ; 1.000        ; 0.475      ; 1.618      ;
; -0.123 ; Reg8:AR|18                                                                                               ; Reg8:LED0|18 ; CLK2         ; CLK4        ; 1.000        ; 0.475      ; 1.590      ;
; -0.070 ; Reg8:AR|19                                                                                               ; Reg8:LED0|19 ; CLK2         ; CLK4        ; 1.000        ; 0.525      ; 1.587      ;
; 0.017  ; Reg8:AR|15                                                                                               ; Reg8:LED0|15 ; CLK2         ; CLK4        ; 1.000        ; 0.475      ; 1.450      ;
; 0.033  ; Reg8:AR|16                                                                                               ; Reg8:LED0|16 ; CLK2         ; CLK4        ; 1.000        ; 0.525      ; 1.484      ;
; 0.033  ; Reg8:AR|13                                                                                               ; Reg8:LED0|13 ; CLK2         ; CLK4        ; 1.000        ; 0.523      ; 1.482      ;
; 0.038  ; Reg8:AR|14                                                                                               ; Reg8:LED0|14 ; CLK2         ; CLK4        ; 1.000        ; 0.523      ; 1.477      ;
; 0.088  ; Reg8:AR|12                                                                                               ; Reg8:LED0|12 ; CLK2         ; CLK4        ; 1.000        ; 0.523      ; 1.427      ;
+--------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK1'                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; 0.239 ; Reg8:AR|18                                                                                               ; Reg8:R0|18 ; CLK2         ; CLK1        ; 0.000        ; 0.701      ; 1.165      ;
; 0.240 ; Reg8:AR|15                                                                                               ; Reg8:R0|15 ; CLK2         ; CLK1        ; 0.000        ; 0.701      ; 1.166      ;
; 0.390 ; Reg8:AR|17                                                                                               ; Reg8:R0|17 ; CLK2         ; CLK1        ; 0.000        ; 0.701      ; 1.316      ;
; 0.412 ; Reg8:AR|12                                                                                               ; Reg8:R0|12 ; CLK2         ; CLK1        ; 0.000        ; 0.503      ; 1.140      ;
; 0.436 ; Reg8:AR|13                                                                                               ; Reg8:R0|13 ; CLK2         ; CLK1        ; 0.000        ; 0.503      ; 1.164      ;
; 0.438 ; Reg8:AR|14                                                                                               ; Reg8:R0|14 ; CLK2         ; CLK1        ; 0.000        ; 0.503      ; 1.166      ;
; 0.448 ; Reg8:AR|16                                                                                               ; Reg8:R0|16 ; CLK2         ; CLK1        ; 0.000        ; 0.490      ; 1.163      ;
; 0.449 ; Reg8:AR|19                                                                                               ; Reg8:R0|19 ; CLK2         ; CLK1        ; 0.000        ; 0.490      ; 1.164      ;
; 1.114 ; Reg8:R0|12                                                                                               ; Reg8:R0|12 ; CLK1         ; CLK1        ; 0.000        ; 0.050      ; 1.359      ;
; 1.137 ; Reg8:R0|16                                                                                               ; Reg8:R0|16 ; CLK1         ; CLK1        ; 0.000        ; 0.052      ; 1.384      ;
; 1.139 ; Reg8:R0|18                                                                                               ; Reg8:R0|18 ; CLK1         ; CLK1        ; 0.000        ; 0.052      ; 1.386      ;
; 1.141 ; Reg8:R0|14                                                                                               ; Reg8:R0|14 ; CLK1         ; CLK1        ; 0.000        ; 0.050      ; 1.386      ;
; 1.236 ; Reg8:R0|17                                                                                               ; Reg8:R0|17 ; CLK1         ; CLK1        ; 0.000        ; 0.052      ; 1.483      ;
; 1.372 ; Reg8:R0|19                                                                                               ; Reg8:R0|19 ; CLK1         ; CLK1        ; 0.000        ; 0.052      ; 1.619      ;
; 1.375 ; Reg8:R0|15                                                                                               ; Reg8:R0|15 ; CLK1         ; CLK1        ; 0.000        ; 0.052      ; 1.622      ;
; 1.377 ; Reg8:R0|13                                                                                               ; Reg8:R0|13 ; CLK1         ; CLK1        ; 0.000        ; 0.050      ; 1.622      ;
; 3.825 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|15 ; CLK3         ; CLK1        ; 0.000        ; 0.237      ; 4.287      ;
; 3.855 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|17 ; CLK3         ; CLK1        ; 0.000        ; 0.237      ; 4.317      ;
; 4.081 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|18 ; CLK3         ; CLK1        ; 0.000        ; 0.237      ; 4.543      ;
; 4.274 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|13 ; CLK3         ; CLK1        ; 0.000        ; 0.032      ; 4.531      ;
; 4.317 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|19 ; CLK3         ; CLK1        ; 0.000        ; 0.017      ; 4.559      ;
; 4.540 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|14 ; CLK3         ; CLK1        ; 0.000        ; 0.032      ; 4.797      ;
; 4.598 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|16 ; CLK3         ; CLK1        ; 0.000        ; 0.017      ; 4.840      ;
; 4.692 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|12 ; CLK3         ; CLK1        ; 0.000        ; 0.032      ; 4.949      ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK3'                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.259 ; Reg8:AR|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.575      ; 1.094      ;
; 0.352 ; Reg8:AR|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.581      ; 1.193      ;
; 0.434 ; Reg8:AR|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.575      ; 1.269      ;
; 0.443 ; Reg8:AR|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.582      ; 1.285      ;
; 0.446 ; Reg8:AR|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.582      ; 1.288      ;
; 0.450 ; Reg8:AR|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.584      ; 1.294      ;
; 0.457 ; Reg8:AR|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.575      ; 1.292      ;
; 0.473 ; Reg8:AR|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.582      ; 1.315      ;
; 0.518 ; Reg8:AR|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.581      ; 1.359      ;
; 0.527 ; Reg8:AR|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.584      ; 1.371      ;
; 0.608 ; Reg8:AR|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.590      ; 1.458      ;
; 0.613 ; Reg8:AR|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.590      ; 1.463      ;
; 0.624 ; Reg8:AR|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.588      ; 1.472      ;
; 0.630 ; Reg8:AR|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.588      ; 1.478      ;
; 0.632 ; Reg8:AR|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.588      ; 1.480      ;
; 0.657 ; Reg8:AR|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.581      ; 1.498      ;
; 1.216 ; Reg8:R0|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.225      ; 1.701      ;
; 1.240 ; Reg8:R0|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.014      ; 1.514      ;
; 1.247 ; Reg8:R0|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.211      ; 1.718      ;
; 1.247 ; Reg8:R0|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.211      ; 1.718      ;
; 1.375 ; Reg8:R0|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.014      ; 1.649      ;
; 1.428 ; Reg8:R0|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.225      ; 1.913      ;
; 1.462 ; Reg8:R0|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.014      ; 1.736      ;
; 1.465 ; Reg8:R0|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.211      ; 1.936      ;
; 4.038 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK3         ; CLK3        ; 0.000        ; 0.046      ; 4.314      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK4'                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.284 ; Reg8:AR|12                                                                                               ; Reg8:LED0|12 ; CLK2         ; CLK4        ; 0.000        ; 0.765      ; 1.274      ;
; 0.316 ; Reg8:AR|14                                                                                               ; Reg8:LED0|14 ; CLK2         ; CLK4        ; 0.000        ; 0.765      ; 1.306      ;
; 0.321 ; Reg8:AR|13                                                                                               ; Reg8:LED0|13 ; CLK2         ; CLK4        ; 0.000        ; 0.765      ; 1.311      ;
; 0.323 ; Reg8:AR|16                                                                                               ; Reg8:LED0|16 ; CLK2         ; CLK4        ; 0.000        ; 0.767      ; 1.315      ;
; 0.357 ; Reg8:AR|15                                                                                               ; Reg8:LED0|15 ; CLK2         ; CLK4        ; 0.000        ; 0.714      ; 1.296      ;
; 0.467 ; Reg8:AR|19                                                                                               ; Reg8:LED0|19 ; CLK2         ; CLK4        ; 0.000        ; 0.767      ; 1.459      ;
; 0.523 ; Reg8:AR|18                                                                                               ; Reg8:LED0|18 ; CLK2         ; CLK4        ; 0.000        ; 0.714      ; 1.462      ;
; 0.543 ; Reg8:AR|17                                                                                               ; Reg8:LED0|17 ; CLK2         ; CLK4        ; 0.000        ; 0.714      ; 1.482      ;
; 0.907 ; Reg8:R0|12                                                                                               ; Reg8:LED0|12 ; CLK1         ; CLK4        ; 0.000        ; 0.388      ; 1.520      ;
; 0.926 ; Reg8:R0|16                                                                                               ; Reg8:LED0|16 ; CLK1         ; CLK4        ; 0.000        ; 0.402      ; 1.553      ;
; 0.931 ; Reg8:R0|14                                                                                               ; Reg8:LED0|14 ; CLK1         ; CLK4        ; 0.000        ; 0.388      ; 1.544      ;
; 1.156 ; Reg8:R0|13                                                                                               ; Reg8:LED0|13 ; CLK1         ; CLK4        ; 0.000        ; 0.388      ; 1.769      ;
; 1.265 ; Reg8:R0|17                                                                                               ; Reg8:LED0|17 ; CLK1         ; CLK4        ; 0.000        ; 0.147      ; 1.637      ;
; 1.287 ; Reg8:R0|19                                                                                               ; Reg8:LED0|19 ; CLK1         ; CLK4        ; 0.000        ; 0.402      ; 1.914      ;
; 1.328 ; Reg8:R0|18                                                                                               ; Reg8:LED0|18 ; CLK1         ; CLK4        ; 0.000        ; 0.147      ; 1.700      ;
; 1.380 ; Reg8:R0|15                                                                                               ; Reg8:LED0|15 ; CLK1         ; CLK4        ; 0.000        ; 0.147      ; 1.752      ;
; 3.942 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|15 ; CLK3         ; CLK4        ; 0.000        ; 0.250      ; 4.417      ;
; 3.996 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|17 ; CLK3         ; CLK4        ; 0.000        ; 0.250      ; 4.471      ;
; 4.159 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|13 ; CLK3         ; CLK4        ; 0.000        ; 0.294      ; 4.678      ;
; 4.335 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|19 ; CLK3         ; CLK4        ; 0.000        ; 0.294      ; 4.854      ;
; 4.365 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|18 ; CLK3         ; CLK4        ; 0.000        ; 0.250      ; 4.840      ;
; 4.418 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|14 ; CLK3         ; CLK4        ; 0.000        ; 0.294      ; 4.937      ;
; 4.473 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|16 ; CLK3         ; CLK4        ; 0.000        ; 0.294      ; 4.992      ;
; 4.564 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|12 ; CLK3         ; CLK4        ; 0.000        ; 0.294      ; 5.083      ;
+-------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK2'                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; 0.868 ; Reg8:AR|12                                                                                               ; Reg8:AR|12 ; CLK2         ; CLK2        ; 0.000        ; 0.076      ; 1.139      ;
; 0.891 ; Reg8:AR|15                                                                                               ; Reg8:AR|15 ; CLK2         ; CLK2        ; 0.000        ; 0.076      ; 1.162      ;
; 0.892 ; Reg8:AR|16                                                                                               ; Reg8:AR|16 ; CLK2         ; CLK2        ; 0.000        ; 0.076      ; 1.163      ;
; 0.894 ; Reg8:AR|19                                                                                               ; Reg8:AR|19 ; CLK2         ; CLK2        ; 0.000        ; 0.076      ; 1.165      ;
; 0.894 ; Reg8:AR|18                                                                                               ; Reg8:AR|18 ; CLK2         ; CLK2        ; 0.000        ; 0.076      ; 1.165      ;
; 0.894 ; Reg8:AR|14                                                                                               ; Reg8:AR|14 ; CLK2         ; CLK2        ; 0.000        ; 0.076      ; 1.165      ;
; 0.895 ; Reg8:AR|13                                                                                               ; Reg8:AR|13 ; CLK2         ; CLK2        ; 0.000        ; 0.076      ; 1.166      ;
; 1.046 ; Reg8:AR|17                                                                                               ; Reg8:AR|17 ; CLK2         ; CLK2        ; 0.000        ; 0.076      ; 1.317      ;
; 1.405 ; Reg8:R0|12                                                                                               ; Reg8:AR|12 ; CLK1         ; CLK2        ; 0.000        ; -0.272     ; 1.358      ;
; 1.419 ; Reg8:R0|16                                                                                               ; Reg8:AR|16 ; CLK1         ; CLK2        ; 0.000        ; -0.260     ; 1.384      ;
; 1.433 ; Reg8:R0|14                                                                                               ; Reg8:AR|14 ; CLK1         ; CLK2        ; 0.000        ; -0.272     ; 1.386      ;
; 1.623 ; Reg8:R0|18                                                                                               ; Reg8:AR|18 ; CLK1         ; CLK2        ; 0.000        ; -0.462     ; 1.386      ;
; 1.655 ; Reg8:R0|19                                                                                               ; Reg8:AR|19 ; CLK1         ; CLK2        ; 0.000        ; -0.260     ; 1.620      ;
; 1.671 ; Reg8:R0|13                                                                                               ; Reg8:AR|13 ; CLK1         ; CLK2        ; 0.000        ; -0.272     ; 1.624      ;
; 1.721 ; Reg8:R0|17                                                                                               ; Reg8:AR|17 ; CLK1         ; CLK2        ; 0.000        ; -0.462     ; 1.484      ;
; 1.855 ; Reg8:R0|15                                                                                               ; Reg8:AR|15 ; CLK1         ; CLK2        ; 0.000        ; -0.462     ; 1.618      ;
; 4.417 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|15 ; CLK3         ; CLK2        ; 0.000        ; -0.359     ; 4.283      ;
; 4.452 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|17 ; CLK3         ; CLK2        ; 0.000        ; -0.359     ; 4.318      ;
; 4.674 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|13 ; CLK3         ; CLK2        ; 0.000        ; -0.366     ; 4.533      ;
; 4.677 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|18 ; CLK3         ; CLK2        ; 0.000        ; -0.359     ; 4.543      ;
; 4.703 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|19 ; CLK3         ; CLK2        ; 0.000        ; -0.368     ; 4.560      ;
; 4.937 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|14 ; CLK3         ; CLK2        ; 0.000        ; -0.366     ; 4.796      ;
; 4.983 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|16 ; CLK3         ; CLK2        ; 0.000        ; -0.368     ; 4.840      ;
; 5.089 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|12 ; CLK3         ; CLK2        ; 0.000        ; -0.366     ; 4.948      ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK3  ; -1.463 ; -1.463            ;
; CLK1  ; -1.424 ; -10.062           ;
; CLK2  ; -1.401 ; -9.973            ;
; CLK4  ; -1.390 ; -10.167           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK3  ; 0.253 ; 0.000             ;
; CLK4  ; 0.290 ; 0.000             ;
; CLK1  ; 0.324 ; 0.000             ;
; CLK2  ; 0.370 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK4  ; -3.000 ; -12.530                         ;
; CLK1  ; -3.000 ; -12.345                         ;
; CLK2  ; -3.000 ; -11.488                         ;
; CLK3  ; -3.000 ; -6.547                          ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK3'                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.463 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK3         ; CLK3        ; 1.000        ; -0.027     ; 2.465      ;
; 0.001  ; Reg8:R0|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; 0.009      ; 1.007      ;
; 0.023  ; Reg8:R0|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; 0.015      ; 0.991      ;
; 0.036  ; Reg8:R0|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; -0.027     ; 0.936      ;
; 0.083  ; Reg8:R0|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; 0.009      ; 0.925      ;
; 0.084  ; Reg8:R0|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; 0.009      ; 0.924      ;
; 0.097  ; Reg8:R0|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; 0.015      ; 0.917      ;
; 0.142  ; Reg8:R0|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; -0.027     ; 0.830      ;
; 0.203  ; Reg8:AR|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; -0.015     ; 0.781      ;
; 0.215  ; Reg8:R0|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 1.000        ; -0.027     ; 0.757      ;
; 0.220  ; Reg8:AR|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; -0.009     ; 0.770      ;
; 0.221  ; Reg8:AR|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; -0.009     ; 0.769      ;
; 0.223  ; Reg8:AR|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; -0.009     ; 0.767      ;
; 0.231  ; Reg8:AR|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; -0.006     ; 0.762      ;
; 0.234  ; Reg8:AR|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; -0.006     ; 0.759      ;
; 0.246  ; Reg8:AR|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; -0.009     ; 0.744      ;
; 0.282  ; Reg8:AR|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; -0.012     ; 0.705      ;
; 0.295  ; Reg8:AR|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; -0.018     ; 0.686      ;
; 0.297  ; Reg8:AR|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; -0.012     ; 0.690      ;
; 0.298  ; Reg8:AR|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; -0.009     ; 0.692      ;
; 0.298  ; Reg8:AR|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; -0.012     ; 0.689      ;
; 0.299  ; Reg8:AR|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; -0.018     ; 0.682      ;
; 0.313  ; Reg8:AR|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; -0.015     ; 0.671      ;
; 0.388  ; Reg8:AR|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 1.000        ; -0.015     ; 0.596      ;
; 0.403  ; Reg8:AR|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 1.000        ; -0.018     ; 0.578      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK1'                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; -1.424 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|12 ; CLK3         ; CLK1        ; 1.000        ; -0.130     ; 2.271      ;
; -1.389 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|16 ; CLK3         ; CLK1        ; 1.000        ; -0.136     ; 2.230      ;
; -1.357 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|14 ; CLK3         ; CLK1        ; 1.000        ; -0.130     ; 2.204      ;
; -1.289 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|19 ; CLK3         ; CLK1        ; 1.000        ; -0.136     ; 2.130      ;
; -1.264 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|13 ; CLK3         ; CLK1        ; 1.000        ; -0.130     ; 2.111      ;
; -1.173 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|18 ; CLK3         ; CLK1        ; 1.000        ; -0.096     ; 2.054      ;
; -1.084 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|15 ; CLK3         ; CLK1        ; 1.000        ; -0.096     ; 1.965      ;
; -1.082 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|17 ; CLK3         ; CLK1        ; 1.000        ; -0.096     ; 1.963      ;
; 0.159  ; Reg8:R0|15                                                                                               ; Reg8:R0|15 ; CLK1         ; CLK1        ; 1.000        ; -0.026     ; 0.822      ;
; 0.160  ; Reg8:R0|13                                                                                               ; Reg8:R0|13 ; CLK1         ; CLK1        ; 1.000        ; -0.023     ; 0.824      ;
; 0.163  ; Reg8:R0|19                                                                                               ; Reg8:R0|19 ; CLK1         ; CLK1        ; 1.000        ; -0.025     ; 0.819      ;
; 0.235  ; Reg8:R0|17                                                                                               ; Reg8:R0|17 ; CLK1         ; CLK1        ; 1.000        ; -0.026     ; 0.746      ;
; 0.238  ; Reg8:R0|18                                                                                               ; Reg8:R0|18 ; CLK1         ; CLK1        ; 1.000        ; -0.026     ; 0.743      ;
; 0.239  ; Reg8:R0|14                                                                                               ; Reg8:R0|14 ; CLK1         ; CLK1        ; 1.000        ; -0.023     ; 0.745      ;
; 0.241  ; Reg8:R0|16                                                                                               ; Reg8:R0|16 ; CLK1         ; CLK1        ; 1.000        ; -0.025     ; 0.741      ;
; 0.254  ; Reg8:R0|12                                                                                               ; Reg8:R0|12 ; CLK1         ; CLK1        ; 1.000        ; -0.023     ; 0.730      ;
; 0.267  ; Reg8:AR|17                                                                                               ; Reg8:R0|17 ; CLK2         ; CLK1        ; 1.000        ; -0.050     ; 0.660      ;
; 0.309  ; Reg8:AR|19                                                                                               ; Reg8:R0|19 ; CLK2         ; CLK1        ; 1.000        ; -0.081     ; 0.587      ;
; 0.310  ; Reg8:AR|16                                                                                               ; Reg8:R0|16 ; CLK2         ; CLK1        ; 1.000        ; -0.081     ; 0.586      ;
; 0.310  ; Reg8:AR|14                                                                                               ; Reg8:R0|14 ; CLK2         ; CLK1        ; 1.000        ; -0.078     ; 0.589      ;
; 0.312  ; Reg8:AR|13                                                                                               ; Reg8:R0|13 ; CLK2         ; CLK1        ; 1.000        ; -0.078     ; 0.587      ;
; 0.326  ; Reg8:AR|12                                                                                               ; Reg8:R0|12 ; CLK2         ; CLK1        ; 1.000        ; -0.078     ; 0.573      ;
; 0.339  ; Reg8:AR|18                                                                                               ; Reg8:R0|18 ; CLK2         ; CLK1        ; 1.000        ; -0.050     ; 0.588      ;
; 0.339  ; Reg8:AR|15                                                                                               ; Reg8:R0|15 ; CLK2         ; CLK1        ; 1.000        ; -0.050     ; 0.588      ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK2'                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; -1.401 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|12 ; CLK3         ; CLK2        ; 1.000        ; -0.109     ; 2.269      ;
; -1.365 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|16 ; CLK3         ; CLK2        ; 1.000        ; -0.112     ; 2.230      ;
; -1.336 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|14 ; CLK3         ; CLK2        ; 1.000        ; -0.109     ; 2.204      ;
; -1.265 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|19 ; CLK3         ; CLK2        ; 1.000        ; -0.112     ; 2.130      ;
; -1.246 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|13 ; CLK3         ; CLK2        ; 1.000        ; -0.109     ; 2.114      ;
; -1.181 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|18 ; CLK3         ; CLK2        ; 1.000        ; -0.103     ; 2.055      ;
; -1.090 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|17 ; CLK3         ; CLK2        ; 1.000        ; -0.103     ; 1.964      ;
; -1.089 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|15 ; CLK3         ; CLK2        ; 1.000        ; -0.103     ; 1.963      ;
; 0.088  ; Reg8:R0|15                                                                                               ; Reg8:AR|15 ; CLK1         ; CLK2        ; 1.000        ; -0.069     ; 0.820      ;
; 0.111  ; Reg8:R0|13                                                                                               ; Reg8:AR|13 ; CLK1         ; CLK2        ; 1.000        ; -0.039     ; 0.827      ;
; 0.122  ; Reg8:R0|19                                                                                               ; Reg8:AR|19 ; CLK1         ; CLK2        ; 1.000        ; -0.036     ; 0.819      ;
; 0.161  ; Reg8:R0|17                                                                                               ; Reg8:AR|17 ; CLK1         ; CLK2        ; 1.000        ; -0.069     ; 0.747      ;
; 0.164  ; Reg8:R0|18                                                                                               ; Reg8:AR|18 ; CLK1         ; CLK2        ; 1.000        ; -0.069     ; 0.744      ;
; 0.193  ; Reg8:R0|14                                                                                               ; Reg8:AR|14 ; CLK1         ; CLK2        ; 1.000        ; -0.039     ; 0.745      ;
; 0.200  ; Reg8:R0|16                                                                                               ; Reg8:AR|16 ; CLK1         ; CLK2        ; 1.000        ; -0.036     ; 0.741      ;
; 0.210  ; Reg8:R0|12                                                                                               ; Reg8:AR|12 ; CLK1         ; CLK2        ; 1.000        ; -0.039     ; 0.728      ;
; 0.287  ; Reg8:AR|17                                                                                               ; Reg8:AR|17 ; CLK2         ; CLK2        ; 1.000        ; -0.039     ; 0.661      ;
; 0.358  ; Reg8:AR|13                                                                                               ; Reg8:AR|13 ; CLK2         ; CLK2        ; 1.000        ; -0.039     ; 0.590      ;
; 0.359  ; Reg8:AR|18                                                                                               ; Reg8:AR|18 ; CLK2         ; CLK2        ; 1.000        ; -0.039     ; 0.589      ;
; 0.359  ; Reg8:AR|14                                                                                               ; Reg8:AR|14 ; CLK2         ; CLK2        ; 1.000        ; -0.039     ; 0.589      ;
; 0.361  ; Reg8:AR|19                                                                                               ; Reg8:AR|19 ; CLK2         ; CLK2        ; 1.000        ; -0.039     ; 0.587      ;
; 0.362  ; Reg8:AR|16                                                                                               ; Reg8:AR|16 ; CLK2         ; CLK2        ; 1.000        ; -0.039     ; 0.586      ;
; 0.362  ; Reg8:AR|15                                                                                               ; Reg8:AR|15 ; CLK2         ; CLK2        ; 1.000        ; -0.039     ; 0.586      ;
; 0.377  ; Reg8:AR|12                                                                                               ; Reg8:AR|12 ; CLK2         ; CLK2        ; 1.000        ; -0.039     ; 0.571      ;
+--------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK4'                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; -1.390 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|12 ; CLK3         ; CLK4        ; 1.000        ; -0.016     ; 2.351      ;
; -1.355 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|16 ; CLK3         ; CLK4        ; 1.000        ; -0.016     ; 2.316      ;
; -1.323 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|14 ; CLK3         ; CLK4        ; 1.000        ; -0.016     ; 2.284      ;
; -1.316 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|19 ; CLK3         ; CLK4        ; 1.000        ; -0.016     ; 2.277      ;
; -1.288 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|18 ; CLK3         ; CLK4        ; 1.000        ; -0.062     ; 2.203      ;
; -1.238 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|13 ; CLK3         ; CLK4        ; 1.000        ; -0.016     ; 2.199      ;
; -1.136 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|17 ; CLK3         ; CLK4        ; 1.000        ; -0.062     ; 2.051      ;
; -1.121 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|15 ; CLK3         ; CLK4        ; 1.000        ; -0.062     ; 2.036      ;
; 0.056  ; Reg8:R0|15                                                                                               ; Reg8:LED0|15 ; CLK1         ; CLK4        ; 1.000        ; -0.028     ; 0.893      ;
; 0.057  ; Reg8:R0|18                                                                                               ; Reg8:LED0|18 ; CLK1         ; CLK4        ; 1.000        ; -0.028     ; 0.892      ;
; 0.071  ; Reg8:R0|19                                                                                               ; Reg8:LED0|19 ; CLK1         ; CLK4        ; 1.000        ; 0.060      ; 0.966      ;
; 0.115  ; Reg8:R0|17                                                                                               ; Reg8:LED0|17 ; CLK1         ; CLK4        ; 1.000        ; -0.028     ; 0.834      ;
; 0.119  ; Reg8:R0|13                                                                                               ; Reg8:LED0|13 ; CLK1         ; CLK4        ; 1.000        ; 0.054      ; 0.912      ;
; 0.206  ; Reg8:R0|14                                                                                               ; Reg8:LED0|14 ; CLK1         ; CLK4        ; 1.000        ; 0.054      ; 0.825      ;
; 0.210  ; Reg8:R0|16                                                                                               ; Reg8:LED0|16 ; CLK1         ; CLK4        ; 1.000        ; 0.060      ; 0.827      ;
; 0.213  ; Reg8:AR|17                                                                                               ; Reg8:LED0|17 ; CLK2         ; CLK4        ; 1.000        ; -0.016     ; 0.748      ;
; 0.221  ; Reg8:R0|12                                                                                               ; Reg8:LED0|12 ; CLK1         ; CLK4        ; 1.000        ; 0.054      ; 0.810      ;
; 0.224  ; Reg8:AR|18                                                                                               ; Reg8:LED0|18 ; CLK2         ; CLK4        ; 1.000        ; -0.016     ; 0.737      ;
; 0.282  ; Reg8:AR|19                                                                                               ; Reg8:LED0|19 ; CLK2         ; CLK4        ; 1.000        ; 0.039      ; 0.734      ;
; 0.302  ; Reg8:AR|15                                                                                               ; Reg8:LED0|15 ; CLK2         ; CLK4        ; 1.000        ; -0.016     ; 0.659      ;
; 0.338  ; Reg8:AR|13                                                                                               ; Reg8:LED0|13 ; CLK2         ; CLK4        ; 1.000        ; 0.036      ; 0.675      ;
; 0.344  ; Reg8:AR|16                                                                                               ; Reg8:LED0|16 ; CLK2         ; CLK4        ; 1.000        ; 0.039      ; 0.672      ;
; 0.344  ; Reg8:AR|14                                                                                               ; Reg8:LED0|14 ; CLK2         ; CLK4        ; 1.000        ; 0.036      ; 0.669      ;
; 0.360  ; Reg8:AR|12                                                                                               ; Reg8:LED0|12 ; CLK2         ; CLK4        ; 1.000        ; 0.036      ; 0.653      ;
+--------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK3'                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.253 ; Reg8:AR|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.103      ; 0.490      ;
; 0.277 ; Reg8:AR|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.105      ; 0.516      ;
; 0.337 ; Reg8:AR|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.105      ; 0.576      ;
; 0.341 ; Reg8:AR|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.112      ; 0.587      ;
; 0.344 ; Reg8:AR|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.109      ; 0.587      ;
; 0.345 ; Reg8:AR|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.103      ; 0.582      ;
; 0.347 ; Reg8:AR|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.109      ; 0.590      ;
; 0.351 ; Reg8:AR|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.103      ; 0.588      ;
; 0.355 ; Reg8:AR|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.109      ; 0.598      ;
; 0.380 ; Reg8:AR|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK2         ; CLK3        ; 0.000        ; 0.112      ; 0.626      ;
; 0.408 ; Reg8:AR|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.114      ; 0.656      ;
; 0.412 ; Reg8:AR|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.111      ; 0.657      ;
; 0.413 ; Reg8:AR|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.114      ; 0.661      ;
; 0.416 ; Reg8:AR|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.111      ; 0.661      ;
; 0.416 ; Reg8:AR|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.111      ; 0.661      ;
; 0.425 ; Reg8:R0|17                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.098      ; 0.657      ;
; 0.434 ; Reg8:AR|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK2         ; CLK3        ; 0.000        ; 0.105      ; 0.673      ;
; 0.478 ; Reg8:R0|16                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.138      ; 0.750      ;
; 0.479 ; Reg8:R0|12                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.132      ; 0.745      ;
; 0.484 ; Reg8:R0|15                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.098      ; 0.716      ;
; 0.486 ; Reg8:R0|14                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.132      ; 0.752      ;
; 0.531 ; Reg8:R0|18                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.098      ; 0.763      ;
; 0.583 ; Reg8:R0|19                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.138      ; 0.855      ;
; 0.597 ; Reg8:R0|13                                                                                               ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK1         ; CLK3        ; 0.000        ; 0.132      ; 0.863      ;
; 1.603 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK3         ; CLK3        ; 0.000        ; 0.032      ; 1.739      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK4'                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.290 ; Reg8:AR|12                                                                                               ; Reg8:LED0|12 ; CLK2         ; CLK4        ; 0.000        ; 0.158      ; 0.562      ;
; 0.304 ; Reg8:AR|16                                                                                               ; Reg8:LED0|16 ; CLK2         ; CLK4        ; 0.000        ; 0.161      ; 0.579      ;
; 0.305 ; Reg8:AR|14                                                                                               ; Reg8:LED0|14 ; CLK2         ; CLK4        ; 0.000        ; 0.158      ; 0.577      ;
; 0.310 ; Reg8:AR|13                                                                                               ; Reg8:LED0|13 ; CLK2         ; CLK4        ; 0.000        ; 0.158      ; 0.582      ;
; 0.351 ; Reg8:AR|15                                                                                               ; Reg8:LED0|15 ; CLK2         ; CLK4        ; 0.000        ; 0.104      ; 0.569      ;
; 0.353 ; Reg8:AR|19                                                                                               ; Reg8:LED0|19 ; CLK2         ; CLK4        ; 0.000        ; 0.161      ; 0.628      ;
; 0.357 ; Reg8:R0|12                                                                                               ; Reg8:LED0|12 ; CLK1         ; CLK4        ; 0.000        ; 0.179      ; 0.650      ;
; 0.369 ; Reg8:R0|16                                                                                               ; Reg8:LED0|16 ; CLK1         ; CLK4        ; 0.000        ; 0.185      ; 0.668      ;
; 0.375 ; Reg8:R0|14                                                                                               ; Reg8:LED0|14 ; CLK1         ; CLK4        ; 0.000        ; 0.179      ; 0.668      ;
; 0.412 ; Reg8:AR|18                                                                                               ; Reg8:LED0|18 ; CLK2         ; CLK4        ; 0.000        ; 0.104      ; 0.630      ;
; 0.422 ; Reg8:AR|17                                                                                               ; Reg8:LED0|17 ; CLK2         ; CLK4        ; 0.000        ; 0.104      ; 0.640      ;
; 0.491 ; Reg8:R0|13                                                                                               ; Reg8:LED0|13 ; CLK1         ; CLK4        ; 0.000        ; 0.179      ; 0.784      ;
; 0.509 ; Reg8:R0|18                                                                                               ; Reg8:LED0|18 ; CLK1         ; CLK4        ; 0.000        ; 0.097      ; 0.720      ;
; 0.510 ; Reg8:R0|17                                                                                               ; Reg8:LED0|17 ; CLK1         ; CLK4        ; 0.000        ; 0.097      ; 0.721      ;
; 0.528 ; Reg8:R0|19                                                                                               ; Reg8:LED0|19 ; CLK1         ; CLK4        ; 0.000        ; 0.185      ; 0.827      ;
; 0.558 ; Reg8:R0|15                                                                                               ; Reg8:LED0|15 ; CLK1         ; CLK4        ; 0.000        ; 0.097      ; 0.769      ;
; 1.613 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|15 ; CLK3         ; CLK4        ; 0.000        ; 0.065      ; 1.792      ;
; 1.647 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|17 ; CLK3         ; CLK4        ; 0.000        ; 0.065      ; 1.826      ;
; 1.715 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|13 ; CLK3         ; CLK4        ; 0.000        ; 0.113      ; 1.942      ;
; 1.777 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|19 ; CLK3         ; CLK4        ; 0.000        ; 0.113      ; 2.004      ;
; 1.795 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|18 ; CLK3         ; CLK4        ; 0.000        ; 0.065      ; 1.974      ;
; 1.831 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|14 ; CLK3         ; CLK4        ; 0.000        ; 0.113      ; 2.058      ;
; 1.850 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|16 ; CLK3         ; CLK4        ; 0.000        ; 0.113      ; 2.077      ;
; 1.881 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:LED0|12 ; CLK3         ; CLK4        ; 0.000        ; 0.113      ; 2.108      ;
+-------+----------------------------------------------------------------------------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK1'                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; 0.324 ; Reg8:AR|18                                                                                               ; Reg8:R0|18 ; CLK2         ; CLK1        ; 0.000        ; 0.069      ; 0.507      ;
; 0.325 ; Reg8:AR|15                                                                                               ; Reg8:R0|15 ; CLK2         ; CLK1        ; 0.000        ; 0.069      ; 0.508      ;
; 0.340 ; Reg8:AR|12                                                                                               ; Reg8:R0|12 ; CLK2         ; CLK1        ; 0.000        ; 0.039      ; 0.493      ;
; 0.353 ; Reg8:AR|13                                                                                               ; Reg8:R0|13 ; CLK2         ; CLK1        ; 0.000        ; 0.039      ; 0.506      ;
; 0.354 ; Reg8:AR|14                                                                                               ; Reg8:R0|14 ; CLK2         ; CLK1        ; 0.000        ; 0.039      ; 0.507      ;
; 0.356 ; Reg8:AR|19                                                                                               ; Reg8:R0|19 ; CLK2         ; CLK1        ; 0.000        ; 0.036      ; 0.506      ;
; 0.356 ; Reg8:AR|16                                                                                               ; Reg8:R0|16 ; CLK2         ; CLK1        ; 0.000        ; 0.036      ; 0.506      ;
; 0.382 ; Reg8:AR|17                                                                                               ; Reg8:R0|17 ; CLK2         ; CLK1        ; 0.000        ; 0.069      ; 0.565      ;
; 0.474 ; Reg8:R0|12                                                                                               ; Reg8:R0|12 ; CLK1         ; CLK1        ; 0.000        ; 0.023      ; 0.581      ;
; 0.486 ; Reg8:R0|16                                                                                               ; Reg8:R0|16 ; CLK1         ; CLK1        ; 0.000        ; 0.025      ; 0.595      ;
; 0.487 ; Reg8:R0|18                                                                                               ; Reg8:R0|18 ; CLK1         ; CLK1        ; 0.000        ; 0.026      ; 0.597      ;
; 0.491 ; Reg8:R0|14                                                                                               ; Reg8:R0|14 ; CLK1         ; CLK1        ; 0.000        ; 0.023      ; 0.598      ;
; 0.536 ; Reg8:R0|17                                                                                               ; Reg8:R0|17 ; CLK1         ; CLK1        ; 0.000        ; 0.026      ; 0.646      ;
; 0.596 ; Reg8:R0|19                                                                                               ; Reg8:R0|19 ; CLK1         ; CLK1        ; 0.000        ; 0.025      ; 0.705      ;
; 0.598 ; Reg8:R0|15                                                                                               ; Reg8:R0|15 ; CLK1         ; CLK1        ; 0.000        ; 0.026      ; 0.708      ;
; 0.601 ; Reg8:R0|13                                                                                               ; Reg8:R0|13 ; CLK1         ; CLK1        ; 0.000        ; 0.023      ; 0.708      ;
; 1.587 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|15 ; CLK3         ; CLK1        ; 0.000        ; 0.030      ; 1.731      ;
; 1.607 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|17 ; CLK3         ; CLK1        ; 0.000        ; 0.030      ; 1.751      ;
; 1.707 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|18 ; CLK3         ; CLK1        ; 0.000        ; 0.030      ; 1.851      ;
; 1.758 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|13 ; CLK3         ; CLK1        ; 0.000        ; -0.006     ; 1.866      ;
; 1.780 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|19 ; CLK3         ; CLK1        ; 0.000        ; -0.012     ; 1.882      ;
; 1.880 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|14 ; CLK3         ; CLK1        ; 0.000        ; -0.006     ; 1.988      ;
; 1.902 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|16 ; CLK3         ; CLK1        ; 0.000        ; -0.012     ; 2.004      ;
; 1.931 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:R0|12 ; CLK3         ; CLK1        ; 0.000        ; -0.006     ; 2.039      ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK2'                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; 0.370 ; Reg8:AR|12                                                                                               ; Reg8:AR|12 ; CLK2         ; CLK2        ; 0.000        ; 0.039      ; 0.493      ;
; 0.383 ; Reg8:AR|19                                                                                               ; Reg8:AR|19 ; CLK2         ; CLK2        ; 0.000        ; 0.039      ; 0.506      ;
; 0.383 ; Reg8:AR|16                                                                                               ; Reg8:AR|16 ; CLK2         ; CLK2        ; 0.000        ; 0.039      ; 0.506      ;
; 0.383 ; Reg8:AR|15                                                                                               ; Reg8:AR|15 ; CLK2         ; CLK2        ; 0.000        ; 0.039      ; 0.506      ;
; 0.384 ; Reg8:AR|18                                                                                               ; Reg8:AR|18 ; CLK2         ; CLK2        ; 0.000        ; 0.039      ; 0.507      ;
; 0.384 ; Reg8:AR|14                                                                                               ; Reg8:AR|14 ; CLK2         ; CLK2        ; 0.000        ; 0.039      ; 0.507      ;
; 0.385 ; Reg8:AR|13                                                                                               ; Reg8:AR|13 ; CLK2         ; CLK2        ; 0.000        ; 0.039      ; 0.508      ;
; 0.389 ; Reg8:R0|12                                                                                               ; Reg8:AR|12 ; CLK1         ; CLK2        ; 0.000        ; 0.078      ; 0.581      ;
; 0.400 ; Reg8:R0|16                                                                                               ; Reg8:AR|16 ; CLK1         ; CLK2        ; 0.000        ; 0.081      ; 0.595      ;
; 0.406 ; Reg8:R0|14                                                                                               ; Reg8:AR|14 ; CLK1         ; CLK2        ; 0.000        ; 0.078      ; 0.598      ;
; 0.433 ; Reg8:R0|18                                                                                               ; Reg8:AR|18 ; CLK1         ; CLK2        ; 0.000        ; 0.050      ; 0.597      ;
; 0.444 ; Reg8:AR|17                                                                                               ; Reg8:AR|17 ; CLK2         ; CLK2        ; 0.000        ; 0.039      ; 0.567      ;
; 0.484 ; Reg8:R0|17                                                                                               ; Reg8:AR|17 ; CLK1         ; CLK2        ; 0.000        ; 0.050      ; 0.648      ;
; 0.510 ; Reg8:R0|19                                                                                               ; Reg8:AR|19 ; CLK1         ; CLK2        ; 0.000        ; 0.081      ; 0.705      ;
; 0.518 ; Reg8:R0|13                                                                                               ; Reg8:AR|13 ; CLK1         ; CLK2        ; 0.000        ; 0.078      ; 0.710      ;
; 0.542 ; Reg8:R0|15                                                                                               ; Reg8:AR|15 ; CLK1         ; CLK2        ; 0.000        ; 0.050      ; 0.706      ;
; 1.597 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|15 ; CLK3         ; CLK2        ; 0.000        ; 0.018      ; 1.729      ;
; 1.621 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|17 ; CLK3         ; CLK2        ; 0.000        ; 0.018      ; 1.753      ;
; 1.719 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|18 ; CLK3         ; CLK2        ; 0.000        ; 0.018      ; 1.851      ;
; 1.742 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|13 ; CLK3         ; CLK2        ; 0.000        ; 0.012      ; 1.868      ;
; 1.759 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|19 ; CLK3         ; CLK2        ; 0.000        ; 0.009      ; 1.882      ;
; 1.862 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|14 ; CLK3         ; CLK2        ; 0.000        ; 0.012      ; 1.988      ;
; 1.881 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|16 ; CLK3         ; CLK2        ; 0.000        ; 0.009      ; 2.004      ;
; 1.913 ; lpm_ram_dq:RAM|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; Reg8:AR|12 ; CLK3         ; CLK2        ; 0.000        ; 0.012      ; 2.039      ;
+-------+----------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.314   ; 0.239 ; N/A      ; N/A     ; -3.201              ;
;  CLK1            ; -5.045   ; 0.239 ; N/A      ; N/A     ; -3.000              ;
;  CLK2            ; -5.314   ; 0.370 ; N/A      ; N/A     ; -3.000              ;
;  CLK3            ; -5.158   ; 0.253 ; N/A      ; N/A     ; -3.201              ;
;  CLK4            ; -4.999   ; 0.284 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -119.524 ; 0.0   ; 0.0      ; 0.0     ; -57.489             ;
;  CLK1            ; -36.900  ; 0.000 ; N/A      ; N/A     ; -15.094             ;
;  CLK2            ; -39.545  ; 0.000 ; N/A      ; N/A     ; -14.896             ;
;  CLK3            ; -5.461   ; 0.000 ; N/A      ; N/A     ; -12.603             ;
;  CLK4            ; -37.618  ; 0.000 ; N/A      ; N/A     ; -14.896             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; bus[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SELECT[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SELECT[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; we                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK3                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK2                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK4                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; bus[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; bus[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; bus[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK1       ; CLK1     ; 8        ; 0        ; 0        ; 0        ;
; CLK2       ; CLK1     ; 8        ; 0        ; 0        ; 0        ;
; CLK3       ; CLK1     ; 8        ; 0        ; 0        ; 0        ;
; CLK1       ; CLK2     ; 8        ; 0        ; 0        ; 0        ;
; CLK2       ; CLK2     ; 8        ; 0        ; 0        ; 0        ;
; CLK3       ; CLK2     ; 8        ; 0        ; 0        ; 0        ;
; CLK1       ; CLK3     ; 8        ; 0        ; 0        ; 0        ;
; CLK2       ; CLK3     ; 16       ; 0        ; 0        ; 0        ;
; CLK3       ; CLK3     ; 8        ; 0        ; 0        ; 0        ;
; CLK1       ; CLK4     ; 8        ; 0        ; 0        ; 0        ;
; CLK2       ; CLK4     ; 8        ; 0        ; 0        ; 0        ;
; CLK3       ; CLK4     ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK1       ; CLK1     ; 8        ; 0        ; 0        ; 0        ;
; CLK2       ; CLK1     ; 8        ; 0        ; 0        ; 0        ;
; CLK3       ; CLK1     ; 8        ; 0        ; 0        ; 0        ;
; CLK1       ; CLK2     ; 8        ; 0        ; 0        ; 0        ;
; CLK2       ; CLK2     ; 8        ; 0        ; 0        ; 0        ;
; CLK3       ; CLK2     ; 8        ; 0        ; 0        ; 0        ;
; CLK1       ; CLK3     ; 8        ; 0        ; 0        ; 0        ;
; CLK2       ; CLK3     ; 16       ; 0        ; 0        ; 0        ;
; CLK3       ; CLK3     ; 8        ; 0        ; 0        ; 0        ;
; CLK1       ; CLK4     ; 8        ; 0        ; 0        ; 0        ;
; CLK2       ; CLK4     ; 8        ; 0        ; 0        ; 0        ;
; CLK3       ; CLK4     ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 107   ; 107  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK1   ; CLK1  ; Base ; Constrained ;
; CLK2   ; CLK2  ; Base ; Constrained ;
; CLK3   ; CLK3  ; Base ; Constrained ;
; CLK4   ; CLK4  ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SELECT[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SELECT[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; bus[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SELECT[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SELECT[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; bus[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Oct 20 13:28:31 2023
Info: Command: quartus_sta bus2627 -c bus2627
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'bus2627.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK3 CLK3
    Info (332105): create_clock -period 1.000 -name CLK2 CLK2
    Info (332105): create_clock -period 1.000 -name CLK1 CLK1
    Info (332105): create_clock -period 1.000 -name CLK4 CLK4
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.314             -39.545 CLK2 
    Info (332119):    -5.158              -5.461 CLK3 
    Info (332119):    -5.045             -36.900 CLK1 
    Info (332119):    -4.999             -37.618 CLK4 
Info (332146): Worst-case hold slack is 0.405
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.405               0.000 CLK3 
    Info (332119):     0.450               0.000 CLK1 
    Info (332119):     0.516               0.000 CLK4 
    Info (332119):     0.951               0.000 CLK2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -12.603 CLK3 
    Info (332119):    -3.000             -14.896 CLK1 
    Info (332119):    -3.000             -14.896 CLK2 
    Info (332119):    -3.000             -14.896 CLK4 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.941
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.941             -36.692 CLK2 
    Info (332119):    -4.735              -4.894 CLK3 
    Info (332119):    -4.565             -33.133 CLK1 
    Info (332119):    -4.522             -33.872 CLK4 
Info (332146): Worst-case hold slack is 0.239
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.239               0.000 CLK1 
    Info (332119):     0.259               0.000 CLK3 
    Info (332119):     0.284               0.000 CLK4 
    Info (332119):     0.868               0.000 CLK2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -12.603 CLK3 
    Info (332119):    -3.000             -15.094 CLK1 
    Info (332119):    -3.000             -14.896 CLK2 
    Info (332119):    -3.000             -14.896 CLK4 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.463
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.463              -1.463 CLK3 
    Info (332119):    -1.424             -10.062 CLK1 
    Info (332119):    -1.401              -9.973 CLK2 
    Info (332119):    -1.390             -10.167 CLK4 
Info (332146): Worst-case hold slack is 0.253
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.253               0.000 CLK3 
    Info (332119):     0.290               0.000 CLK4 
    Info (332119):     0.324               0.000 CLK1 
    Info (332119):     0.370               0.000 CLK2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -12.530 CLK4 
    Info (332119):    -3.000             -12.345 CLK1 
    Info (332119):    -3.000             -11.488 CLK2 
    Info (332119):    -3.000              -6.547 CLK3 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4932 megabytes
    Info: Processing ended: Fri Oct 20 13:28:35 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


