\hypertarget{union_i2_s___c_l_k_c_t_r_l___type}{}\section{I2\+S\+\_\+\+C\+L\+K\+C\+T\+R\+L\+\_\+\+Type Union Reference}
\label{union_i2_s___c_l_k_c_t_r_l___type}\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}


{\ttfamily \#include $<$i2s.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_adb480f7ea911de6edf97e220e66145fe}{SLOTSIZE}}:2\\
\>uint32\_t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_aef52e8f308ddb8c4001604292a9ccca2}{NBSLOTS}}:3\\
\>uint32\_t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_a1bbd7ca3c55a103ac08373f4178f422d}{FSWIDTH}}:2\\
\>uint32\_t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_ad4b2897cd95d1c1bfc911bbd9e654f7b}{BITDELAY}}:1\\
\>uint32\_t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_a45acfa85a18882921c2ae41988fc31e3}{FSSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_a3e57c2ef1c3ffb36722f000cc1156824}{\_\_pad0\_\_}}:2\\
\>uint32\_t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_a5cdd108d14667a1ff88d6a395b53b247}{FSINV}}:1\\
\>uint32\_t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_a7f1984221593a52eac95842409da0822}{SCKSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}{\_\_pad1\_\_}}:3\\
\>uint32\_t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_a5b7f1180a95a94d98b024c55bccdb022}{MCKSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_a9ce12a63de64ef64ae2d59d128251cae}{\_\_pad2\_\_}}:1\\
\>uint32\_t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_a151947f2f9dad4b244563d6072ab06f9}{MCKEN}}:1\\
\>uint32\_t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_a998cd66686b5289fd64600a5f768d5eb}{MCKDIV}}:5\\
\>uint32\_t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_abf38bad942c16764a302440bb4836da4}{MCKOUTDIV}}:5\\
\>uint32\_t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_ab36d924f1665521e16018a6cc4928b43}{FSOUTINV}}:1\\
\>uint32\_t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_a4dea2b011beabae3f973b59fa4d2020c}{SCKOUTINV}}:1\\
\>uint32\_t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_aa8502e17ef2442920aa711c4464ef2f2}{MCKOUTINV}}:1\\
\} \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_a46990c13be898f984836da74e9cbbf1c}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_i2_s___c_l_k_c_t_r_l___type_a6b91636401516a477989a336376d7b40}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_a3e57c2ef1c3ffb36722f000cc1156824}\label{union_i2_s___c_l_k_c_t_r_l___type_a3e57c2ef1c3ffb36722f000cc1156824}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 9..10 Reserved \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}\label{union_i2_s___c_l_k_c_t_r_l___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!\_\_pad1\_\_@{\_\_pad1\_\_}}
\index{\_\_pad1\_\_@{\_\_pad1\_\_}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{\_\_pad1\_\_}{\_\_pad1\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad1\+\_\+\+\_\+}

bit\+: 13..15 Reserved \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_a9ce12a63de64ef64ae2d59d128251cae}\label{union_i2_s___c_l_k_c_t_r_l___type_a9ce12a63de64ef64ae2d59d128251cae}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!\_\_pad2\_\_@{\_\_pad2\_\_}}
\index{\_\_pad2\_\_@{\_\_pad2\_\_}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{\_\_pad2\_\_}{\_\_pad2\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad2\+\_\+\+\_\+}

bit\+: 17 Reserved \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_a46990c13be898f984836da74e9cbbf1c}\label{union_i2_s___c_l_k_c_t_r_l___type_a46990c13be898f984836da74e9cbbf1c}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!bit@{bit}}
\index{bit@{bit}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_ad4b2897cd95d1c1bfc911bbd9e654f7b}\label{union_i2_s___c_l_k_c_t_r_l___type_ad4b2897cd95d1c1bfc911bbd9e654f7b}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!BITDELAY@{BITDELAY}}
\index{BITDELAY@{BITDELAY}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{BITDELAY}{BITDELAY}}
{\footnotesize\ttfamily uint32\+\_\+t B\+I\+T\+D\+E\+L\+AY}

bit\+: 7 Data Delay from Frame Sync \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_a5cdd108d14667a1ff88d6a395b53b247}\label{union_i2_s___c_l_k_c_t_r_l___type_a5cdd108d14667a1ff88d6a395b53b247}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!FSINV@{FSINV}}
\index{FSINV@{FSINV}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{FSINV}{FSINV}}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+I\+NV}

bit\+: 11 Frame Sync Invert \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_ab36d924f1665521e16018a6cc4928b43}\label{union_i2_s___c_l_k_c_t_r_l___type_ab36d924f1665521e16018a6cc4928b43}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!FSOUTINV@{FSOUTINV}}
\index{FSOUTINV@{FSOUTINV}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{FSOUTINV}{FSOUTINV}}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+O\+U\+T\+I\+NV}

bit\+: 29 Frame Sync Output Invert \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_a45acfa85a18882921c2ae41988fc31e3}\label{union_i2_s___c_l_k_c_t_r_l___type_a45acfa85a18882921c2ae41988fc31e3}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!FSSEL@{FSSEL}}
\index{FSSEL@{FSSEL}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{FSSEL}{FSSEL}}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+S\+EL}

bit\+: 8 Frame Sync Select \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_a1bbd7ca3c55a103ac08373f4178f422d}\label{union_i2_s___c_l_k_c_t_r_l___type_a1bbd7ca3c55a103ac08373f4178f422d}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!FSWIDTH@{FSWIDTH}}
\index{FSWIDTH@{FSWIDTH}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{FSWIDTH}{FSWIDTH}}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+W\+I\+D\+TH}

bit\+: 5.. 6 Frame Sync Width \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_a998cd66686b5289fd64600a5f768d5eb}\label{union_i2_s___c_l_k_c_t_r_l___type_a998cd66686b5289fd64600a5f768d5eb}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!MCKDIV@{MCKDIV}}
\index{MCKDIV@{MCKDIV}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{MCKDIV}{MCKDIV}}
{\footnotesize\ttfamily uint32\+\_\+t M\+C\+K\+D\+IV}

bit\+: 19..23 Master Clock Division Factor \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_a151947f2f9dad4b244563d6072ab06f9}\label{union_i2_s___c_l_k_c_t_r_l___type_a151947f2f9dad4b244563d6072ab06f9}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!MCKEN@{MCKEN}}
\index{MCKEN@{MCKEN}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{MCKEN}{MCKEN}}
{\footnotesize\ttfamily uint32\+\_\+t M\+C\+K\+EN}

bit\+: 18 Master Clock Enable \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_abf38bad942c16764a302440bb4836da4}\label{union_i2_s___c_l_k_c_t_r_l___type_abf38bad942c16764a302440bb4836da4}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!MCKOUTDIV@{MCKOUTDIV}}
\index{MCKOUTDIV@{MCKOUTDIV}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{MCKOUTDIV}{MCKOUTDIV}}
{\footnotesize\ttfamily uint32\+\_\+t M\+C\+K\+O\+U\+T\+D\+IV}

bit\+: 24..28 Master Clock Output Division Factor \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_aa8502e17ef2442920aa711c4464ef2f2}\label{union_i2_s___c_l_k_c_t_r_l___type_aa8502e17ef2442920aa711c4464ef2f2}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!MCKOUTINV@{MCKOUTINV}}
\index{MCKOUTINV@{MCKOUTINV}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{MCKOUTINV}{MCKOUTINV}}
{\footnotesize\ttfamily uint32\+\_\+t M\+C\+K\+O\+U\+T\+I\+NV}

bit\+: 31 Master Clock Output Invert \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_a5b7f1180a95a94d98b024c55bccdb022}\label{union_i2_s___c_l_k_c_t_r_l___type_a5b7f1180a95a94d98b024c55bccdb022}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!MCKSEL@{MCKSEL}}
\index{MCKSEL@{MCKSEL}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{MCKSEL}{MCKSEL}}
{\footnotesize\ttfamily uint32\+\_\+t M\+C\+K\+S\+EL}

bit\+: 16 Master Clock Select \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_aef52e8f308ddb8c4001604292a9ccca2}\label{union_i2_s___c_l_k_c_t_r_l___type_aef52e8f308ddb8c4001604292a9ccca2}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!NBSLOTS@{NBSLOTS}}
\index{NBSLOTS@{NBSLOTS}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{NBSLOTS}{NBSLOTS}}
{\footnotesize\ttfamily uint32\+\_\+t N\+B\+S\+L\+O\+TS}

bit\+: 2.. 4 Number of Slots in Frame \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_a6b91636401516a477989a336376d7b40}\label{union_i2_s___c_l_k_c_t_r_l___type_a6b91636401516a477989a336376d7b40}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!reg@{reg}}
\index{reg@{reg}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t reg}

Type used for register access \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_a4dea2b011beabae3f973b59fa4d2020c}\label{union_i2_s___c_l_k_c_t_r_l___type_a4dea2b011beabae3f973b59fa4d2020c}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!SCKOUTINV@{SCKOUTINV}}
\index{SCKOUTINV@{SCKOUTINV}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{SCKOUTINV}{SCKOUTINV}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+K\+O\+U\+T\+I\+NV}

bit\+: 30 Serial Clock Output Invert \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_a7f1984221593a52eac95842409da0822}\label{union_i2_s___c_l_k_c_t_r_l___type_a7f1984221593a52eac95842409da0822}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!SCKSEL@{SCKSEL}}
\index{SCKSEL@{SCKSEL}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{SCKSEL}{SCKSEL}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+K\+S\+EL}

bit\+: 12 Serial Clock Select \mbox{\Hypertarget{union_i2_s___c_l_k_c_t_r_l___type_adb480f7ea911de6edf97e220e66145fe}\label{union_i2_s___c_l_k_c_t_r_l___type_adb480f7ea911de6edf97e220e66145fe}} 
\index{I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}!SLOTSIZE@{SLOTSIZE}}
\index{SLOTSIZE@{SLOTSIZE}!I2S\_CLKCTRL\_Type@{I2S\_CLKCTRL\_Type}}
\subsubsection{\texorpdfstring{SLOTSIZE}{SLOTSIZE}}
{\footnotesize\ttfamily uint32\+\_\+t S\+L\+O\+T\+S\+I\+ZE}

bit\+: 0.. 1 Slot Size 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{component_2i2s_8h}{i2s.\+h}}\end{DoxyCompactItemize}
