<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Nov 25 10:43:02 2025" VIVADOVERSION="2021.2">

  <SYSTEMINFO ARCH="zynquplusRFSOC" BOARD="xilinx.com:zcu111:part0:1.4" DEVICE="xczu28dr" NAME="Design_2" PACKAGE="ffvg1517" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Scrambler_32bits_0" PORT="clk"/>
        <CONNECTION INSTANCE="block_interleaver_0" PORT="clk"/>
        <CONNECTION INSTANCE="Pre_Distortion_Filter_0" PORT="clk"/>
        <CONNECTION INSTANCE="Symbol_mapper_0" PORT="clk"/>
        <CONNECTION INSTANCE="LDPC_encoder_0" PORT="clk"/>
        <CONNECTION INSTANCE="Polyphase_filter_0" PORT="clk"/>
        <CONNECTION INSTANCE="CU_top_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ldpc_core_clk" SIGIS="clk" SIGNAME="External_Ports_ldpc_core_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LDPC_encoder_0" PORT="ldpc_core_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Scrambler_32bits_0" PORT="rst"/>
        <CONNECTION INSTANCE="block_interleaver_0" PORT="rst"/>
        <CONNECTION INSTANCE="Pre_Distortion_Filter_0" PORT="reset"/>
        <CONNECTION INSTANCE="Symbol_mapper_0" PORT="reset"/>
        <CONNECTION INSTANCE="LDPC_encoder_0" PORT="reset"/>
        <CONNECTION INSTANCE="Polyphase_filter_0" PORT="reset"/>
        <CONNECTION INSTANCE="CU_top_0" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data_out_valid_0" SIGIS="undef" SIGNAME="Polyphase_filter_0_data_out_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Polyphase_filter_0" PORT="data_out_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="data_out_I_0" RIGHT="0" SIGIS="undef" SIGNAME="Polyphase_filter_0_data_out_I">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Polyphase_filter_0" PORT="data_out_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="data_out_Q_0" RIGHT="0" SIGIS="undef" SIGNAME="Polyphase_filter_0_data_out_Q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Polyphase_filter_0" PORT="data_out_Q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="tx_data_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tx_data_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CU_top_0" PORT="tx_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_data_valid_0" SIGIS="undef" SIGNAME="External_Ports_tx_data_valid_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CU_top_0" PORT="tx_data_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_init_0" SIGIS="undef" SIGNAME="External_Ports_tx_init_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CU_top_0" PORT="tx_init"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_start_0" SIGIS="undef" SIGNAME="External_Ports_tx_start_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CU_top_0" PORT="tx_start"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_scrambler_ena_0" SIGIS="undef" SIGNAME="External_Ports_tx_scrambler_ena_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CU_top_0" PORT="tx_scrambler_ena"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="tx_dst_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tx_dst_addr_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CU_top_0" PORT="tx_dst_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="17" NAME="tx_length_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tx_length_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CU_top_0" PORT="tx_length"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="tx_modulation_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tx_modulation_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CU_top_0" PORT="tx_modulation"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="tx_fec_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tx_fec_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CU_top_0" PORT="tx_fec"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="scrambler_init_0" RIGHT="1" SIGIS="undef" SIGNAME="External_Ports_scrambler_init_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CU_top_0" PORT="scrambler_init"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="tx_almost_full_0" SIGIS="undef" SIGNAME="CU_top_0_tx_almost_full">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CU_top_0" PORT="tx_almost_full"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="7" FULLNAME="/CU_top_0" HWVERSION="1.0" INSTANCE="CU_top_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CU_top" VLNV="user.org:user:CU_top:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="Design_2_CU_top_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="tx_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tx_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_data_valid" SIGIS="undef" SIGNAME="External_Ports_tx_data_valid_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_data_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="control_unit_enable" SIGIS="undef" SIGNAME="CU_top_0_control_unit_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_0" PORT="select_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_almost_full" SIGIS="undef" SIGNAME="CU_top_0_tx_almost_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_almost_full_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_init" SIGIS="undef" SIGNAME="External_Ports_tx_init_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_init_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_start" SIGIS="undef" SIGNAME="External_Ports_tx_start_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_start_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_scrambler_ena" SIGIS="undef" SIGNAME="External_Ports_tx_scrambler_ena_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_scrambler_ena_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="tx_dst_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tx_dst_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_dst_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="tx_length" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tx_length_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_length_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="tx_modulation" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tx_modulation_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_modulation_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="tx_fec" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_tx_fec_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_fec_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="scrambler_init" RIGHT="1" SIGIS="undef" SIGNAME="External_Ports_scrambler_init_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="scrambler_init_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="scrambler_din_data" RIGHT="0" SIGIS="undef" SIGNAME="CU_top_0_scrambler_din_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Scrambler_32bits_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="scrambler_seed" RIGHT="1" SIGIS="undef" SIGNAME="CU_top_0_scrambler_seed">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Scrambler_32bits_0" PORT="seed"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scrambler_din_valid" SIGIS="undef" SIGNAME="CU_top_0_scrambler_din_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Scrambler_32bits_0" PORT="data_in_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scrambler_din_last" SIGIS="undef" SIGNAME="CU_top_0_scrambler_din_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Scrambler_32bits_0" PORT="data_in_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scrambler_control_enable" SIGIS="undef" SIGNAME="CU_top_0_scrambler_control_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Scrambler_32bits_0" PORT="control_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="encoder_code_rate" RIGHT="0" SIGIS="undef" SIGNAME="CU_top_0_encoder_code_rate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LDPC_encoder_0" PORT="sel_code_rate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="start_fifos" SIGIS="undef" SIGNAME="CU_top_0_start_fifos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LDPC_encoder_0" PORT="reset_fifos"/>
            <CONNECTION INSTANCE="Polyphase_filter_0" PORT="FIFO_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="interleaver_dout_valid" SIGIS="undef" SIGNAME="block_interleaver_0_read_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_interleaver_0" PORT="read_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="interleaver_dout_data" RIGHT="0" SIGIS="undef" SIGNAME="block_interleaver_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_interleaver_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="interleaver_last_frame" SIGIS="undef" SIGNAME="block_interleaver_0_last_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_interleaver_0" PORT="last_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interleaver_din_ready" SIGIS="undef" SIGNAME="CU_top_0_interleaver_din_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_interleaver_0" PORT="data_in_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="mapper_selected_mod" RIGHT="0" SIGIS="undef" SIGNAME="CU_top_0_mapper_selected_mod">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Symbol_mapper_0" PORT="mod_type"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="mapper_din_data" RIGHT="0" SIGIS="undef" SIGNAME="CU_top_0_mapper_din_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Symbol_mapper_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mapper_din_valid" SIGIS="undef" SIGNAME="CU_top_0_mapper_din_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Symbol_mapper_0" PORT="data_in_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dpd_din_valid" SIGIS="undef" SIGNAME="CU_top_0_dpd_din_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_0" PORT="dpd_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="dpd_din_data_I" RIGHT="0" SIGIS="undef" SIGNAME="CU_top_0_dpd_din_data_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_0" PORT="dpd_I_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="dpd_din_data_Q" RIGHT="0" SIGIS="undef" SIGNAME="CU_top_0_dpd_din_data_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_0" PORT="dpd_Q_OUT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="26" FULLNAME="/LDPC_encoder_0" HWVERSION="1.0" INSTANCE="LDPC_encoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="LDPC_encoder" VLNV="user.org:user:LDPC_encoder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CORE_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="N" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="Design_2_LDPC_encoder_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_fifos" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="CU_top_0_start_fifos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="start_fifos"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ldpc_core_clk" SIGIS="clk" SIGNAME="External_Ports_ldpc_core_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ldpc_core_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="Scrambler_32bits_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Scrambler_32bits_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_in_valid" SIGIS="undef" SIGNAME="Scrambler_32bits_0_data_out_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Scrambler_32bits_0" PORT="data_out_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_in_ready" SIGIS="undef" SIGNAME="block_interleaver_0_data_out_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_interleaver_0" PORT="data_out_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sel_code_rate" RIGHT="0" SIGIS="undef" SIGNAME="CU_top_0_encoder_code_rate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="encoder_code_rate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="end_of_frame" SIGIS="undef" SIGNAME="Scrambler_32bits_0_data_out_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Scrambler_32bits_0" PORT="data_out_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="LDPC_encoder_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_interleaver_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_out_valid" SIGIS="undef" SIGNAME="LDPC_encoder_0_data_out_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_interleaver_0" PORT="write_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_out_last" SIGIS="undef" SIGNAME="LDPC_encoder_0_data_out_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_interleaver_0" PORT="data_in_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="current_cr" RIGHT="0" SIGIS="undef" SIGNAME="LDPC_encoder_0_current_cr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_interleaver_0" PORT="code_rate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="last_frame" SIGIS="undef" SIGNAME="LDPC_encoder_0_last_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_interleaver_0" PORT="end_of_frame"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MUX_0" HWVERSION="1.0" INSTANCE="MUX_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MUX" VLNV="xilinx.com:module_ref:MUX:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Design_2_MUX_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="I_out" RIGHT="0" SIGIS="undef" SIGNAME="Symbol_mapper_0_i_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Symbol_mapper_0" PORT="i_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="Q_out" RIGHT="0" SIGIS="undef" SIGNAME="Symbol_mapper_0_q_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Symbol_mapper_0" PORT="q_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_out_valid" SIGIS="undef" SIGNAME="Symbol_mapper_0_data_out_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Symbol_mapper_0" PORT="data_out_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dpd_I_OUT" RIGHT="0" SIGIS="undef" SIGNAME="CU_top_0_dpd_din_data_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="dpd_din_data_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dpd_Q_OUT" RIGHT="0" SIGIS="undef" SIGNAME="CU_top_0_dpd_din_data_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="dpd_din_data_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dpd_valid" SIGIS="undef" SIGNAME="CU_top_0_dpd_din_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="dpd_din_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="select_signal" SIGIS="undef" SIGNAME="CU_top_0_control_unit_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="control_unit_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="mux_I" RIGHT="0" SIGIS="undef" SIGNAME="MUX_0_mux_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pre_Distortion_Filter_0" PORT="I_input"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="mux_Q" RIGHT="0" SIGIS="undef" SIGNAME="MUX_0_mux_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pre_Distortion_Filter_0" PORT="Q_input"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mux_valid" SIGIS="undef" SIGNAME="MUX_0_mux_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pre_Distortion_Filter_0" PORT="data_in_valid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/Polyphase_filter_0" HWVERSION="1.0" INSTANCE="Polyphase_filter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Polyphase_filter" VLNV="user.org:user:Polyphase_filter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="CONVERSION_FACTOR" VALUE="4"/>
        <PARAMETER NAME="FILTER_TAPS" VALUE="16"/>
        <PARAMETER NAME="DECIMATION_FILTER" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="Design_2_Polyphase_filter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FIFO_reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="CU_top_0_start_fifos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="start_fifos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input_I" RIGHT="0" SIGIS="undef" SIGNAME="Pre_Distortion_Filter_0_I_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pre_Distortion_Filter_0" PORT="I_output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input_Q" RIGHT="0" SIGIS="undef" SIGNAME="Pre_Distortion_Filter_0_Q_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pre_Distortion_Filter_0" PORT="Q_output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_in_valid" SIGIS="undef" SIGNAME="Pre_Distortion_Filter_0_data_out_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pre_Distortion_Filter_0" PORT="data_out_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_out_valid" SIGIS="undef" SIGNAME="Polyphase_filter_0_data_out_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="data_out_valid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data_out_I" RIGHT="0" SIGIS="undef" SIGNAME="Polyphase_filter_0_data_out_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="data_out_I_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data_out_Q" RIGHT="0" SIGIS="undef" SIGNAME="Polyphase_filter_0_data_out_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="data_out_Q_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/Pre_Distortion_Filter_0" HWVERSION="1.0" INSTANCE="Pre_Distortion_Filter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Pre_Distortion_Filter" VLNV="user.org:user:Pre_Distortion_Filter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="FILTER_TAPS" VALUE="16"/>
        <PARAMETER NAME="INPUT_WIDTH" VALUE="12"/>
        <PARAMETER NAME="COEFF_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="Design_2_Pre_Distortion_Filter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="I_input" RIGHT="0" SIGIS="undef" SIGNAME="MUX_0_mux_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_0" PORT="mux_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="Q_input" RIGHT="0" SIGIS="undef" SIGNAME="MUX_0_mux_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_0" PORT="mux_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_in_valid" SIGIS="undef" SIGNAME="MUX_0_mux_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_0" PORT="mux_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_out_valid" SIGIS="undef" SIGNAME="Pre_Distortion_Filter_0_data_out_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Polyphase_filter_0" PORT="data_in_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Q_output" RIGHT="0" SIGIS="undef" SIGNAME="Pre_Distortion_Filter_0_Q_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Polyphase_filter_0" PORT="input_Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="I_output" RIGHT="0" SIGIS="undef" SIGNAME="Pre_Distortion_Filter_0_I_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Polyphase_filter_0" PORT="input_I"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="20" FULLNAME="/Scrambler_32bits_0" HWVERSION="1.0" INSTANCE="Scrambler_32bits_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Scrambler_32bits" VLNV="user.org:user:Scrambler_32bits:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="POLY_DEG" VALUE="32"/>
        <PARAMETER NAME="DATA_DIM" VALUE="32"/>
        <PARAMETER NAME="poly" VALUE="0x90000001"/>
        <PARAMETER NAME="Component_Name" VALUE="Design_2_Scrambler_32bits_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="32" NAME="data_in" RIGHT="1" SIGIS="undef" SIGNAME="CU_top_0_scrambler_din_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="scrambler_din_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_in_valid" SIGIS="undef" SIGNAME="CU_top_0_scrambler_din_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="scrambler_din_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_in_last" SIGIS="undef" SIGNAME="CU_top_0_scrambler_din_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="scrambler_din_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="30" NAME="seed" RIGHT="0" SIGIS="undef" SIGNAME="CU_top_0_scrambler_seed">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="scrambler_seed"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="control_enable" SIGIS="undef" SIGNAME="CU_top_0_scrambler_control_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="scrambler_control_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="32" NAME="data_out" RIGHT="1" SIGIS="undef" SIGNAME="Scrambler_32bits_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LDPC_encoder_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_out_valid" SIGIS="undef" SIGNAME="Scrambler_32bits_0_data_out_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LDPC_encoder_0" PORT="data_in_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_out_last" SIGIS="undef" SIGNAME="Scrambler_32bits_0_data_out_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LDPC_encoder_0" PORT="end_of_frame"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="Design_2_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="data_out"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="data_out_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="Design_2_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="data_in_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="data_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/Symbol_mapper_0" HWVERSION="1.0" INSTANCE="Symbol_mapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Symbol_mapper" VLNV="user.org:user:Symbol_mapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Design_2_Symbol_mapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="mod_type" RIGHT="0" SIGIS="undef" SIGNAME="CU_top_0_mapper_selected_mod">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="mapper_selected_mod"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="CU_top_0_mapper_din_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="mapper_din_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_in_valid" SIGIS="undef" SIGNAME="CU_top_0_mapper_din_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="mapper_din_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="i_out" RIGHT="0" SIGIS="undef" SIGNAME="Symbol_mapper_0_i_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_0" PORT="I_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="q_out" RIGHT="0" SIGIS="undef" SIGNAME="Symbol_mapper_0_q_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_0" PORT="Q_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_out_valid" SIGIS="undef" SIGNAME="Symbol_mapper_0_data_out_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_0" PORT="data_out_valid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="28" FULLNAME="/block_interleaver_0" HWVERSION="1.0" INSTANCE="block_interleaver_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="block_interleaver" VLNV="user.org:user:block_interleaver:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="NUM_COLS" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="Design_2_block_interleaver_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="LDPC_encoder_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LDPC_encoder_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_in_ready" SIGIS="undef" SIGNAME="CU_top_0_interleaver_din_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="interleaver_din_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_in_last" SIGIS="undef" SIGNAME="LDPC_encoder_0_data_out_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LDPC_encoder_0" PORT="data_out_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="end_of_frame" SIGIS="undef" SIGNAME="LDPC_encoder_0_last_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LDPC_encoder_0" PORT="last_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_en" SIGIS="undef" SIGNAME="LDPC_encoder_0_data_out_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LDPC_encoder_0" PORT="data_out_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="code_rate" RIGHT="0" SIGIS="undef" SIGNAME="LDPC_encoder_0_current_cr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LDPC_encoder_0" PORT="current_cr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="block_interleaver_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="interleaver_dout_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_out_ready" SIGIS="undef" SIGNAME="block_interleaver_0_data_out_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LDPC_encoder_0" PORT="data_in_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="last_frame" SIGIS="undef" SIGNAME="block_interleaver_0_last_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="interleaver_last_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_valid" SIGIS="undef" SIGNAME="block_interleaver_0_read_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CU_top_0" PORT="interleaver_dout_valid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
