// Seed: 3898329128
module module_0;
  reg id_1;
  always begin : LABEL_0
    id_1 = id_1;
  end
  parameter id_2 = -1;
  assign id_1 = 1;
  assign id_1 = -1;
  logic id_3;
  always_ff id_3 <= id_3;
  id_4 :
  assert property (@(posedge id_3) id_4) id_4 <= 1;
  parameter id_5 = 1;
endmodule
module module_1 #(
    parameter id_22 = 32'd3,
    parameter id_3  = 32'd86
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8[1 : 1'h0],
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  module_0 modCall_1 ();
  inout wire id_10;
  input wire id_9;
  output logic [7:0] id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire _id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_18;
  wire id_19, id_20, id_21, _id_22, id_23[id_22 : id_3];
  logic id_24;
  generate
    struct packed {
      logic id_25;
      logic id_26  = 1 + 1;
      logic id_27;
      logic id_28;
      logic id_29;
      logic id_30;
      logic id_31  = -1'b0;
      logic id_32;
    } id_33;
    begin : LABEL_0
      always id_33.id_31 <= id_6 * id_33.id_27;
    end
  endgenerate
endmodule
