module e1less_module(
  input wire clk,
  input wire reset,
  input wire [7:0] user_module__reading_data,
  input wire user_module__reading_valid,
  input wire user_module__output_ready,
  output wire [7:0] user_module__output_data,
  output wire user_module__output_valid,
  output wire user_module__reading_ready
);
  wire [63:0] ____state_3_init[7];
  assign ____state_3_init = '{64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000};
  wire [2:0] literal_3594[5];
  assign literal_3594 = '{3'h0, 3'h0, 3'h0, 3'h0, 3'h7};
  wire [63:0] literal_3695[7];
  assign literal_3695 = '{64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000, 64'h0000_0000_0000_0000};
  reg [3:0] ____state_4;
  reg [3:0] ____state_7;
  reg [3:0] ____state_0;
  reg [63:0] ____state_3[7];
  reg ____state_5;
  reg [63:0] ____state_2;
  reg [47:0] ____state_6;
  reg [63:0] ____state_8;
  wire eq_3517;
  wire or_reduce_3518;
  wire nor_3529;
  wire [63:0] array_index_3530;
  wire or_3548;
  wire [3:0] new_count__4;
  wire eq_3575;
  wire eq_3558;
  wire eq_3557;
  wire eq_3555;
  wire ne_3574;
  wire eq_3553;
  wire eq_3576;
  wire eq_3556;
  wire eq_3524;
  wire eq_3554;
  wire [3:0] new_count__1;
  wire eq_3595;
  wire and_3597;
  wire or_3851;
  wire and_3605;
  wire [3:0] new_count;
  wire nor_3538;
  wire nor_3651;
  wire p0_stage_done;
  wire and_3637;
  wire and_3638;
  wire and_3639;
  wire nor_3652;
  wire and_3640;
  wire and_3641;
  wire and_3642;
  wire nor_3653;
  wire and_3643;
  wire and_3644;
  wire and_3654;
  wire and_3645;
  wire and_3646;
  wire and_3647;
  wire nor_3655;
  wire nor_3656;
  wire and_3648;
  wire nor_3657;
  wire and_3658;
  wire and_3659;
  wire [63:0] new_first;
  wire [3:0] new_count__8;
  wire nor_3673;
  wire or_3675;
  wire nor_3661;
  wire nor_3665;
  wire and_3662;
  wire nor_3666;
  wire nor_3667;
  wire and_3663;
  wire and_3664;
  wire and_3650;
  wire [3:0] new_count__3;
  wire [3:0] new_count__2;
  wire __state_6_constant_bits_5_width_1;
  wire [4:0] __state_6_variable_bits_0_width_5;
  wire [20:0] concat_3763;
  wire [3:0] new_count__6;
  wire [3:0] new_count__5;
  wire [1:0] concat_3769;
  wire [6:0] concat_3784;
  wire [63:0] array_update_3693[7];
  wire [63:0] array_update_3690[7];
  wire [63:0] new_regs[7];
  wire [63:0] new_regs__1[7];
  wire [63:0] array_update_3685[7];
  wire [63:0] array_update_3682[7];
  wire [4:0] concat_3612;
  wire [1:0] concat_3793;
  wire [3:0] new_delay__8;
  wire [22:0] concat_3824;
  wire [47:0] new_output__1_slice_reduced;
  wire [47:0] new_output_slice_reduced;
  wire [7:0] output_out;
  wire [3:0] one_hot_sel_3764;
  wire and_3832;
  wire [63:0] one_hot_sel_3770;
  wire [63:0] one_hot_sel_3785[7];
  wire and_3838;
  wire [3:0] one_hot_sel_3669;
  wire nor_3670;
  wire [3:0] one_hot_sel_3794;
  wire and_3843;
  wire [63:0] new_order;
  wire and_3845;
  wire [47:0] one_hot_sel_3825;
  wire and_3848;
  assign eq_3517 = ____state_7 == 4'h7;
  assign or_reduce_3518 = |____state_4[3:1];
  assign nor_3529 = ~(or_reduce_3518 | ____state_4[0]);
  assign array_index_3530 = ____state_3[3'h5];
  assign or_3548 = ~eq_3517 | nor_3529;
  assign new_count__4 = 4'h1;
  assign eq_3575 = ____state_0 == 4'h0;
  assign eq_3558 = ____state_0 == 4'h2;
  assign eq_3557 = ____state_0 == 4'h4;
  assign eq_3555 = ____state_0 == 4'h5;
  assign ne_3574 = array_index_3530[15:8] != 8'h04;
  assign eq_3553 = ____state_0 == 4'h7;
  assign eq_3576 = ____state_0 == new_count__4;
  assign eq_3556 = ____state_0 == 4'h3;
  assign eq_3524 = ____state_0 == 4'h6;
  assign eq_3554 = ____state_0 == 4'h8;
  assign new_count__1 = 4'h1;
  assign eq_3595 = user_module__reading_data == 8'h5d; // trigger
  assign and_3597 = eq_3555 & ~or_3548;
  assign or_3851 = eq_3575 | eq_3576 | eq_3558 | eq_3556 | eq_3557 | eq_3555 | eq_3524 | eq_3553 | eq_3554 | ~eq_3517;
  assign and_3605 = eq_3576 & eq_3517;
  assign new_count = 4'h1;
  assign nor_3538 = ~(____state_4[2] | ____state_4[3]);
  assign nor_3651 = ~(~eq_3575 | eq_3595);
  assign p0_stage_done = user_module__reading_valid & user_module__output_ready;
  assign and_3637 = eq_3575 & eq_3595;
  assign and_3638 = eq_3576 & ~or_3548;
  assign and_3639 = eq_3576 & or_3548;
  assign nor_3652 = ~(~eq_3558 | eq_3517);
  assign and_3640 = eq_3558 & eq_3517;
  assign and_3641 = eq_3556 & ~or_3548;
  assign and_3642 = eq_3556 & or_3548;
  assign nor_3653 = ~(~eq_3557 | eq_3517);
  assign and_3643 = eq_3557 & eq_3517;
  assign and_3644 = eq_3555 & or_3548;
  assign and_3654 = eq_3524 & eq_3517 & or_reduce_3518;
  assign and_3645 = eq_3524 & ~(eq_3517 & or_reduce_3518);
  assign and_3646 = and_3597 & ~ne_3574;
  assign and_3647 = and_3597 & ne_3574;
  assign nor_3655 = ~(~eq_3553 | eq_3517);
  assign nor_3656 = ~(~eq_3554 | eq_3517);
  assign and_3648 = eq_3554 & eq_3517;
  assign nor_3657 = ~(~eq_3553 | ~eq_3517 | ____state_5);
  assign and_3658 = eq_3553 & eq_3517 & ____state_5;
  assign and_3659 = and_3605 & nor_3529;
  assign new_first = {____state_2[55:0], user_module__reading_data};
  assign new_count__8 = ____state_4 + new_count;
  assign nor_3673 = ~(eq_3575 | eq_3517);
  assign or_3675 = eq_3575 | eq_3517;
  assign nor_3661 = ~(~eq_3576 | eq_3517);
  assign nor_3665 = ~(~eq_3556 | eq_3517);
  assign and_3662 = eq_3556 & eq_3517;
  assign nor_3666 = ~(~eq_3555 | eq_3517);
  assign nor_3667 = ~(~eq_3524 | eq_3517);
  assign and_3663 = eq_3524 & eq_3517;
  assign and_3664 = eq_3555 & eq_3517 & nor_3529;
  assign and_3650 = ____state_0 > 4'h5 & ~eq_3524 & ~eq_3553 & ~eq_3554 & ~eq_3517;
  assign new_count__3 = 4'h1;
  assign new_count__2 = 4'h1;
  assign __state_6_constant_bits_5_width_1 = 1'h0;
  assign __state_6_variable_bits_0_width_5 = ____state_6[4:0];
  assign concat_3763 = {nor_3651 & p0_stage_done, and_3637 & p0_stage_done, and_3638 & p0_stage_done, and_3639 & p0_stage_done, nor_3652 & p0_stage_done, and_3640 & p0_stage_done, and_3641 & p0_stage_done, and_3642 & p0_stage_done, nor_3653 & p0_stage_done, and_3643 & p0_stage_done, and_3644 & p0_stage_done, and_3654 & p0_stage_done, and_3645 & p0_stage_done, and_3646 & p0_stage_done, and_3647 & p0_stage_done, nor_3655 & p0_stage_done, ~or_3851 & p0_stage_done, nor_3656 & p0_stage_done, and_3648 & p0_stage_done, nor_3657 & p0_stage_done, and_3658 & p0_stage_done};
  assign new_count__6 = 4'h1;
  assign new_count__5 = 4'h1;
  assign concat_3769 = {~or_3851 & p0_stage_done, or_3851 & p0_stage_done};
  assign concat_3784 = {eq_3558 & p0_stage_done, eq_3556 & p0_stage_done, and_3638 & p0_stage_done, and_3659 & p0_stage_done, eq_3557 & p0_stage_done, eq_3555 & p0_stage_done, ~or_3851 & p0_stage_done};
  assign array_update_3693[0] = ____state_3[0];
  assign array_update_3693[1] = ____state_3[1];
  assign array_update_3693[2] = ____state_3[2];
  assign array_update_3693[3] = ____state_3[3];
  assign array_update_3693[4] = ____state_3[4];
  assign array_update_3693[5] = ____state_3[5];
  assign array_update_3693[6] = ~(eq_3517 & ~or_reduce_3518 & ~____state_4[0]) ? ____state_3[3'h6] : new_first;
  assign array_update_3690[0] = ____state_3[0];
  assign array_update_3690[1] = ____state_3[1];
  assign array_update_3690[2] = ____state_3[2];
  assign array_update_3690[3] = ____state_3[3];
  assign array_update_3690[4] = ____state_3[4];
  assign array_update_3690[5] = eq_3517 ? new_first : array_index_3530;
  assign array_update_3690[6] = ____state_3[6];
  assign new_regs[0] = new_first;
  assign new_regs[1] = ____state_3[1];
  assign new_regs[2] = ____state_3[2];
  assign new_regs[3] = ____state_3[3];
  assign new_regs[4] = ____state_3[4];
  assign new_regs[5] = ____state_3[5];
  assign new_regs[6] = ____state_3[6];
  assign new_regs__1[0] = new_count__3 == 4'h0 ? new_first : ____state_3[0];
  assign new_regs__1[1] = new_count__3 == 4'h1 ? new_first : ____state_3[1];
  assign new_regs__1[2] = new_count__3 == 4'h2 ? new_first : ____state_3[2];
  assign new_regs__1[3] = new_count__3 == 4'h3 ? new_first : ____state_3[3];
  assign new_regs__1[4] = new_count__3 == 4'h4 ? new_first : ____state_3[4];
  assign new_regs__1[5] = new_count__3 == 4'h5 ? new_first : ____state_3[5];
  assign new_regs__1[6] = new_count__3 == 4'h6 ? new_first : ____state_3[6];
  assign array_update_3685[0] = ____state_3[0];
  assign array_update_3685[1] = ____state_3[1];
  assign array_update_3685[2] = ____state_3[2];
  assign array_update_3685[3] = eq_3517 ? new_first : ____state_3[3'h3];
  assign array_update_3685[4] = ____state_3[4];
  assign array_update_3685[5] = ____state_3[5];
  assign array_update_3685[6] = ____state_3[6];
  assign array_update_3682[0] = ____state_3[0];
  assign array_update_3682[1] = ____state_3[1];
  assign array_update_3682[2] = eq_3517 ? new_first : ____state_3[3'h2];
  assign array_update_3682[3] = ____state_3[3];
  assign array_update_3682[4] = ____state_3[4];
  assign array_update_3682[5] = ____state_3[5];
  assign array_update_3682[6] = ____state_3[6];
  assign concat_3612 = {eq_3576, eq_3555 | eq_3556, eq_3524, eq_3553 | eq_3557 | eq_3558, eq_3554};
  assign concat_3793 = {nor_3673 & p0_stage_done, or_3675 & p0_stage_done};
  assign new_delay__8 = ____state_7 + new_count__2;
  assign concat_3824 = {nor_3651 & p0_stage_done, and_3637 & p0_stage_done, nor_3661 & p0_stage_done, and_3605 & p0_stage_done, nor_3652 & p0_stage_done, and_3640 & p0_stage_done, nor_3665 & p0_stage_done, and_3662 & p0_stage_done, nor_3653 & p0_stage_done, and_3643 & p0_stage_done, nor_3666 & p0_stage_done, nor_3667 & p0_stage_done, and_3663 & p0_stage_done, and_3664 & p0_stage_done, nor_3655 & p0_stage_done, and_3646 & p0_stage_done, and_3647 & p0_stage_done, and_3650 & p0_stage_done, ~or_3851 & p0_stage_done, nor_3656 & p0_stage_done, and_3648 & p0_stage_done, nor_3657 & p0_stage_done, and_3658 & p0_stage_done};
  assign new_output__1_slice_reduced = 48'hdb6d_b6db_6dbd;
  assign new_output_slice_reduced = {____state_6[47:7], 7'h00};
  assign output_out = {____state_6[6:5], __state_6_constant_bits_5_width_1, __state_6_variable_bits_0_width_5};
  assign one_hot_sel_3764 = 4'h8 & {4{concat_3763[0]}} | 4'hf & {4{concat_3763[1]}} | {1'h1, literal_3594[____state_4 > 4'h4 ? 3'h4 : ____state_4[2:0]]} & {4{concat_3763[2]}} | 4'h8 & {4{concat_3763[3]}} | 4'h0 & {4{concat_3763[4]}} | 4'h7 & {4{concat_3763[5]}} | 4'hf & {4{concat_3763[6]}} | 4'h6 & {4{concat_3763[7]}} | 4'h6 & {4{concat_3763[8]}} | 4'h7 & {4{concat_3763[9]}} | 4'h5 & {4{concat_3763[10]}} | 4'h5 & {4{concat_3763[11]}} | 4'h4 & {4{concat_3763[12]}} | 4'h3 & {4{concat_3763[13]}} | 4'h4 & {4{concat_3763[14]}} | 4'h3 & {4{concat_3763[15]}} | 4'h2 & {4{concat_3763[16]}} | new_count__6 & {4{concat_3763[17]}} | 4'h2 & {4{concat_3763[18]}} | new_count__5 & {4{concat_3763[19]}} | 4'h0 & {4{concat_3763[20]}};
  assign and_3832 = (and_3637 | and_3638 | and_3639 | and_3640 | and_3641 | and_3642 | and_3643 | and_3644 | and_3645 | and_3646 | and_3647 | and_3648 | ~or_3851 | nor_3651 | nor_3652 | nor_3653 | and_3654 | nor_3655 | nor_3656 | nor_3657 | and_3658) & p0_stage_done;
  assign one_hot_sel_3770 = new_first & {64{concat_3769[0]}} | 64'h0000_0000_0000_0000 & {64{concat_3769[1]}};
  assign one_hot_sel_3785[0] = literal_3695[0] & {64{concat_3784[0]}} | array_update_3693[0] & {64{concat_3784[1]}} | array_update_3690[0] & {64{concat_3784[2]}} | new_regs[0] & {64{concat_3784[3]}} | new_regs__1[0] & {64{concat_3784[4]}} | array_update_3685[0] & {64{concat_3784[5]}} | array_update_3682[0] & {64{concat_3784[6]}};
  assign one_hot_sel_3785[1] = literal_3695[1] & {64{concat_3784[0]}} | array_update_3693[1] & {64{concat_3784[1]}} | array_update_3690[1] & {64{concat_3784[2]}} | new_regs[1] & {64{concat_3784[3]}} | new_regs__1[1] & {64{concat_3784[4]}} | array_update_3685[1] & {64{concat_3784[5]}} | array_update_3682[1] & {64{concat_3784[6]}};
  assign one_hot_sel_3785[2] = literal_3695[2] & {64{concat_3784[0]}} | array_update_3693[2] & {64{concat_3784[1]}} | array_update_3690[2] & {64{concat_3784[2]}} | new_regs[2] & {64{concat_3784[3]}} | new_regs__1[2] & {64{concat_3784[4]}} | array_update_3685[2] & {64{concat_3784[5]}} | array_update_3682[2] & {64{concat_3784[6]}};
  assign one_hot_sel_3785[3] = literal_3695[3] & {64{concat_3784[0]}} | array_update_3693[3] & {64{concat_3784[1]}} | array_update_3690[3] & {64{concat_3784[2]}} | new_regs[3] & {64{concat_3784[3]}} | new_regs__1[3] & {64{concat_3784[4]}} | array_update_3685[3] & {64{concat_3784[5]}} | array_update_3682[3] & {64{concat_3784[6]}};
  assign one_hot_sel_3785[4] = literal_3695[4] & {64{concat_3784[0]}} | array_update_3693[4] & {64{concat_3784[1]}} | array_update_3690[4] & {64{concat_3784[2]}} | new_regs[4] & {64{concat_3784[3]}} | new_regs__1[4] & {64{concat_3784[4]}} | array_update_3685[4] & {64{concat_3784[5]}} | array_update_3682[4] & {64{concat_3784[6]}};
  assign one_hot_sel_3785[5] = literal_3695[5] & {64{concat_3784[0]}} | array_update_3693[5] & {64{concat_3784[1]}} | array_update_3690[5] & {64{concat_3784[2]}} | new_regs[5] & {64{concat_3784[3]}} | new_regs__1[5] & {64{concat_3784[4]}} | array_update_3685[5] & {64{concat_3784[5]}} | array_update_3682[5] & {64{concat_3784[6]}};
  assign one_hot_sel_3785[6] = literal_3695[6] & {64{concat_3784[0]}} | array_update_3693[6] & {64{concat_3784[1]}} | array_update_3690[6] & {64{concat_3784[2]}} | new_regs[6] & {64{concat_3784[3]}} | new_regs__1[6] & {64{concat_3784[4]}} | array_update_3685[6] & {64{concat_3784[5]}} | array_update_3682[6] & {64{concat_3784[6]}};
  assign and_3838 = (eq_3555 | eq_3556 | eq_3557 | eq_3558 | and_3638 | ~or_3851 | and_3659) & p0_stage_done;
  assign one_hot_sel_3669 = (eq_3517 ? new_count__8 & {4{nor_3538}} : ____state_4) & {4{concat_3612[0]}} | ____state_4 & {4{~eq_3517}} & {4{concat_3612[1]}} | (eq_3517 ? new_count__8 & {4{~or_reduce_3518}} : ____state_4) & {4{concat_3612[2]}} | (eq_3517 ? new_count__8 & {4{nor_3529}} : ____state_4) & {4{concat_3612[3]}} | (eq_3517 ? {3'h0, nor_3529} : ____state_4) & {4{concat_3612[4]}};
  assign nor_3670 = ~(eq_3575 | ~(~eq_3524 | ~eq_3517 | nor_3529 ? ____state_5 : ~(____state_4 == new_count__1 & ~____state_5)));
  assign one_hot_sel_3794 = 4'h0 & {4{concat_3793[0]}} | new_delay__8 & {4{concat_3793[1]}};
  assign and_3843 = (nor_3673 | or_3675) & p0_stage_done;
  assign new_order = ____state_8 + 64'h0000_0000_0000_0001;
  assign and_3845 = ~(eq_3575 | eq_3576 | eq_3558 | eq_3556 | eq_3557 | eq_3555 | eq_3524 | eq_3553 | ~eq_3554 | ~eq_3517 | nor_3538) & p0_stage_done;
  assign one_hot_sel_3825 = 48'h0000_0000_0007 & {48{concat_3824[0]}} | 48'h0000_0000_0017 & {48{concat_3824[1]}} | 48'h0000_0000_0008 & {48{concat_3824[2]}} | new_output_slice_reduced & {48{concat_3824[3]}} | 48'h0000_0000_0009 & {48{concat_3824[4]}} | new_output_slice_reduced & {48{concat_3824[5]}} | 48'h2492_4924_9248 & {48{concat_3824[6]}} | new_output__1_slice_reduced & {48{concat_3824[7]}} | new_output_slice_reduced & {48{concat_3824[8]}} | 48'h0000_0000_0006 & {48{concat_3824[9]}} | 48'h0000_0000_0006 & {48{concat_3824[10]}} | new_output_slice_reduced & {48{concat_3824[11]}} | new_output_slice_reduced & {48{concat_3824[12]}} | 48'h0000_0000_0005 & {48{concat_3824[13]}} | new_output_slice_reduced & {48{concat_3824[14]}} | 48'h0000_0000_0004 & {48{concat_3824[15]}} | new_output_slice_reduced & {48{concat_3824[16]}} | 48'h0000_0000_0003 & {48{concat_3824[17]}} | new_output_slice_reduced & {48{concat_3824[18]}} | 48'h0000_0000_0002 & {48{concat_3824[19]}} | new_output_slice_reduced & {48{concat_3824[20]}} | 48'h0000_0000_0001 & {48{concat_3824[21]}} | new_output_slice_reduced & {48{concat_3824[22]}};
  assign and_3848 = (and_3605 | and_3637 | and_3640 | and_3643 | and_3646 | and_3647 | and_3648 | ~or_3851 | and_3650 | nor_3651 | nor_3652 | nor_3653 | nor_3655 | nor_3656 | nor_3657 | and_3658 | nor_3661 | and_3662 | and_3663 | and_3664 | nor_3665 | nor_3666 | nor_3667) & p0_stage_done;
  always_ff @ (posedge clk) begin
    if (reset) begin
      ____state_4 <= 4'h0;
      ____state_7 <= 4'h0;
      ____state_0 <= 4'h0;
      ____state_3 <= ____state_3_init;
      ____state_5 <= 1'h0;
      ____state_2 <= 64'h0000_0000_0000_0000;
      ____state_6 <= 48'h0000_0000_0000;
      ____state_8 <= 64'h0000_0000_0000_0000;
    end else begin
      ____state_4 <= p0_stage_done ? one_hot_sel_3669 : ____state_4;
      ____state_7 <= and_3843 ? one_hot_sel_3794 : ____state_7;
      ____state_0 <= and_3832 ? one_hot_sel_3764 : ____state_0;
      ____state_3 <= and_3838 ? one_hot_sel_3785 : ____state_3;
      ____state_5 <= p0_stage_done ? nor_3670 : ____state_5;
      ____state_2 <= p0_stage_done ? one_hot_sel_3770 : ____state_2;
      ____state_6 <= and_3848 ? one_hot_sel_3825 : ____state_6;
      ____state_8 <= and_3845 ? new_order : ____state_8;
    end
  end
  assign user_module__output_data = output_out;
  assign user_module__output_valid = user_module__reading_valid;
  assign user_module__reading_ready = p0_stage_done;
endmodule