// Seed: 1426304208
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  assign module_1.id_1 = 0;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wor id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wor id_20 = 1;
  assign id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output tri0 id_4;
  input wire id_3;
  output wire id_2;
  output reg id_1;
  assign id_4 = -1;
  always_latch @(id_6);
  always id_1 = #1 1'd0;
  assign id_1 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_4,
      id_6,
      id_3,
      id_3,
      id_6,
      id_6,
      id_4,
      id_6,
      id_6,
      id_6,
      id_3,
      id_4,
      id_4,
      id_5,
      id_6,
      id_6,
      id_6
  );
  wire id_7;
  wire id_8;
  ;
endmodule
