{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/740-US20210134366(Pending) (Done on website already).pdf"}, "page_content": "digital design . Preferably , LUTs and FFs may be arranged as\n\nredundant FFs are used as pipeline registers to divide the\n\nTCAM design into two stages which improved the through\n\nLUT - FF pair inside the slices . They may not be used\n\nindependently . For example , if a digital design requires 200\n\nput .\n\nLUTs but not any FF , the synthesizer will still assign 50\n\n[ 0070 ] Furthermore , in embodiments of the present inven\n\nslices to it , which contains FFs as well . In this example , the\n\ntion , the number of slices utilized by the TCAM structure ,\n\n200 FFs are utilized ( synthesized / inferred ) by the digital\n\neither without pipelining or with pipelining , is basically\n\ndesign but are not used , which is a wastage of area in FPGA .\n\nsame , but the performance may be improved in the latter\n\n[ 0062 ]\n\nIn some example TCAM structures which are\n\ncase , i.e. with pipelining .\n\nbased on distributed RAM using LUTRAMs , these struc\n\n[ 0071 ]\n\nIn one example embodiment , the electronic\n\ntures may only need LUTs from the LUT - FF pairs inside a\n\nmemory device may be further manipulated , by mapping\n\nslice . A large number of LUT - FF pairs are inferred by the\n\ndata from a TCAM table into the electronic memory device\n\nsynthesizer in the form of slices to implement the distributed\n\nincluding the plurality of basic memory blocks . Such map\n\nRAM - based TCAM designs . LUTs are needed by these\n\nping includes : partitioning the TCAM table into a plurality\n\ndesign , but FFs are not .\n\nof sub - tables ; and mapping the plurality of sub - tables into\n\n[ 0063 ] However , due to the LUT - FF pair nature of FPGA ,\n\ncorresponding basic memory blocks of the electronic\n\nFFs are also inferred by the synthesizer while they are not\n\nmemory device .\n\npart of the design . It is a waste of area on the reconfigurable\n\n[ 0072 ]\n\nPreferably , data from a TCAM table may be\n\ndevice , i.e. , FPGA . These FFs may be considered as redun\n\nmapped into D - TCAM which consists of D - CAM blocks .", "type": "Document"}}