#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun  9 16:18:44 2021
# Process ID: 8524
# Current directory: C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15892 C:\Users\lucet\semester\21s-hardware-system-design\Project\Project_V0\Project_V0.xpr
# Log file: C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0/vivado.log
# Journal file: C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 786.566 ; gain = 177.016
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jun  9 16:19:45 2021] Launched synth_1...
Run output will be captured here: C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.runs/synth_1/runme.log
[Wed Jun  9 16:19:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.tmp/myip_v1_0_project c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/lucet/semester/21s-hardware-system-design/project/project_v0/project_v0.tmp/myip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/my_pe.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/mm_multiplier.v' does not exist. The file is ignored.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/mm_multiplier.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1416.703 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_MAC has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/my_pe.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/mm_multiplier.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
ERROR: [Ipptcl 7-1491] Failed to create Directory 'c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0\../../../../../../lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src'
ERROR: [Ipptcl 7-1491] Failed to create Directory 'c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0\../../../../../../lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src'
ERROR: [Common 17-39] 'ipx::move_temp_component_back' failed due to earlier errors.
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::remove_file src/my_pe.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/mm_multiplier.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
export_ip_user_files -of_objects  [get_files c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/mm_multiplier.v] -no_script -reset -force -quiet
remove_files  c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/mm_multiplier.v
update_compile_order -fileset sources_1
close [ open C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/my_pe.v w ]
add_files C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/my_pe.v
set_property library xil_defaultlib [get_files  c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/my_pe.v]
close [ open C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/mm_multiplier.v w ]
add_files C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/mm_multiplier.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/my_pe.v] -no_script -reset -force -quiet
remove_files  c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/my_pe.v
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_MAC has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/my_pe.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/mm_multiplier.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/mm_multiplier.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/my_pe.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
export_ip_user_files -of_objects  [get_files C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/mm_multiplier.v] -no_script -reset -force -quiet
remove_files  C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/mm_multiplier.v
update_compile_order -fileset sources_1
close [ open C:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/mm_multiplier.v w ]
add_files C:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/mm_multiplier.v
close [ open C:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/my_pe.v w ]
add_files C:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/my_pe.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_MAC has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/lucet/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/my_pe.v'.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/my_pe.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/mm_multiplier.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/mm_multiplier.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/mm_multiplier.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::remove_file C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/My_IP/myip_1.0/src/mm_multiplier.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../Project_V0/Project_V0.srcs/sources_1/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
export_ip_user_files -of_objects  [get_files C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/my_pe.v] -no_script -reset -force -quiet
remove_files  C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0/Project_V0.srcs/sources_1/my_pe.v
ipx::merge_project_changes files [ipx::current_core]
