{
  "Top": "fully2_cnn",
  "RtlTop": "fully2_cnn",
  "RtlPrefix": "",
  "RtlSubPrefix": "fully2_cnn_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<32, 8, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_V",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<32, 8, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=F:\/NVChuyen\/CNN\/Vivado\/IpcoreTest\/test_fix_point\/fully2_cnn.zip",
      "config_export -rtl=vhdl"
    ],
    "DirectiveTcl": [
      "set_directive_top fully2_cnn -name fully2_cnn",
      "set_directive_top fully2_cnn -name fully2_cnn"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fully2_cnn"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "39"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fully2_cnn",
    "Version": "1.0",
    "DisplayName": "Fully2_cnn",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fully2_cnn_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/fully2_cnn.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fully2_cnn_fc_layer2_weights_V.vhd",
      "impl\/vhdl\/fully2_cnn_mul_25s_32s_56_1_1.vhd",
      "impl\/vhdl\/fully2_cnn_output_V.vhd",
      "impl\/vhdl\/fully2_cnn_regslice_both.vhd",
      "impl\/vhdl\/fully2_cnn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fully2_cnn_fc_layer2_weights_V.v",
      "impl\/verilog\/fully2_cnn_fc_layer2_weights_V_rom.dat",
      "impl\/verilog\/fully2_cnn_mul_25s_32s_56_1_1.v",
      "impl\/verilog\/fully2_cnn_output_V.v",
      "impl\/verilog\/fully2_cnn_regslice_both.v",
      "impl\/verilog\/fully2_cnn.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/fully2_cnn.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["F:\/NVChuyen\/CNN\/VitisHLS\/fully2_cnn\/fully2_cnn\/solution1\/.debug\/fully2_cnn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_V:out_V",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "in_V_",
      "ports": [
        "in_V_TDATA",
        "in_V_TREADY",
        "in_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "in"
        }]
    },
    "out_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "out_V_",
      "ports": [
        "out_V_TDATA",
        "out_V_TREADY",
        "out_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "fully2_cnn"},
    "Info": {"fully2_cnn": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"fully2_cnn": {
        "Latency": {
          "LatencyBest": "39",
          "LatencyAvg": "39",
          "LatencyWorst": "39",
          "PipelineII": "40",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.334"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_19_1",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "fc_layer2_label1",
            "TripCount": "9",
            "Latency": "27",
            "PipelineII": "3",
            "PipelineDepth": "3"
          },
          {
            "Name": "fc_layer2_label2",
            "TripCount": "2",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "3",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "298",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "686",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-07-20 14:31:30 +0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
