<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable
   filter="nios_to_periph_sys.clk_50 OR pll.outclk0 OR pll.outclk1 OR pll.outclk2"
   showResetDomains="0"
   showClockDomains="1">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="143" />
   <name preferredWidth="193" />
   <inputclock preferredWidth="114" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1855" height="1056" x="65" y="24" />
 <hdlexample language="VERILOG" />
</preferences>
