Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,59
design__inferred_latch__count,0
design__instance__count,2652
design__instance__area,18496.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0015280238585546613
power__switching__total,0.0021291039884090424
power__leakage__total,2.099019802415114E-8
power__total,0.0036571486853063107
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25225733327308525
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25301758626627435
timing__hold__ws__corner:nom_tt_025C_1v80,0.3283702847022698
timing__setup__ws__corner:nom_tt_025C_1v80,6.258862938411819
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.328370
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,18.334284
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,16
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.25365041340820826
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.25449201799582755
timing__hold__ws__corner:nom_ss_100C_1v60,0.8934945813898416
timing__setup__ws__corner:nom_ss_100C_1v60,-2.3438407433875947
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-4.157728501390943
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-2.3438407433875947
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.893495
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,2
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,10.906260
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25184899323307947
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25244915206158985
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12166312746060123
timing__setup__ws__corner:nom_ff_n40C_1v95,9.710598822119952
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.121663
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.839613
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,16
design__max_fanout_violation__count,3
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25156227812886117
clock__skew__worst_setup,0.25194783084064204
timing__hold__ws,0.11886592047094774
timing__setup__ws,-2.6161438200710343
timing__hold__tns,0.0
timing__setup__tns,-4.925887392962007
timing__hold__wns,0
timing__setup__wns,-2.6161438200710343
timing__hold_vio__count,0
timing__hold_r2r__ws,0.118866
timing__hold_r2r_vio__count,0
timing__setup_vio__count,8
timing__setup_r2r__ws,10.801156
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2652
design__instance__area__stdcell,18496.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.539959
design__instance__utilization__stdcell,0.539959
design__instance__count__class:buffer,2
design__instance__count__class:inverter,56
design__instance__count__class:sequential_cell,45
design__instance__count__class:multi_input_combinational_cell,1954
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2385
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,39761.6
design__violations,0
design__instance__count__class:timing_repair_buffer,131
design__instance__count__class:clock_buffer,6
design__instance__count__class:clock_inverter,2
design__instance__count__setup_buffer,39
design__instance__count__hold_buffer,18
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,2212
route__net__special,2
route__drc_errors__iter:1,611
route__wirelength__iter:1,42516
route__drc_errors__iter:2,274
route__wirelength__iter:2,42213
route__drc_errors__iter:3,290
route__wirelength__iter:3,42087
route__drc_errors__iter:4,3
route__wirelength__iter:4,42044
route__drc_errors__iter:5,0
route__wirelength__iter:5,42042
route__drc_errors,0
route__wirelength,42042
route__vias,14323
route__vias__singlecut,14323
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,393.21
timing__unannotated_net__count__corner:nom_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2519746982385978
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2524965585860821
timing__hold__ws__corner:min_tt_025C_1v80,0.3246487615073232
timing__setup__ws__corner:min_tt_025C_1v80,6.377214492540911
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.324649
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,18.358450
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,9
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25327748948368967
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2538115622847902
timing__hold__ws__corner:min_ss_100C_1v60,0.8871464369777996
timing__setup__ws__corner:min_ss_100C_1v60,-2.1165487739307194
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-3.721428603942247
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-2.1165487739307194
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.887146
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,2
timing__setup_r2r__ws__corner:min_ss_100C_1v60,10.994718
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25156227812886117
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25194783084064204
timing__hold__ws__corner:min_ff_n40C_1v95,0.11886592047094774
timing__setup__ws__corner:min_ff_n40C_1v95,9.780654785133535
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.118866
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.855928
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25259595130517265
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.253830186276555
timing__hold__ws__corner:max_tt_025C_1v80,0.33251524697078416
timing__setup__ws__corner:max_tt_025C_1v80,6.1169764318519
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.332515
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,18.309261
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,38
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,16
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.25378630471026564
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.255139500082101
timing__hold__ws__corner:max_ss_100C_1v60,0.9007135292558763
timing__setup__ws__corner:max_ss_100C_1v60,-2.6161438200710343
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-4.925887392962007
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-2.6161438200710343
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.900714
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,4
timing__setup_r2r__ws__corner:max_ss_100C_1v60,10.801156
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,38
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2522874480734799
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2533128223324476
timing__hold__ws__corner:max_ff_n40C_1v95,0.12454920780588949
timing__setup__ws__corner:max_ff_n40C_1v95,9.623470293040045
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.124549
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.823101
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,38
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,38
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79846
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00154313
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00230593
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000310423
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00230593
design_powergrid__voltage__worst,0.00230593
design_powergrid__voltage__worst__net:VPWR,1.79846
design_powergrid__drop__worst,0.00230593
design_powergrid__drop__worst__net:VPWR,0.00154313
design_powergrid__voltage__worst__net:VGND,0.00230593
design_powergrid__drop__worst__net:VGND,0.00230593
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000361000000000000033427254020335084305770578794181346893310546875
ir__drop__worst,0.00153999999999999991930066389755893396795727312564849853515625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
