// Seed: 39253054
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_6;
  ;
  parameter id_7 = 1;
  assign id_5 = id_3;
  logic id_8;
endmodule
module module_1 #(
    parameter id_7 = 32'd36
) (
    input wor id_0,
    output wand id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output wire id_5,
    input wire id_6,
    input wor _id_7,
    input tri id_8,
    input supply0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    output tri id_12
);
  assign id_1  = id_0;
  assign id_1  = -1;
  assign id_12 = id_7;
  parameter id_14 = 1;
  logic id_15;
  module_0 modCall_1 (
      id_15,
      id_14,
      id_14,
      id_15,
      id_14
  );
  wire [-1 : -1  &  id_7] id_16, id_17, id_18;
endmodule
