Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Feb 12 17:03:07 2026
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_btn_timing_summary_routed.rpt -pb top_btn_timing_summary_routed.pb -rpx top_btn_timing_summary_routed.rpx -warn_on_violation
| Design       : top_btn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_button_debounce/stable_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.270        0.000                      0                   22        0.257        0.000                      0                   22        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.270        0.000                      0                   22        0.257        0.000                      0                   22        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 u_button_debounce/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 2.013ns (54.383%)  route 1.689ns (45.618%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.638     5.159    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  u_button_debounce/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_button_debounce/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.353    u_button_debounce/counter[2]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.027 r  u_button_debounce/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    u_button_debounce/counter0_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  u_button_debounce/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    u_button_debounce/counter0_carry__0_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  u_button_debounce/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    u_button_debounce/counter0_carry__1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  u_button_debounce/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.369    u_button_debounce/counter0_carry__2_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.608 r  u_button_debounce/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.951     8.559    u_button_debounce/counter0[19]
    SLICE_X1Y48          LUT6 (Prop_lut6_I5_O)        0.302     8.861 r  u_button_debounce/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     8.861    u_button_debounce/p_0_in[19]
    SLICE_X1Y48          FDCE                                         r  u_button_debounce/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.520    14.861    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y48          FDCE                                         r  u_button_debounce/counter_reg[19]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y48          FDCE (Setup_fdce_C_D)        0.031    15.131    u_button_debounce/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 u_button_debounce/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.977ns (55.211%)  route 1.604ns (44.789%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.638     5.159    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  u_button_debounce/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_button_debounce/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.353    u_button_debounce/counter[2]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.027 r  u_button_debounce/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    u_button_debounce/counter0_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  u_button_debounce/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    u_button_debounce/counter0_carry__0_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  u_button_debounce/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    u_button_debounce/counter0_carry__1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.568 r  u_button_debounce/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.866     8.434    u_button_debounce/counter0[16]
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.306     8.740 r  u_button_debounce/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.740    u_button_debounce/p_0_in[16]
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.520    14.861    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[16]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y47          FDCE (Setup_fdce_C_D)        0.032    15.132    u_button_debounce/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.543ns  (required time - arrival time)
  Source:                 u_button_debounce/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 2.109ns (61.518%)  route 1.319ns (38.482%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.638     5.159    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  u_button_debounce/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_button_debounce/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.353    u_button_debounce/counter[2]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.027 r  u_button_debounce/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    u_button_debounce/counter0_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  u_button_debounce/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    u_button_debounce/counter0_carry__0_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  u_button_debounce/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    u_button_debounce/counter0_carry__1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  u_button_debounce/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.369    u_button_debounce/counter0_carry__2_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  u_button_debounce/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.581     8.285    u_button_debounce/counter0[18]
    SLICE_X1Y48          LUT6 (Prop_lut6_I5_O)        0.303     8.588 r  u_button_debounce/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.588    u_button_debounce/p_0_in[18]
    SLICE_X1Y48          FDCE                                         r  u_button_debounce/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.520    14.861    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y48          FDCE                                         r  u_button_debounce/counter_reg[18]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y48          FDCE (Setup_fdce_C_D)        0.031    15.131    u_button_debounce/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  6.543    

Slack (MET) :             6.552ns  (required time - arrival time)
  Source:                 u_button_debounce/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 1.993ns (58.316%)  route 1.425ns (41.684%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.638     5.159    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  u_button_debounce/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_button_debounce/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.353    u_button_debounce/counter[2]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.027 r  u_button_debounce/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    u_button_debounce/counter0_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  u_button_debounce/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    u_button_debounce/counter0_carry__0_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  u_button_debounce/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    u_button_debounce/counter0_carry__1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  u_button_debounce/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.369    u_button_debounce/counter0_carry__2_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.591 r  u_button_debounce/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.687     8.278    u_button_debounce/counter0[17]
    SLICE_X1Y48          LUT6 (Prop_lut6_I5_O)        0.299     8.577 r  u_button_debounce/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.577    u_button_debounce/p_0_in[17]
    SLICE_X1Y48          FDCE                                         r  u_button_debounce/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.520    14.861    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y48          FDCE                                         r  u_button_debounce/counter_reg[17]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y48          FDCE (Setup_fdce_C_D)        0.029    15.129    u_button_debounce/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  6.552    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 u_button_debounce/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 1.995ns (60.194%)  route 1.319ns (39.806%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.638     5.159    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  u_button_debounce/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_button_debounce/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.353    u_button_debounce/counter[2]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.027 r  u_button_debounce/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    u_button_debounce/counter0_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  u_button_debounce/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    u_button_debounce/counter0_carry__0_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  u_button_debounce/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    u_button_debounce/counter0_carry__1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.589 r  u_button_debounce/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.581     8.171    u_button_debounce/counter0[14]
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.303     8.474 r  u_button_debounce/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.474    u_button_debounce/p_0_in[14]
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.520    14.861    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[14]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y47          FDCE (Setup_fdce_C_D)        0.031    15.131    u_button_debounce/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 u_button_debounce/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 1.879ns (56.898%)  route 1.423ns (43.102%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.638     5.159    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  u_button_debounce/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_button_debounce/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.353    u_button_debounce/counter[2]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.027 r  u_button_debounce/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    u_button_debounce/counter0_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  u_button_debounce/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    u_button_debounce/counter0_carry__0_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  u_button_debounce/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    u_button_debounce/counter0_carry__1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.477 r  u_button_debounce/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.686     8.163    u_button_debounce/counter0[13]
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.299     8.462 r  u_button_debounce/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.462    u_button_debounce/p_0_in[13]
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.520    14.861    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[13]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y47          FDCE (Setup_fdce_C_D)        0.029    15.129    u_button_debounce/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 u_button_debounce/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 1.899ns (58.248%)  route 1.361ns (41.752%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.638     5.159    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  u_button_debounce/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_button_debounce/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.353    u_button_debounce/counter[2]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.027 r  u_button_debounce/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    u_button_debounce/counter0_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  u_button_debounce/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    u_button_debounce/counter0_carry__0_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  u_button_debounce/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    u_button_debounce/counter0_carry__1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.494 r  u_button_debounce/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.623     8.117    u_button_debounce/counter0[15]
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.302     8.419 r  u_button_debounce/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.419    u_button_debounce/p_0_in[15]
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.520    14.861    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[15]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y47          FDCE (Setup_fdce_C_D)        0.031    15.131    u_button_debounce/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  6.711    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 u_button_debounce/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 1.863ns (57.378%)  route 1.384ns (42.622%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.638     5.159    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  u_button_debounce/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_button_debounce/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.353    u_button_debounce/counter[2]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.027 r  u_button_debounce/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    u_button_debounce/counter0_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  u_button_debounce/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    u_button_debounce/counter0_carry__0_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.454 r  u_button_debounce/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.646     8.100    u_button_debounce/counter0[12]
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.306     8.406 r  u_button_debounce/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.406    u_button_debounce/p_0_in[12]
    SLICE_X1Y46          FDCE                                         r  u_button_debounce/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.519    14.860    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  u_button_debounce/counter_reg[12]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y46          FDCE (Setup_fdce_C_D)        0.031    15.130    u_button_debounce/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 u_button_debounce/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 1.767ns (54.802%)  route 1.457ns (45.198%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.638     5.159    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  u_button_debounce/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_button_debounce/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.353    u_button_debounce/counter[2]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.027 r  u_button_debounce/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    u_button_debounce/counter0_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.361 r  u_button_debounce/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.720     8.081    u_button_debounce/counter0[6]
    SLICE_X1Y45          LUT6 (Prop_lut6_I5_O)        0.303     8.384 r  u_button_debounce/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.384    u_button_debounce/p_0_in[6]
    SLICE_X1Y45          FDCE                                         r  u_button_debounce/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.519    14.860    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y45          FDCE                                         r  u_button_debounce/counter_reg[6]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y45          FDCE (Setup_fdce_C_D)        0.029    15.128    u_button_debounce/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  6.744    

Slack (MET) :             6.766ns  (required time - arrival time)
  Source:                 u_button_debounce/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 1.881ns (58.740%)  route 1.321ns (41.260%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.638     5.159    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  u_button_debounce/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_button_debounce/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     6.353    u_button_debounce/counter[2]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.027 r  u_button_debounce/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    u_button_debounce/counter0_carry_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  u_button_debounce/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    u_button_debounce/counter0_carry__0_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.475 r  u_button_debounce/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.583     8.059    u_button_debounce/counter0[10]
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.303     8.362 r  u_button_debounce/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.362    u_button_debounce/p_0_in[10]
    SLICE_X1Y46          FDCE                                         r  u_button_debounce/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.519    14.860    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  u_button_debounce/counter_reg[10]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y46          FDCE (Setup_fdce_C_D)        0.029    15.128    u_button_debounce/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  6.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_button_debounce/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/stable_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.204%)  route 0.208ns (52.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.595     1.478    u_button_debounce/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  u_button_debounce/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_button_debounce/btn_sync_1_reg/Q
                         net (fo=2, routed)           0.208     1.827    u_button_debounce/btn_sync_1
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.045     1.872 r  u_button_debounce/stable_state_i_1/O
                         net (fo=1, routed)           0.000     1.872    u_button_debounce/stable_state_i_1_n_0
    SLICE_X2Y46          FDCE                                         r  u_button_debounce/stable_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.866     1.993    u_button_debounce/clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  u_button_debounce/stable_state_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.121     1.615    u_button_debounce/stable_state_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_button_debounce/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.834%)  route 0.187ns (50.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.479    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 f  u_button_debounce/counter_reg[15]/Q
                         net (fo=22, routed)          0.187     1.807    u_button_debounce/counter[15]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.045     1.852 r  u_button_debounce/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.852    u_button_debounce/p_0_in[11]
    SLICE_X1Y46          FDCE                                         r  u_button_debounce/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.866     1.993    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  u_button_debounce/counter_reg[11]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y46          FDCE (Hold_fdce_C_D)         0.092     1.586    u_button_debounce/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_button_debounce/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.701%)  route 0.188ns (50.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.479    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 f  u_button_debounce/counter_reg[15]/Q
                         net (fo=22, routed)          0.188     1.808    u_button_debounce/counter[15]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.045     1.853 r  u_button_debounce/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.853    u_button_debounce/p_0_in[10]
    SLICE_X1Y46          FDCE                                         r  u_button_debounce/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.866     1.993    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  u_button_debounce/counter_reg[10]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y46          FDCE (Hold_fdce_C_D)         0.091     1.585    u_button_debounce/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_button_debounce/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.595     1.478    u_button_debounce/clk_IBUF_BUFG
    SLICE_X2Y44          FDCE                                         r  u_button_debounce/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.164     1.642 f  u_button_debounce/counter_reg[0]/Q
                         net (fo=3, routed)           0.233     1.875    u_button_debounce/counter[0]
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.045     1.920 r  u_button_debounce/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.920    u_button_debounce/p_0_in[0]
    SLICE_X2Y44          FDCE                                         r  u_button_debounce/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.866     1.993    u_button_debounce/clk_IBUF_BUFG
    SLICE_X2Y44          FDCE                                         r  u_button_debounce/counter_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y44          FDCE (Hold_fdce_C_D)         0.121     1.599    u_button_debounce/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_button_debounce/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.431%)  route 0.242ns (56.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.479    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 f  u_button_debounce/counter_reg[14]/Q
                         net (fo=22, routed)          0.242     1.862    u_button_debounce/counter[14]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.045     1.907 r  u_button_debounce/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.907    u_button_debounce/p_0_in[15]
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.867     1.994    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[15]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y47          FDCE (Hold_fdce_C_D)         0.092     1.571    u_button_debounce/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 u_button_debounce/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.874%)  route 0.258ns (58.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.479    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 f  u_button_debounce/counter_reg[15]/Q
                         net (fo=22, routed)          0.258     1.878    u_button_debounce/counter[15]
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.045     1.923 r  u_button_debounce/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.923    u_button_debounce/p_0_in[7]
    SLICE_X1Y45          FDCE                                         r  u_button_debounce/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.866     1.993    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y45          FDCE                                         r  u_button_debounce/counter_reg[7]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.092     1.586    u_button_debounce/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 u_button_debounce/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.330%)  route 0.243ns (56.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.479    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 f  u_button_debounce/counter_reg[14]/Q
                         net (fo=22, routed)          0.243     1.863    u_button_debounce/counter[14]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.045     1.908 r  u_button_debounce/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.908    u_button_debounce/p_0_in[16]
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.867     1.994    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[16]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y47          FDCE (Hold_fdce_C_D)         0.092     1.571    u_button_debounce/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 u_button_debounce/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.340%)  route 0.253ns (57.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.479    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 f  u_button_debounce/counter_reg[14]/Q
                         net (fo=22, routed)          0.253     1.873    u_button_debounce/counter[14]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.045     1.918 r  u_button_debounce/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.918    u_button_debounce/p_0_in[14]
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.867     1.994    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[14]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y47          FDCE (Hold_fdce_C_D)         0.092     1.571    u_button_debounce/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 u_button_debounce/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.340%)  route 0.253ns (57.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.479    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 f  u_button_debounce/counter_reg[14]/Q
                         net (fo=22, routed)          0.253     1.873    u_button_debounce/counter[14]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.045     1.918 r  u_button_debounce/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     1.918    u_button_debounce/p_0_in[13]
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.867     1.994    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[13]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y47          FDCE (Hold_fdce_C_D)         0.091     1.570    u_button_debounce/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 u_button_debounce/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.156%)  route 0.289ns (60.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.479    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y47          FDCE                                         r  u_button_debounce/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 f  u_button_debounce/counter_reg[14]/Q
                         net (fo=22, routed)          0.289     1.909    u_button_debounce/counter[14]
    SLICE_X1Y44          LUT6 (Prop_lut6_I2_O)        0.045     1.954 r  u_button_debounce/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.954    u_button_debounce/p_0_in[4]
    SLICE_X1Y44          FDCE                                         r  u_button_debounce/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.866     1.993    u_button_debounce/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  u_button_debounce/counter_reg[4]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.092     1.586    u_button_debounce/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.368    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y45    u_button_debounce/btn_sync_0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y45    u_button_debounce/btn_sync_1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y44    u_button_debounce/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y46    u_button_debounce/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y46    u_button_debounce/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y46    u_button_debounce/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y47    u_button_debounce/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y47    u_button_debounce/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y47    u_button_debounce/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    u_button_debounce/btn_sync_0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    u_button_debounce/btn_sync_1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    u_button_debounce/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    u_button_debounce/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    u_button_debounce/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    u_button_debounce/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    u_button_debounce/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    u_button_debounce/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    u_button_debounce/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    u_button_debounce/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    u_button_debounce/btn_sync_0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    u_button_debounce/btn_sync_1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    u_button_debounce/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    u_button_debounce/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    u_button_debounce/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    u_button_debounce/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    u_button_debounce/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    u_button_debounce/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    u_button_debounce/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    u_button_debounce/counter_reg[16]/C



