$date
	Thu Feb 17 20:37:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_sr_latch $end
$var wire 1 ! qb $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$var reg 1 % s $end
$scope module isr_latch $end
$var wire 1 # clk $end
$var wire 1 " q $end
$var wire 1 ! qb $end
$var wire 1 $ r $end
$var wire 1 % s $end
$var reg 1 " out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
x"
x!
$end
#5
1#
#10
0#
1%
#15
0!
1"
1#
#20
0#
0%
#25
1#
#30
0#
1$
#35
1!
0"
1#
#40
0#
0$
#45
1#
#50
0#
#55
1#
#60
0#
#65
1#
