-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity colSADSumScale2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    t1Col_3_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_4_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_5_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_6_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_7_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_8_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t1Col_9_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_0_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_1_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_2_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_3_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_4_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_5_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_6_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_7_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_8_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_9_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_10_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_11_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    t2Col_12_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of colSADSumScale2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal grp_sadScale2_fu_176_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sadScale2_fu_176_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call21 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call21 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal grp_sadScale2_fu_208_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sadScale2_fu_208_ap_ce : STD_LOGIC;
    signal grp_sadScale2_fu_240_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sadScale2_fu_240_ap_ce : STD_LOGIC;
    signal grp_sadScale2_fu_272_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sadScale2_fu_272_ap_ce : STD_LOGIC;
    signal grp_sadScale2_fu_304_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sadScale2_fu_304_ap_ce : STD_LOGIC;
    signal grp_sadScale2_fu_336_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sadScale2_fu_336_ap_ce : STD_LOGIC;
    signal grp_sadScale2_fu_368_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sadScale2_fu_368_ap_ce : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal retVal_0_write_assi_1_fu_400_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal retVal_1_write_assi_1_fu_404_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal retVal_2_write_assi_1_fu_408_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal retVal_3_write_assi_1_fu_412_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal retVal_4_write_assi_1_fu_416_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal retVal_5_write_assi_1_fu_420_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal retVal_6_write_assi_1_fu_424_p1 : STD_LOGIC_VECTOR (15 downto 0);

    component sadScale2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        refBlock_0_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_1_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_2_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_3_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_4_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_5_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        refBlock_6_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_0_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_1_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_2_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_3_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_4_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_5_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_6_V_re : IN STD_LOGIC_VECTOR (3 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_sadScale2_fu_176 : component sadScale2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        refBlock_0_V_read => t1Col_3_V_read,
        refBlock_1_V_read => t1Col_4_V_read,
        refBlock_2_V_read => t1Col_5_V_read,
        refBlock_3_V_read => t1Col_6_V_read,
        refBlock_4_V_read => t1Col_7_V_read,
        refBlock_5_V_read => t1Col_8_V_read,
        refBlock_6_V_read => t1Col_9_V_read,
        targetBlocks_0_V_re => t2Col_0_V_read,
        targetBlocks_1_V_re => t2Col_1_V_read,
        targetBlocks_2_V_re => t2Col_2_V_read,
        targetBlocks_3_V_re => t2Col_3_V_read,
        targetBlocks_4_V_re => t2Col_4_V_read,
        targetBlocks_5_V_re => t2Col_5_V_read,
        targetBlocks_6_V_re => t2Col_6_V_read,
        ap_return => grp_sadScale2_fu_176_ap_return,
        ap_ce => grp_sadScale2_fu_176_ap_ce);

    grp_sadScale2_fu_208 : component sadScale2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        refBlock_0_V_read => t1Col_3_V_read,
        refBlock_1_V_read => t1Col_4_V_read,
        refBlock_2_V_read => t1Col_5_V_read,
        refBlock_3_V_read => t1Col_6_V_read,
        refBlock_4_V_read => t1Col_7_V_read,
        refBlock_5_V_read => t1Col_8_V_read,
        refBlock_6_V_read => t1Col_9_V_read,
        targetBlocks_0_V_re => t2Col_1_V_read,
        targetBlocks_1_V_re => t2Col_2_V_read,
        targetBlocks_2_V_re => t2Col_3_V_read,
        targetBlocks_3_V_re => t2Col_4_V_read,
        targetBlocks_4_V_re => t2Col_5_V_read,
        targetBlocks_5_V_re => t2Col_6_V_read,
        targetBlocks_6_V_re => t2Col_7_V_read,
        ap_return => grp_sadScale2_fu_208_ap_return,
        ap_ce => grp_sadScale2_fu_208_ap_ce);

    grp_sadScale2_fu_240 : component sadScale2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        refBlock_0_V_read => t1Col_3_V_read,
        refBlock_1_V_read => t1Col_4_V_read,
        refBlock_2_V_read => t1Col_5_V_read,
        refBlock_3_V_read => t1Col_6_V_read,
        refBlock_4_V_read => t1Col_7_V_read,
        refBlock_5_V_read => t1Col_8_V_read,
        refBlock_6_V_read => t1Col_9_V_read,
        targetBlocks_0_V_re => t2Col_2_V_read,
        targetBlocks_1_V_re => t2Col_3_V_read,
        targetBlocks_2_V_re => t2Col_4_V_read,
        targetBlocks_3_V_re => t2Col_5_V_read,
        targetBlocks_4_V_re => t2Col_6_V_read,
        targetBlocks_5_V_re => t2Col_7_V_read,
        targetBlocks_6_V_re => t2Col_8_V_read,
        ap_return => grp_sadScale2_fu_240_ap_return,
        ap_ce => grp_sadScale2_fu_240_ap_ce);

    grp_sadScale2_fu_272 : component sadScale2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        refBlock_0_V_read => t1Col_3_V_read,
        refBlock_1_V_read => t1Col_4_V_read,
        refBlock_2_V_read => t1Col_5_V_read,
        refBlock_3_V_read => t1Col_6_V_read,
        refBlock_4_V_read => t1Col_7_V_read,
        refBlock_5_V_read => t1Col_8_V_read,
        refBlock_6_V_read => t1Col_9_V_read,
        targetBlocks_0_V_re => t2Col_3_V_read,
        targetBlocks_1_V_re => t2Col_4_V_read,
        targetBlocks_2_V_re => t2Col_5_V_read,
        targetBlocks_3_V_re => t2Col_6_V_read,
        targetBlocks_4_V_re => t2Col_7_V_read,
        targetBlocks_5_V_re => t2Col_8_V_read,
        targetBlocks_6_V_re => t2Col_9_V_read,
        ap_return => grp_sadScale2_fu_272_ap_return,
        ap_ce => grp_sadScale2_fu_272_ap_ce);

    grp_sadScale2_fu_304 : component sadScale2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        refBlock_0_V_read => t1Col_3_V_read,
        refBlock_1_V_read => t1Col_4_V_read,
        refBlock_2_V_read => t1Col_5_V_read,
        refBlock_3_V_read => t1Col_6_V_read,
        refBlock_4_V_read => t1Col_7_V_read,
        refBlock_5_V_read => t1Col_8_V_read,
        refBlock_6_V_read => t1Col_9_V_read,
        targetBlocks_0_V_re => t2Col_4_V_read,
        targetBlocks_1_V_re => t2Col_5_V_read,
        targetBlocks_2_V_re => t2Col_6_V_read,
        targetBlocks_3_V_re => t2Col_7_V_read,
        targetBlocks_4_V_re => t2Col_8_V_read,
        targetBlocks_5_V_re => t2Col_9_V_read,
        targetBlocks_6_V_re => t2Col_10_V_read,
        ap_return => grp_sadScale2_fu_304_ap_return,
        ap_ce => grp_sadScale2_fu_304_ap_ce);

    grp_sadScale2_fu_336 : component sadScale2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        refBlock_0_V_read => t1Col_3_V_read,
        refBlock_1_V_read => t1Col_4_V_read,
        refBlock_2_V_read => t1Col_5_V_read,
        refBlock_3_V_read => t1Col_6_V_read,
        refBlock_4_V_read => t1Col_7_V_read,
        refBlock_5_V_read => t1Col_8_V_read,
        refBlock_6_V_read => t1Col_9_V_read,
        targetBlocks_0_V_re => t2Col_5_V_read,
        targetBlocks_1_V_re => t2Col_6_V_read,
        targetBlocks_2_V_re => t2Col_7_V_read,
        targetBlocks_3_V_re => t2Col_8_V_read,
        targetBlocks_4_V_re => t2Col_9_V_read,
        targetBlocks_5_V_re => t2Col_10_V_read,
        targetBlocks_6_V_re => t2Col_11_V_read,
        ap_return => grp_sadScale2_fu_336_ap_return,
        ap_ce => grp_sadScale2_fu_336_ap_ce);

    grp_sadScale2_fu_368 : component sadScale2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        refBlock_0_V_read => t1Col_3_V_read,
        refBlock_1_V_read => t1Col_4_V_read,
        refBlock_2_V_read => t1Col_5_V_read,
        refBlock_3_V_read => t1Col_6_V_read,
        refBlock_4_V_read => t1Col_7_V_read,
        refBlock_5_V_read => t1Col_8_V_read,
        refBlock_6_V_read => t1Col_9_V_read,
        targetBlocks_0_V_re => t2Col_6_V_read,
        targetBlocks_1_V_re => t2Col_7_V_read,
        targetBlocks_2_V_re => t2Col_8_V_read,
        targetBlocks_3_V_re => t2Col_9_V_read,
        targetBlocks_4_V_re => t2Col_10_V_read,
        targetBlocks_5_V_re => t2Col_11_V_read,
        targetBlocks_6_V_re => t2Col_12_V_read,
        ap_return => grp_sadScale2_fu_368_ap_return,
        ap_ce => grp_sadScale2_fu_368_ap_ce);




        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return_0 <= retVal_0_write_assi_1_fu_400_p1;
    ap_return_1 <= retVal_1_write_assi_1_fu_404_p1;
    ap_return_2 <= retVal_2_write_assi_1_fu_408_p1;
    ap_return_3 <= retVal_3_write_assi_1_fu_412_p1;
    ap_return_4 <= retVal_4_write_assi_1_fu_416_p1;
    ap_return_5 <= retVal_5_write_assi_1_fu_420_p1;
    ap_return_6 <= retVal_6_write_assi_1_fu_424_p1;

    grp_sadScale2_fu_176_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then 
            grp_sadScale2_fu_176_ap_ce <= ap_const_logic_1;
        else 
            grp_sadScale2_fu_176_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sadScale2_fu_208_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then 
            grp_sadScale2_fu_208_ap_ce <= ap_const_logic_1;
        else 
            grp_sadScale2_fu_208_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sadScale2_fu_240_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then 
            grp_sadScale2_fu_240_ap_ce <= ap_const_logic_1;
        else 
            grp_sadScale2_fu_240_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sadScale2_fu_272_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then 
            grp_sadScale2_fu_272_ap_ce <= ap_const_logic_1;
        else 
            grp_sadScale2_fu_272_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sadScale2_fu_304_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then 
            grp_sadScale2_fu_304_ap_ce <= ap_const_logic_1;
        else 
            grp_sadScale2_fu_304_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sadScale2_fu_336_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then 
            grp_sadScale2_fu_336_ap_ce <= ap_const_logic_1;
        else 
            grp_sadScale2_fu_336_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sadScale2_fu_368_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then 
            grp_sadScale2_fu_368_ap_ce <= ap_const_logic_1;
        else 
            grp_sadScale2_fu_368_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    retVal_0_write_assi_1_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_sadScale2_fu_176_ap_return),16));
    retVal_1_write_assi_1_fu_404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_sadScale2_fu_208_ap_return),16));
    retVal_2_write_assi_1_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_sadScale2_fu_240_ap_return),16));
    retVal_3_write_assi_1_fu_412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_sadScale2_fu_272_ap_return),16));
    retVal_4_write_assi_1_fu_416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_sadScale2_fu_304_ap_return),16));
    retVal_5_write_assi_1_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_sadScale2_fu_336_ap_return),16));
    retVal_6_write_assi_1_fu_424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_sadScale2_fu_368_ap_return),16));
end behav;
