// Seed: 1629425
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    output id_3
    , id_7,
    input logic id_4,
    inout id_5,
    input id_6
);
  logic id_8;
  logic id_9;
  type_16(
      id_7[1], id_7
  );
  assign id_3 = id_1 == {1, 1'b0};
  logic id_10;
endmodule
