=====
SETUP
0.105
17.857
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_3_s
15.667
16.184
u_ppi/u_ppi_0/ff_port_c_3_s0
17.857
=====
SETUP
0.155
17.808
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_5_s
15.903
16.274
w_sdram_d_5_s0
17.238
17.808
u_sdram/ff_wdata_5_s0
17.808
=====
SETUP
0.202
17.761
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_3_s
15.667
16.184
w_sdram_d_3_s0
17.212
17.761
u_sdram/ff_wdata_3_s0
17.761
=====
SETUP
0.212
17.751
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_1_s
15.667
16.184
w_sdram_d_1_s0
17.181
17.751
u_sdram/ff_wdata_1_s0
17.751
=====
SETUP
0.235
17.728
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_3_s
15.667
16.184
u_ppi/u_ppi_0/ff_port_a_3_s0
17.728
=====
SETUP
0.240
17.723
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_1_s
15.667
16.184
u_ppi/u_ppi_0/ff_port_a_1_s0
17.723
=====
SETUP
0.271
17.692
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_0_s
15.631
16.148
w_sdram_d_0_s0
17.143
17.692
u_sdram/ff_wdata_0_s0
17.692
=====
SETUP
0.290
17.673
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_2_s
15.667
16.184
w_sdram_d_2_s0
17.211
17.673
u_sdram/ff_wdata_2_s0
17.673
=====
SETUP
0.360
17.603
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_6_s
15.903
16.274
u_ppi/u_ppi_0/ff_port_c_6_s0
17.603
=====
SETUP
0.382
17.580
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_6_s
15.903
16.274
u_ppi/u_ppi_0/ff_port_a_6_s0
17.580
=====
SETUP
0.386
17.577
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_2_s
15.667
16.184
u_ppi/u_ppi_0/ff_port_a_2_s0
17.577
=====
SETUP
0.397
17.565
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_7_s
15.745
16.198
u_ppi/u_ppi_0/ff_port_a_7_s0
17.565
=====
SETUP
0.397
17.565
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_7_s
15.745
16.198
u_ppi/u_ppi_0/ff_port_c_7_s0
17.565
=====
SETUP
0.422
17.541
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_4_s
15.667
16.184
u_ppi/u_ppi_0/ff_port_a_4_s0
17.541
=====
SETUP
0.432
17.531
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_4_s
15.667
16.184
w_sdram_d_4_s0
16.982
17.531
u_sdram/ff_wdata_4_s0
17.531
=====
SETUP
0.453
17.510
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_6_s
15.903
16.274
w_sdram_d_6_s0
17.139
17.510
u_sdram/ff_wdata_6_s0
17.510
=====
SETUP
0.251
17.733
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_3_s
15.667
16.184
u_z80/ff_di_reg_3_s0
17.733
=====
SETUP
0.266
17.718
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_3_s
15.667
16.184
u_z80/ff_dinst_3_s0
17.718
=====
SETUP
0.597
17.366
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_4_s
15.667
16.184
u_ppi/u_ppi_0/ff_port_c_4_s0
17.366
=====
SETUP
0.600
17.362
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_2_s
15.667
16.184
u_ppi/u_ppi_0/ff_port_c_2_s0
17.362
=====
SETUP
0.382
17.603
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_5_s
15.903
16.274
u_z80/ff_dinst_5_s0
17.603
=====
SETUP
0.408
17.577
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_2_s
15.667
16.184
u_z80/ff_di_reg_2_s0
17.577
=====
SETUP
0.418
17.567
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_2_s
15.667
16.184
u_z80/ff_dinst_2_s0
17.567
=====
SETUP
0.437
17.548
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_7_s
15.745
16.198
u_z80/ff_di_reg_7_s0
17.548
=====
SETUP
0.506
17.479
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n3422_s2
8.632
9.149
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.831
11.284
u_z80/n281_s22
12.156
12.527
u_z80/n281_s15
12.698
13.151
u_z80/n281_s8
13.640
14.210
u_z80/n281_s4
14.383
14.938
u_z80/d_Z_1_s
15.667
16.184
u_z80/ff_dinst_1_s0
17.479
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.211
5.943
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_6_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_6_s
5.943
=====
HOLD
0.217
5.950
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_13_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.950
=====
HOLD
0.220
5.953
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_11_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.953
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.228
5.961
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_0_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_5_s
5.961
=====
HOLD
0.319
5.959
5.641
u_esp32_conn/ff_recv_data_1_s0
5.631
5.833
u_esp32_conn/ff_key_matrix_ff_key_matrix_0_0_s
5.959
=====
HOLD
0.321
5.946
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_3_s0
5.946
=====
HOLD
0.321
5.946
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_4_s0
5.946
=====
HOLD
0.323
5.964
5.641
u_esp32_conn/ff_recv_data_3_s0
5.631
5.833
u_esp32_conn/ff_key_matrix_ff_key_matrix_0_0_s
5.964
=====
HOLD
0.333
6.065
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_10_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_6_s
6.065
=====
HOLD
0.334
5.974
5.641
u_esp32_conn/ff_recv_data_2_s0
5.631
5.832
u_esp32_conn/ff_key_matrix_ff_key_matrix_0_0_s
5.974
=====
HOLD
0.334
6.067
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_12_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_5_s
6.067
=====
HOLD
0.337
6.069
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_1_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_5_s
6.069
