
kernel.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_start>:
   0:	e3a0db01 	mov	sp, #1024	; 0x400
   4:	eb000024 	bl	9c <kernel_main>

00000008 <hang>:
   8:	eafffffe 	b	8 <hang>

0000000c <fib>:
   c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  10:	e28db000 	add	fp, sp, #0
  14:	e24dd01c 	sub	sp, sp, #28
  18:	e50b0018 	str	r0, [fp, #-24]	; 0xffffffe8
  1c:	e3a03000 	mov	r3, #0
  20:	e50b3008 	str	r3, [fp, #-8]
  24:	e3a03001 	mov	r3, #1
  28:	e50b300c 	str	r3, [fp, #-12]
  2c:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
  30:	e3530000 	cmp	r3, #0
  34:	1a000001 	bne	40 <fib+0x34>
  38:	e51b3008 	ldr	r3, [fp, #-8]
  3c:	ea000012 	b	8c <fib+0x80>
  40:	e3a03002 	mov	r3, #2
  44:	e50b3010 	str	r3, [fp, #-16]
  48:	ea00000a 	b	78 <fib+0x6c>
  4c:	e51b2008 	ldr	r2, [fp, #-8]
  50:	e51b300c 	ldr	r3, [fp, #-12]
  54:	e0823003 	add	r3, r2, r3
  58:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec
  5c:	e51b300c 	ldr	r3, [fp, #-12]
  60:	e50b3008 	str	r3, [fp, #-8]
  64:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
  68:	e50b300c 	str	r3, [fp, #-12]
  6c:	e51b3010 	ldr	r3, [fp, #-16]
  70:	e2833001 	add	r3, r3, #1
  74:	e50b3010 	str	r3, [fp, #-16]
  78:	e51b2010 	ldr	r2, [fp, #-16]
  7c:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
  80:	e1520003 	cmp	r2, r3
  84:	dafffff0 	ble	4c <fib+0x40>
  88:	e51b300c 	ldr	r3, [fp, #-12]
  8c:	e1a00003 	mov	r0, r3
  90:	e28bd000 	add	sp, fp, #0
  94:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
  98:	e12fff1e 	bx	lr

0000009c <kernel_main>:
  9c:	e92d4800 	push	{fp, lr}
  a0:	e28db004 	add	fp, sp, #4
  a4:	e3a00064 	mov	r0, #100	; 0x64
  a8:	ebffffd7 	bl	c <fib>
  ac:	e1a03000 	mov	r3, r0
  b0:	e1a00003 	mov	r0, r3
  b4:	e24bd004 	sub	sp, fp, #4
  b8:	e8bd4800 	pop	{fp, lr}
  bc:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002541 	andeq	r2, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	00543405 	subseq	r3, r4, r5, lsl #8
  14:	01080206 	tsteq	r8, r6, lsl #4
  18:	04120109 	ldreq	r0, [r2], #-265	; 0xfffffef7
  1c:	01150114 	tsteq	r5, r4, lsl r1
  20:	01180317 	tsteq	r8, r7, lsl r3
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <kernel_main+0x10d0c88>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	322d393a 	eorcc	r3, sp, #950272	; 0xe8000
   c:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  10:	302d3471 	eorcc	r3, sp, r1, ror r4
  14:	6e756275 	mrcvs	2, 3, r6, cr5, cr5, {3}
  18:	29317574 	ldmdbcs	r1!, {r2, r4, r5, r6, r8, sl, ip, sp, lr}
  1c:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  20:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  24:	31393130 	teqcc	r9, r0, lsr r1
  28:	20353230 	eorscs	r3, r5, r0, lsr r2
  2c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  30:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  34:	415b2029 	cmpmi	fp, r9, lsr #32
  38:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  3c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  40:	6172622d 	cmnvs	r2, sp, lsr #4
  44:	2068636e 	rsbcs	r6, r8, lr, ror #6
  48:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  4c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  50:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  54:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
	...
