<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE pdf2xml SYSTEM "pdf2xml.dtd">

<pdf2xml>
<page number="1" position="absolute" top="0" left="0" height="1188" width="918">
	<fontspec id="0" size="18" family="Times" color="#000000"/>
	<fontspec id="1" size="12" family="Times" color="#000000"/>
	<fontspec id="2" size="12" family="Times" color="#0000ff"/>
	<fontspec id="3" size="16" family="Times" color="#000000"/>
	<fontspec id="4" size="8" family="Times" color="#ffffff"/>
	<fontspec id="5" size="11" family="Times" color="#000000"/>
	<fontspec id="6" size="16" family="Times" color="#000000"/>
	<fontspec id="7" size="5" family="Times" color="#ffffff"/>
	<fontspec id="8" size="9" family="Times" color="#ffffff"/>
	<fontspec id="9" size="9" family="Times" color="#000000"/>
<text top="71" left="93" width="40" height="29" font="0"><b>       </b></text>
<text top="71" left="133" width="640" height="30" font="0"><b>FPGA-based Acceleration of Hyperspectral K-Means Clustering </b></text>
<text top="100" left="202" width="519" height="21" font="1">David A. Kusinsky (kusinsky@ll.mit.edu)* and Miriam Leeser (mel@ece.neu.edu)** </text>
<text top="118" left="331" width="260" height="21" font="1">*MIT Lincoln Laboratory, Lexington, MA </text>
<text top="135" left="178" width="567" height="21" font="1">**Department of Electrical and Computer Engineering, Northeastern University, Boston, MA </text>
<text top="152" left="459" width="4" height="21" font="2"><b> </b></text>
<text top="169" left="459" width="4" height="21" font="1"> </text>
<text top="185" left="87" width="98" height="26" font="3"><b>Introduction</b></text>
<text top="186" left="185" width="5" height="15" font="4"><b>1</b></text>
<text top="185" left="190" width="5" height="26" font="3"><b> </b></text>
<text top="217" left="87" width="360" height="21" font="1">The goal of the current research is to investigate the use of </text>
<text top="234" left="87" width="363" height="21" font="1">Field Programmable Gate Arrays (FPGAs) to accelerate </text>
<text top="251" left="87" width="361" height="21" font="1">hyperspectral image processing algorithms.  Hyperspectral </text>
<text top="268" left="87" width="360" height="21" font="1">image processing poses several challenges that warrant </text>
<text top="286" left="87" width="363" height="21" font="1">research into accelerated algorithm implementations that </text>
<text top="303" left="87" width="361" height="21" font="1">run on FPGA-based hardware.  One such challenge can be </text>
<text top="321" left="87" width="361" height="21" font="1">imposed by the location of a given hyperspectral imaging </text>
<text top="338" left="87" width="364" height="21" font="1">(HSI) system.  Airborne and space-based HSI systems </text>
<text top="355" left="87" width="363" height="21" font="1">rarely take advantage of high performance computing in </text>
<text top="373" left="87" width="362" height="21" font="1">the sensor system itself.  This is due to size, weight, and </text>
<text top="390" left="87" width="369" height="21" font="1">power (SWAP) constraints imposed by the system </text>
<text top="407" left="87" width="360" height="21" font="1">platform.  FPGAs are available as radiation-tolerant </text>
<text top="424" left="87" width="360" height="21" font="1">devices, and thus are highly reliable and preferred in </text>
<text top="442" left="87" width="360" height="21" font="1">space-based applications.  FPGAs are also commonly used </text>
<text top="459" left="87" width="362" height="21" font="1">to control sensor operation and data conversion in many </text>
<text top="477" left="87" width="360" height="21" font="1">types of sensor systems.  This places the FPGA in a unique </text>
<text top="494" left="87" width="360" height="21" font="1">position to perform processing of image data on a per-pixel </text>
<text top="511" left="87" width="360" height="21" font="1">basis.  FPGAs can also provide a solid middle ground from </text>
<text top="528" left="87" width="360" height="21" font="1">the SWAP perspective when compared to other processing </text>
<text top="546" left="87" width="362" height="21" font="1">and acceleration hardware such as CPU-based computing </text>
<text top="563" left="87" width="363" height="21" font="1">clusters and GPU-based systems [1].  Another challenge </text>
<text top="580" left="87" width="363" height="21" font="1">presented in hyperspectral image processing is the large </text>
<text top="598" left="87" width="362" height="21" font="1">size of the image data.  HSI data can be represented as a </text>
<text top="615" left="87" width="361" height="21" font="1">three-dimensional cube with two spatial dimensions and a </text>
<text top="632" left="87" width="361" height="21" font="1">third spectral dimension as shown in figure 1.  This figure </text>
<text top="650" left="87" width="363" height="21" font="1">shows an example data cube from the Airborne Visible </text>
<text top="667" left="87" width="262" height="21" font="1">InfraRed Imaging Spectrometer (AVIRIS). </text>
<text top="884" left="390" width="4" height="21" font="1"> </text>
<text top="906" left="153" width="226" height="19" font="5"><b>Figure 1: Example AVIRIS Data Cube </b></text>
<text top="922" left="181" width="172" height="19" font="5"><b>Courtesy NASA/JPL-Caltech </b></text>
<text top="947" left="87" width="360" height="21" font="1">This cube represents one 2-D spatial scene for each of over </text>
<text top="964" left="87" width="365" height="21" font="1">200 spectral bands.  This presents not only an image </text>
<text top="981" left="87" width="369" height="21" font="1">processing challenge, but also a storage and data </text>
<text top="999" left="87" width="376" height="21" font="1">communications  challenge for remote platforms. </text>
<text top="999" left="447" width="20" height="21" font="1"> </text>
<text top="1015" left="87" width="220" height="26" font="6">                                                 </text>
<text top="1037" left="87" width="4" height="10" font="7">1</text>
<text top="1037" left="91" width="3" height="17" font="8"> </text>
<text top="1037" left="94" width="345" height="17" font="9">* This work is sponsored by the Department of the Air Force under Air </text>
<text top="1051" left="87" width="320" height="17" font="9">Force Contract FA8721-05-C-0002. The opinions, interpretations, </text>
<text top="1065" left="87" width="343" height="17" font="9">conclusions, and recommendations are those of the authors and are not </text>
<text top="1079" left="87" width="269" height="17" font="9">necessarily endorsed by the United States Government. </text>
<text top="1092" left="87" width="262" height="17" font="9">Approved for public release; distribution is unlimited. </text>
<text top="187" left="476" width="360" height="21" font="1">Compression of HSI data has been successfully performed </text>
<text top="204" left="476" width="362" height="21" font="1">using FPGAs [2].  Due to the recent advances and flight </text>
<text top="221" left="476" width="364" height="21" font="1">heritage of reconfigurable radiation-tolerant FPGAs, the </text>
<text top="239" left="476" width="360" height="21" font="1">processing of hyperspectral data using FPGAs is a low-risk </text>
<text top="256" left="476" width="363" height="21" font="1">option that should be considered in the development of </text>
<text top="274" left="476" width="364" height="21" font="1">future HSI sensor systems and image processing chains.  </text>
<text top="291" left="476" width="364" height="21" font="1">Our initial research utilizes a host computer to provide </text>
<text top="308" left="476" width="366" height="21" font="1">hyperspectral data to the FPGA hardware for processing.  </text>
<text top="325" left="476" width="372" height="21" font="1">Depending on the algorithm under consideration, </text>
<text top="343" left="476" width="363" height="21" font="1">processing is either completed entirely by the FPGA, or </text>
<text top="360" left="476" width="360" height="21" font="1">the  FPGA is utilized along with the host to provide </text>
<text top="377" left="476" width="143" height="21" font="1">accelerated processing. </text>
<text top="403" left="476" width="83" height="26" font="3"><b>Hardware </b></text>
<text top="433" left="476" width="361" height="21" font="1">The FPGA hardware utilized at the core of our research is </text>
<text top="451" left="476" width="364" height="21" font="1">a Xilinx ML605 Development Board, shown in figure 2.  </text>
<text top="468" left="476" width="363" height="21" font="1">This board provides a Xilinx Virtex-6 FPGA as well as </text>
<text top="486" left="476" width="365" height="21" font="1">DDR3 memory and a PCI Express interface for host </text>
<text top="503" left="476" width="362" height="21" font="1">communication.  Hyperspectral image data is sent to the </text>
<text top="520" left="476" width="362" height="21" font="1">ML605 via the PCI Express interface for processing, and </text>
<text top="537" left="476" width="367" height="21" font="1">the results are sent to the host when processing is </text>
<text top="555" left="476" width="360" height="21" font="1">completed.  Host communication via the PCI Express bus </text>
<text top="572" left="476" width="250" height="21" font="1">is kept to a minimum whenever possible. </text>
<text top="720" left="799" width="4" height="21" font="1"> </text>
<text top="742" left="526" width="259" height="19" font="5"><b>Figure 2: Xilinx ML605 Development Board </b></text>
<text top="758" left="608" width="94" height="19" font="5"><b>Courtesy Xilinx </b></text>
<text top="781" left="476" width="102" height="26" font="3"><b>Experiments </b></text>
<text top="812" left="476" width="361" height="21" font="1">In order to demonstrate the improved HSI data processing </text>
<text top="830" left="476" width="363" height="21" font="1">capabilities of the Virtex-6 FPGA, we are implementing </text>
<text top="847" left="476" width="363" height="21" font="1">the  K-means clustering algorithm on the ML605.  This </text>
<text top="864" left="476" width="361" height="21" font="1">algorithm was formerly implemented on a Virtex-2 FPGA </text>
<text top="882" left="476" width="360" height="21" font="1">by Wang [3].  For the Virtex-2  implementation, a </text>
<text top="899" left="476" width="363" height="21" font="1">computational speedup of 2162x was achieved, with an </text>
<text top="916" left="476" width="360" height="21" font="1">overall speedup of 174x when compared against a CPU </text>
<text top="933" left="476" width="361" height="21" font="1">implementation.  The overall speedup was greatly reduced </text>
<text top="951" left="476" width="362" height="21" font="1">by the initial host-to-FPGA communication of the image </text>
<text top="968" left="476" width="363" height="21" font="1">data.  One goal of our research is to improve both the </text>
<text top="986" left="476" width="366" height="21" font="1">computational speedup and mitigate the speedup loss </text>
<text top="1003" left="476" width="215" height="21" font="1">caused by the host communication. </text>
<text top="1028" left="476" width="107" height="26" font="3"><b>Future Work </b></text>
<text top="1059" left="476" width="361" height="21" font="1">For future work, we plan to utilize the ML605 to support </text>
<text top="1076" left="476" width="363" height="21" font="1">other hyperspectral image processing algorithms.  Some </text>
</page>
<page number="2" position="absolute" top="0" left="0" height="1188" width="918">
	<fontspec id="10" size="11" family="Times" color="#000000"/>
	<fontspec id="11" size="11" family="Times" color="#000000"/>
<text top="52" left="87" width="360" height="21" font="1">algorithm classes under consideration are dimensionality </text>
<text top="70" left="87" width="370" height="21" font="1">estimation,  hyperspectral matched filtering [4], and </text>
<text top="87" left="87" width="364" height="21" font="1">spectral unmixing.  These methods exist independently, </text>
<text top="104" left="87" width="361" height="21" font="1">and FPGA implementations for some, such as FastICA for </text>
<text top="122" left="87" width="361" height="21" font="1">spectral unmixing have been proposed [5].  Creation of an </text>
<text top="139" left="87" width="360" height="21" font="1">accelerated end-to-end processing chain (figure 3) which </text>
<text top="157" left="87" width="360" height="21" font="1">performs unsupervised dimensionality estimation followed </text>
<text top="174" left="87" width="367" height="21" font="1">by spectral unmixing or matched filtering would be </text>
<text top="191" left="87" width="365" height="21" font="1">beneficial  to the image analysis community and is of </text>
<text top="208" left="87" width="150" height="21" font="1">interest for our research. </text>
<text top="434" left="371" width="4" height="21" font="1"> </text>
<text top="458" left="164" width="205" height="19" font="5"><b>Figure 3: ML605 Processing Chain </b></text>
<text top="481" left="87" width="153" height="26" font="3"><b>Acknowledgements </b></text>
<text top="512" left="87" width="362" height="21" font="1">This research makes use of software and a ML605 board </text>
<text top="529" left="87" width="287" height="21" font="1">donated to Northeastern University by Xilinx.   </text>
<text top="554" left="87" width="88" height="26" font="3"><b>References </b></text>
<text top="585" left="87" width="364" height="19" font="10">[1]  A. Plaza, Q. Du and Y.-L. Chang, “High Performance </text>
<text top="601" left="114" width="335" height="19" font="10">Computing for Hyperspectral Image Analysis: Perspective </text>
<text top="617" left="114" width="335" height="19" font="10">and State-of-the-Art,”  <i>IEEE International Geoscience and </i></text>
<text top="632" left="114" width="339" height="19" font="11"><i>Remote Sensing Symposium (IGARSS'09)</i>, Cape Town, </text>
<text top="648" left="114" width="106" height="19" font="10">South Africa, 2009<i> </i></text>
<text top="672" left="87" width="374" height="19" font="10">[2]  A. Plaza,  “Towards Real-Time Compression of </text>
<text top="688" left="114" width="333" height="19" font="10">Hyperspectral Images Using Virtex-II FPGAs,”  <i>Lecture </i></text>
<text top="703" left="114" width="329" height="19" font="11"><i>Notes in Computer Science</i>, Vol. 4641, pp. 248-257, Euro-</text>
<text top="719" left="114" width="55" height="19" font="10">Par 2007. </text>
<text top="744" left="87" width="363" height="19" font="10">[3]  X. Wang and M. Leeser, “VFloat:  A Variable Precision </text>
<text top="759" left="114" width="341" height="19" font="10">Fixed- and Floating-Point Library for Reconfigurable </text>
<text top="775" left="114" width="347" height="19" font="10">Hardware,”<i> ACM Transactions on Reconfigurable </i></text>
<text top="791" left="114" width="312" height="19" font="11"><i>Technology and Systems</i>, Vol. 3, No. 3, September 2010. </text>
<text top="815" left="87" width="360" height="19" font="10">[4]  D. Manolakis, D. Marden, and G. Shaw, “Hyperspectral </text>
<text top="830" left="114" width="345" height="19" font="10">Image Processing for Automatic Target Detection </text>
<text top="846" left="114" width="334" height="19" font="10">Applications,” <i>Lincoln Laboratory Journal</i>, Vol. 14, No. 1, </text>
<text top="862" left="114" width="34" height="19" font="10">2003. </text>
<text top="886" left="87" width="362" height="19" font="10">[5]  K. Shyu, M. Lee, Y. Wu, and P. Lee, “Implementation of </text>
<text top="902" left="114" width="336" height="19" font="10">Pipelined FastICA on FPGA for Real-Time Blind Source </text>
<text top="918" left="114" width="333" height="19" font="10">Separation,”  <i>IEEE  Transactions on Neural Networks</i>,  Vol. </text>
<text top="933" left="114" width="119" height="19" font="10">19, No. 6, June 2008.<i> </i></text>
<text top="958" left="87" width="3" height="19" font="10"> </text>
</page>
</pdf2xml>
