
20-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000037a4  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000844  20000000  004037a4  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000f0  20000844  00403fe8  00010844  2**2
                  ALLOC
  3 .stack        00003004  20000934  004040d8  00010844  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00010844  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  0001086e  2**0
                  CONTENTS, READONLY
  6 .debug_info   00008927  00000000  00000000  000108c9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000151c  00000000  00000000  000191f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000057cc  00000000  00000000  0001a70c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000978  00000000  00000000  0001fed8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000008a8  00000000  00000000  00020850  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00004f23  00000000  00000000  000210f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000956b  00000000  00000000  0002601b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000524da  00000000  00000000  0002f586  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000030f8  00000000  00000000  00081a60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003938 	.word	0x20003938
  400004:	004012a9 	.word	0x004012a9
  400008:	00401371 	.word	0x00401371
  40000c:	00401371 	.word	0x00401371
  400010:	00401371 	.word	0x00401371
  400014:	00401371 	.word	0x00401371
  400018:	00401371 	.word	0x00401371
	...
  40002c:	00401371 	.word	0x00401371
  400030:	00401371 	.word	0x00401371
  400034:	00000000 	.word	0x00000000
  400038:	00401371 	.word	0x00401371
  40003c:	00401371 	.word	0x00401371
  400040:	00401371 	.word	0x00401371
  400044:	00401371 	.word	0x00401371
  400048:	00401371 	.word	0x00401371
  40004c:	00401371 	.word	0x00401371
  400050:	00401371 	.word	0x00401371
  400054:	00401371 	.word	0x00401371
  400058:	00401371 	.word	0x00401371
  40005c:	00401371 	.word	0x00401371
  400060:	00401a2d 	.word	0x00401a2d
  400064:	00401371 	.word	0x00401371
  400068:	00000000 	.word	0x00000000
  40006c:	00400c11 	.word	0x00400c11
  400070:	00400c29 	.word	0x00400c29
  400074:	00400c41 	.word	0x00400c41
  400078:	00401371 	.word	0x00401371
  40007c:	00401371 	.word	0x00401371
	...
  400088:	00401371 	.word	0x00401371
  40008c:	00401371 	.word	0x00401371
  400090:	00401371 	.word	0x00401371
  400094:	00401371 	.word	0x00401371
  400098:	00401371 	.word	0x00401371
  40009c:	00401371 	.word	0x00401371
  4000a0:	00401371 	.word	0x00401371
  4000a4:	00401371 	.word	0x00401371
  4000a8:	00401371 	.word	0x00401371
  4000ac:	00401371 	.word	0x00401371
  4000b0:	00401371 	.word	0x00401371
  4000b4:	00401371 	.word	0x00401371
  4000b8:	00401371 	.word	0x00401371
  4000bc:	00401371 	.word	0x00401371
  4000c0:	00401371 	.word	0x00401371
  4000c4:	00401371 	.word	0x00401371
  4000c8:	00401371 	.word	0x00401371

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000844 	.word	0x20000844
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004037a4 	.word	0x004037a4

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	004037a4 	.word	0x004037a4
  40011c:	20000848 	.word	0x20000848
  400120:	004037a4 	.word	0x004037a4
  400124:	00000000 	.word	0x00000000

00400128 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400128:	b580      	push	{r7, lr}
  40012a:	b082      	sub	sp, #8
  40012c:	af00      	add	r7, sp, #0
  40012e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400130:	687b      	ldr	r3, [r7, #4]
  400132:	2b07      	cmp	r3, #7
  400134:	d830      	bhi.n	400198 <osc_enable+0x70>
  400136:	a201      	add	r2, pc, #4	; (adr r2, 40013c <osc_enable+0x14>)
  400138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40013c:	00400199 	.word	0x00400199
  400140:	0040015d 	.word	0x0040015d
  400144:	00400165 	.word	0x00400165
  400148:	0040016d 	.word	0x0040016d
  40014c:	00400175 	.word	0x00400175
  400150:	0040017d 	.word	0x0040017d
  400154:	00400185 	.word	0x00400185
  400158:	0040018f 	.word	0x0040018f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  40015c:	2000      	movs	r0, #0
  40015e:	4b10      	ldr	r3, [pc, #64]	; (4001a0 <osc_enable+0x78>)
  400160:	4798      	blx	r3
		break;
  400162:	e019      	b.n	400198 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400164:	2001      	movs	r0, #1
  400166:	4b0e      	ldr	r3, [pc, #56]	; (4001a0 <osc_enable+0x78>)
  400168:	4798      	blx	r3
		break;
  40016a:	e015      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  40016c:	2000      	movs	r0, #0
  40016e:	4b0d      	ldr	r3, [pc, #52]	; (4001a4 <osc_enable+0x7c>)
  400170:	4798      	blx	r3
		break;
  400172:	e011      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400174:	2010      	movs	r0, #16
  400176:	4b0b      	ldr	r3, [pc, #44]	; (4001a4 <osc_enable+0x7c>)
  400178:	4798      	blx	r3
		break;
  40017a:	e00d      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  40017c:	2020      	movs	r0, #32
  40017e:	4b09      	ldr	r3, [pc, #36]	; (4001a4 <osc_enable+0x7c>)
  400180:	4798      	blx	r3
		break;
  400182:	e009      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400184:	2000      	movs	r0, #0
  400186:	213e      	movs	r1, #62	; 0x3e
  400188:	4b07      	ldr	r3, [pc, #28]	; (4001a8 <osc_enable+0x80>)
  40018a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40018c:	e004      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40018e:	2001      	movs	r0, #1
  400190:	213e      	movs	r1, #62	; 0x3e
  400192:	4b05      	ldr	r3, [pc, #20]	; (4001a8 <osc_enable+0x80>)
  400194:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400196:	bf00      	nop
	}
}
  400198:	3708      	adds	r7, #8
  40019a:	46bd      	mov	sp, r7
  40019c:	bd80      	pop	{r7, pc}
  40019e:	bf00      	nop
  4001a0:	00400cdd 	.word	0x00400cdd
  4001a4:	00400d49 	.word	0x00400d49
  4001a8:	00400db9 	.word	0x00400db9

004001ac <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d826      	bhi.n	400208 <osc_is_ready+0x5c>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_is_ready+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	004001e1 	.word	0x004001e1
  4001c4:	004001e5 	.word	0x004001e5
  4001c8:	004001e5 	.word	0x004001e5
  4001cc:	004001f7 	.word	0x004001f7
  4001d0:	004001f7 	.word	0x004001f7
  4001d4:	004001f7 	.word	0x004001f7
  4001d8:	004001f7 	.word	0x004001f7
  4001dc:	004001f7 	.word	0x004001f7
	case OSC_SLCK_32K_RC:
		return 1;
  4001e0:	2301      	movs	r3, #1
  4001e2:	e012      	b.n	40020a <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4001e4:	4b0b      	ldr	r3, [pc, #44]	; (400214 <osc_is_ready+0x68>)
  4001e6:	4798      	blx	r3
  4001e8:	4603      	mov	r3, r0
  4001ea:	2b00      	cmp	r3, #0
  4001ec:	bf14      	ite	ne
  4001ee:	2301      	movne	r3, #1
  4001f0:	2300      	moveq	r3, #0
  4001f2:	b2db      	uxtb	r3, r3
  4001f4:	e009      	b.n	40020a <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001f6:	4b08      	ldr	r3, [pc, #32]	; (400218 <osc_is_ready+0x6c>)
  4001f8:	4798      	blx	r3
  4001fa:	4603      	mov	r3, r0
  4001fc:	2b00      	cmp	r3, #0
  4001fe:	bf14      	ite	ne
  400200:	2301      	movne	r3, #1
  400202:	2300      	moveq	r3, #0
  400204:	b2db      	uxtb	r3, r3
  400206:	e000      	b.n	40020a <osc_is_ready+0x5e>
	}

	return 0;
  400208:	2300      	movs	r3, #0
}
  40020a:	4618      	mov	r0, r3
  40020c:	3708      	adds	r7, #8
  40020e:	46bd      	mov	sp, r7
  400210:	bd80      	pop	{r7, pc}
  400212:	bf00      	nop
  400214:	00400d15 	.word	0x00400d15
  400218:	00400e31 	.word	0x00400e31

0040021c <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40021c:	b480      	push	{r7}
  40021e:	b083      	sub	sp, #12
  400220:	af00      	add	r7, sp, #0
  400222:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400224:	687b      	ldr	r3, [r7, #4]
  400226:	2b07      	cmp	r3, #7
  400228:	d825      	bhi.n	400276 <osc_get_rate+0x5a>
  40022a:	a201      	add	r2, pc, #4	; (adr r2, 400230 <osc_get_rate+0x14>)
  40022c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400230:	00400251 	.word	0x00400251
  400234:	00400257 	.word	0x00400257
  400238:	0040025d 	.word	0x0040025d
  40023c:	00400263 	.word	0x00400263
  400240:	00400267 	.word	0x00400267
  400244:	0040026b 	.word	0x0040026b
  400248:	0040026f 	.word	0x0040026f
  40024c:	00400273 	.word	0x00400273
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400250:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400254:	e010      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40025a:	e00d      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40025c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400260:	e00a      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400262:	4b08      	ldr	r3, [pc, #32]	; (400284 <osc_get_rate+0x68>)
  400264:	e008      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400266:	4b08      	ldr	r3, [pc, #32]	; (400288 <osc_get_rate+0x6c>)
  400268:	e006      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40026a:	4b08      	ldr	r3, [pc, #32]	; (40028c <osc_get_rate+0x70>)
  40026c:	e004      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40026e:	4b07      	ldr	r3, [pc, #28]	; (40028c <osc_get_rate+0x70>)
  400270:	e002      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400272:	4b06      	ldr	r3, [pc, #24]	; (40028c <osc_get_rate+0x70>)
  400274:	e000      	b.n	400278 <osc_get_rate+0x5c>
	}

	return 0;
  400276:	2300      	movs	r3, #0
}
  400278:	4618      	mov	r0, r3
  40027a:	370c      	adds	r7, #12
  40027c:	46bd      	mov	sp, r7
  40027e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400282:	4770      	bx	lr
  400284:	003d0900 	.word	0x003d0900
  400288:	007a1200 	.word	0x007a1200
  40028c:	00b71b00 	.word	0x00b71b00

00400290 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400290:	b580      	push	{r7, lr}
  400292:	b082      	sub	sp, #8
  400294:	af00      	add	r7, sp, #0
  400296:	4603      	mov	r3, r0
  400298:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40029a:	bf00      	nop
  40029c:	79fb      	ldrb	r3, [r7, #7]
  40029e:	4618      	mov	r0, r3
  4002a0:	4b05      	ldr	r3, [pc, #20]	; (4002b8 <osc_wait_ready+0x28>)
  4002a2:	4798      	blx	r3
  4002a4:	4603      	mov	r3, r0
  4002a6:	f083 0301 	eor.w	r3, r3, #1
  4002aa:	b2db      	uxtb	r3, r3
  4002ac:	2b00      	cmp	r3, #0
  4002ae:	d1f5      	bne.n	40029c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4002b0:	3708      	adds	r7, #8
  4002b2:	46bd      	mov	sp, r7
  4002b4:	bd80      	pop	{r7, pc}
  4002b6:	bf00      	nop
  4002b8:	004001ad 	.word	0x004001ad

004002bc <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4002bc:	b580      	push	{r7, lr}
  4002be:	b086      	sub	sp, #24
  4002c0:	af00      	add	r7, sp, #0
  4002c2:	60f8      	str	r0, [r7, #12]
  4002c4:	607a      	str	r2, [r7, #4]
  4002c6:	603b      	str	r3, [r7, #0]
  4002c8:	460b      	mov	r3, r1
  4002ca:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4002cc:	7afb      	ldrb	r3, [r7, #11]
  4002ce:	4618      	mov	r0, r3
  4002d0:	4b0d      	ldr	r3, [pc, #52]	; (400308 <pll_config_init+0x4c>)
  4002d2:	4798      	blx	r3
  4002d4:	4602      	mov	r2, r0
  4002d6:	687b      	ldr	r3, [r7, #4]
  4002d8:	fbb2 f3f3 	udiv	r3, r2, r3
  4002dc:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4002de:	697b      	ldr	r3, [r7, #20]
  4002e0:	683a      	ldr	r2, [r7, #0]
  4002e2:	fb02 f303 	mul.w	r3, r2, r3
  4002e6:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4002e8:	683b      	ldr	r3, [r7, #0]
  4002ea:	3b01      	subs	r3, #1
  4002ec:	041a      	lsls	r2, r3, #16
  4002ee:	4b07      	ldr	r3, [pc, #28]	; (40030c <pll_config_init+0x50>)
  4002f0:	4013      	ands	r3, r2
  4002f2:	687a      	ldr	r2, [r7, #4]
  4002f4:	b2d2      	uxtb	r2, r2
  4002f6:	4313      	orrs	r3, r2
  4002f8:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4002fc:	68fb      	ldr	r3, [r7, #12]
  4002fe:	601a      	str	r2, [r3, #0]
}
  400300:	3718      	adds	r7, #24
  400302:	46bd      	mov	sp, r7
  400304:	bd80      	pop	{r7, pc}
  400306:	bf00      	nop
  400308:	0040021d 	.word	0x0040021d
  40030c:	07ff0000 	.word	0x07ff0000

00400310 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400310:	b580      	push	{r7, lr}
  400312:	b082      	sub	sp, #8
  400314:	af00      	add	r7, sp, #0
  400316:	6078      	str	r0, [r7, #4]
  400318:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40031a:	683b      	ldr	r3, [r7, #0]
  40031c:	2b00      	cmp	r3, #0
  40031e:	d108      	bne.n	400332 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400320:	4b08      	ldr	r3, [pc, #32]	; (400344 <pll_enable+0x34>)
  400322:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400324:	4a08      	ldr	r2, [pc, #32]	; (400348 <pll_enable+0x38>)
  400326:	687b      	ldr	r3, [r7, #4]
  400328:	681b      	ldr	r3, [r3, #0]
  40032a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40032e:	6293      	str	r3, [r2, #40]	; 0x28
  400330:	e005      	b.n	40033e <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  400332:	4b06      	ldr	r3, [pc, #24]	; (40034c <pll_enable+0x3c>)
  400334:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  400336:	4a04      	ldr	r2, [pc, #16]	; (400348 <pll_enable+0x38>)
  400338:	687b      	ldr	r3, [r7, #4]
  40033a:	681b      	ldr	r3, [r3, #0]
  40033c:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  40033e:	3708      	adds	r7, #8
  400340:	46bd      	mov	sp, r7
  400342:	bd80      	pop	{r7, pc}
  400344:	00400e4d 	.word	0x00400e4d
  400348:	400e0400 	.word	0x400e0400
  40034c:	00400e81 	.word	0x00400e81

00400350 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400350:	b580      	push	{r7, lr}
  400352:	b082      	sub	sp, #8
  400354:	af00      	add	r7, sp, #0
  400356:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400358:	687b      	ldr	r3, [r7, #4]
  40035a:	2b00      	cmp	r3, #0
  40035c:	d103      	bne.n	400366 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  40035e:	4b05      	ldr	r3, [pc, #20]	; (400374 <pll_is_locked+0x24>)
  400360:	4798      	blx	r3
  400362:	4603      	mov	r3, r0
  400364:	e002      	b.n	40036c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  400366:	4b04      	ldr	r3, [pc, #16]	; (400378 <pll_is_locked+0x28>)
  400368:	4798      	blx	r3
  40036a:	4603      	mov	r3, r0
	}
}
  40036c:	4618      	mov	r0, r3
  40036e:	3708      	adds	r7, #8
  400370:	46bd      	mov	sp, r7
  400372:	bd80      	pop	{r7, pc}
  400374:	00400e65 	.word	0x00400e65
  400378:	00400e99 	.word	0x00400e99

0040037c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40037c:	b580      	push	{r7, lr}
  40037e:	b082      	sub	sp, #8
  400380:	af00      	add	r7, sp, #0
  400382:	4603      	mov	r3, r0
  400384:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400386:	79fb      	ldrb	r3, [r7, #7]
  400388:	3b03      	subs	r3, #3
  40038a:	2b04      	cmp	r3, #4
  40038c:	d808      	bhi.n	4003a0 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40038e:	79fb      	ldrb	r3, [r7, #7]
  400390:	4618      	mov	r0, r3
  400392:	4b05      	ldr	r3, [pc, #20]	; (4003a8 <pll_enable_source+0x2c>)
  400394:	4798      	blx	r3
		osc_wait_ready(e_src);
  400396:	79fb      	ldrb	r3, [r7, #7]
  400398:	4618      	mov	r0, r3
  40039a:	4b04      	ldr	r3, [pc, #16]	; (4003ac <pll_enable_source+0x30>)
  40039c:	4798      	blx	r3
		break;
  40039e:	e000      	b.n	4003a2 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4003a0:	bf00      	nop
	}
}
  4003a2:	3708      	adds	r7, #8
  4003a4:	46bd      	mov	sp, r7
  4003a6:	bd80      	pop	{r7, pc}
  4003a8:	00400129 	.word	0x00400129
  4003ac:	00400291 	.word	0x00400291

004003b0 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4003b8:	bf00      	nop
  4003ba:	6878      	ldr	r0, [r7, #4]
  4003bc:	4b04      	ldr	r3, [pc, #16]	; (4003d0 <pll_wait_for_lock+0x20>)
  4003be:	4798      	blx	r3
  4003c0:	4603      	mov	r3, r0
  4003c2:	2b00      	cmp	r3, #0
  4003c4:	d0f9      	beq.n	4003ba <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4003c6:	2300      	movs	r3, #0
}
  4003c8:	4618      	mov	r0, r3
  4003ca:	3708      	adds	r7, #8
  4003cc:	46bd      	mov	sp, r7
  4003ce:	bd80      	pop	{r7, pc}
  4003d0:	00400351 	.word	0x00400351

004003d4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4003d4:	b580      	push	{r7, lr}
  4003d6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4003d8:	2006      	movs	r0, #6
  4003da:	4b04      	ldr	r3, [pc, #16]	; (4003ec <sysclk_get_main_hz+0x18>)
  4003dc:	4798      	blx	r3
  4003de:	4602      	mov	r2, r0
  4003e0:	4613      	mov	r3, r2
  4003e2:	009b      	lsls	r3, r3, #2
  4003e4:	4413      	add	r3, r2
  4003e6:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4003e8:	4618      	mov	r0, r3
  4003ea:	bd80      	pop	{r7, pc}
  4003ec:	0040021d 	.word	0x0040021d

004003f0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4003f4:	4b02      	ldr	r3, [pc, #8]	; (400400 <sysclk_get_cpu_hz+0x10>)
  4003f6:	4798      	blx	r3
  4003f8:	4603      	mov	r3, r0
  4003fa:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	bd80      	pop	{r7, pc}
  400400:	004003d5 	.word	0x004003d5

00400404 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400404:	b590      	push	{r4, r7, lr}
  400406:	b083      	sub	sp, #12
  400408:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40040a:	4811      	ldr	r0, [pc, #68]	; (400450 <sysclk_init+0x4c>)
  40040c:	4b11      	ldr	r3, [pc, #68]	; (400454 <sysclk_init+0x50>)
  40040e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400410:	2006      	movs	r0, #6
  400412:	4b11      	ldr	r3, [pc, #68]	; (400458 <sysclk_init+0x54>)
  400414:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400416:	1d3b      	adds	r3, r7, #4
  400418:	4618      	mov	r0, r3
  40041a:	2106      	movs	r1, #6
  40041c:	2201      	movs	r2, #1
  40041e:	2314      	movs	r3, #20
  400420:	4c0e      	ldr	r4, [pc, #56]	; (40045c <sysclk_init+0x58>)
  400422:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400424:	1d3b      	adds	r3, r7, #4
  400426:	4618      	mov	r0, r3
  400428:	2100      	movs	r1, #0
  40042a:	4b0d      	ldr	r3, [pc, #52]	; (400460 <sysclk_init+0x5c>)
  40042c:	4798      	blx	r3
		pll_wait_for_lock(0);
  40042e:	2000      	movs	r0, #0
  400430:	4b0c      	ldr	r3, [pc, #48]	; (400464 <sysclk_init+0x60>)
  400432:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400434:	2010      	movs	r0, #16
  400436:	4b0c      	ldr	r3, [pc, #48]	; (400468 <sysclk_init+0x64>)
  400438:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40043a:	4b0c      	ldr	r3, [pc, #48]	; (40046c <sysclk_init+0x68>)
  40043c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40043e:	4b0c      	ldr	r3, [pc, #48]	; (400470 <sysclk_init+0x6c>)
  400440:	4798      	blx	r3
  400442:	4603      	mov	r3, r0
  400444:	4618      	mov	r0, r3
  400446:	4b03      	ldr	r3, [pc, #12]	; (400454 <sysclk_init+0x50>)
  400448:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40044a:	370c      	adds	r7, #12
  40044c:	46bd      	mov	sp, r7
  40044e:	bd90      	pop	{r4, r7, pc}
  400450:	07270e00 	.word	0x07270e00
  400454:	00401515 	.word	0x00401515
  400458:	0040037d 	.word	0x0040037d
  40045c:	004002bd 	.word	0x004002bd
  400460:	00400311 	.word	0x00400311
  400464:	004003b1 	.word	0x004003b1
  400468:	00400c59 	.word	0x00400c59
  40046c:	00401379 	.word	0x00401379
  400470:	004003f1 	.word	0x004003f1

00400474 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400474:	b580      	push	{r7, lr}
  400476:	b086      	sub	sp, #24
  400478:	af00      	add	r7, sp, #0
  40047a:	60f8      	str	r0, [r7, #12]
  40047c:	60b9      	str	r1, [r7, #8]
  40047e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400480:	2300      	movs	r3, #0
  400482:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400484:	68fb      	ldr	r3, [r7, #12]
  400486:	2b00      	cmp	r3, #0
  400488:	d002      	beq.n	400490 <_read+0x1c>
		return -1;
  40048a:	f04f 33ff 	mov.w	r3, #4294967295
  40048e:	e014      	b.n	4004ba <_read+0x46>
	}

	for (; len > 0; --len) {
  400490:	e00f      	b.n	4004b2 <_read+0x3e>
		ptr_get(stdio_base, ptr);
  400492:	4b0c      	ldr	r3, [pc, #48]	; (4004c4 <_read+0x50>)
  400494:	681b      	ldr	r3, [r3, #0]
  400496:	4a0c      	ldr	r2, [pc, #48]	; (4004c8 <_read+0x54>)
  400498:	6812      	ldr	r2, [r2, #0]
  40049a:	4610      	mov	r0, r2
  40049c:	68b9      	ldr	r1, [r7, #8]
  40049e:	4798      	blx	r3
		ptr++;
  4004a0:	68bb      	ldr	r3, [r7, #8]
  4004a2:	3301      	adds	r3, #1
  4004a4:	60bb      	str	r3, [r7, #8]
		nChars++;
  4004a6:	697b      	ldr	r3, [r7, #20]
  4004a8:	3301      	adds	r3, #1
  4004aa:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4004ac:	687b      	ldr	r3, [r7, #4]
  4004ae:	3b01      	subs	r3, #1
  4004b0:	607b      	str	r3, [r7, #4]
  4004b2:	687b      	ldr	r3, [r7, #4]
  4004b4:	2b00      	cmp	r3, #0
  4004b6:	dcec      	bgt.n	400492 <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4004b8:	697b      	ldr	r3, [r7, #20]
}
  4004ba:	4618      	mov	r0, r3
  4004bc:	3718      	adds	r7, #24
  4004be:	46bd      	mov	sp, r7
  4004c0:	bd80      	pop	{r7, pc}
  4004c2:	bf00      	nop
  4004c4:	20000914 	.word	0x20000914
  4004c8:	2000091c 	.word	0x2000091c

004004cc <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4004cc:	b580      	push	{r7, lr}
  4004ce:	b086      	sub	sp, #24
  4004d0:	af00      	add	r7, sp, #0
  4004d2:	60f8      	str	r0, [r7, #12]
  4004d4:	60b9      	str	r1, [r7, #8]
  4004d6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4004d8:	2300      	movs	r3, #0
  4004da:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  4004dc:	68fb      	ldr	r3, [r7, #12]
  4004de:	2b01      	cmp	r3, #1
  4004e0:	d008      	beq.n	4004f4 <_write+0x28>
  4004e2:	68fb      	ldr	r3, [r7, #12]
  4004e4:	2b02      	cmp	r3, #2
  4004e6:	d005      	beq.n	4004f4 <_write+0x28>
  4004e8:	68fb      	ldr	r3, [r7, #12]
  4004ea:	2b03      	cmp	r3, #3
  4004ec:	d002      	beq.n	4004f4 <_write+0x28>
		return -1;
  4004ee:	f04f 33ff 	mov.w	r3, #4294967295
  4004f2:	e01a      	b.n	40052a <_write+0x5e>
	}

	for (; len != 0; --len) {
  4004f4:	e015      	b.n	400522 <_write+0x56>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4004f6:	4b0f      	ldr	r3, [pc, #60]	; (400534 <_write+0x68>)
  4004f8:	681a      	ldr	r2, [r3, #0]
  4004fa:	4b0f      	ldr	r3, [pc, #60]	; (400538 <_write+0x6c>)
  4004fc:	6818      	ldr	r0, [r3, #0]
  4004fe:	68bb      	ldr	r3, [r7, #8]
  400500:	1c59      	adds	r1, r3, #1
  400502:	60b9      	str	r1, [r7, #8]
  400504:	781b      	ldrb	r3, [r3, #0]
  400506:	4619      	mov	r1, r3
  400508:	4790      	blx	r2
  40050a:	4603      	mov	r3, r0
  40050c:	2b00      	cmp	r3, #0
  40050e:	da02      	bge.n	400516 <_write+0x4a>
			return -1;
  400510:	f04f 33ff 	mov.w	r3, #4294967295
  400514:	e009      	b.n	40052a <_write+0x5e>
		}
		++nChars;
  400516:	697b      	ldr	r3, [r7, #20]
  400518:	3301      	adds	r3, #1
  40051a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40051c:	687b      	ldr	r3, [r7, #4]
  40051e:	3b01      	subs	r3, #1
  400520:	607b      	str	r3, [r7, #4]
  400522:	687b      	ldr	r3, [r7, #4]
  400524:	2b00      	cmp	r3, #0
  400526:	d1e6      	bne.n	4004f6 <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  400528:	697b      	ldr	r3, [r7, #20]
}
  40052a:	4618      	mov	r0, r3
  40052c:	3718      	adds	r7, #24
  40052e:	46bd      	mov	sp, r7
  400530:	bd80      	pop	{r7, pc}
  400532:	bf00      	nop
  400534:	20000918 	.word	0x20000918
  400538:	2000091c 	.word	0x2000091c

0040053c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40053c:	b580      	push	{r7, lr}
  40053e:	b082      	sub	sp, #8
  400540:	af00      	add	r7, sp, #0
  400542:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400544:	6878      	ldr	r0, [r7, #4]
  400546:	4b02      	ldr	r3, [pc, #8]	; (400550 <sysclk_enable_peripheral_clock+0x14>)
  400548:	4798      	blx	r3
}
  40054a:	3708      	adds	r7, #8
  40054c:	46bd      	mov	sp, r7
  40054e:	bd80      	pop	{r7, pc}
  400550:	00400eb5 	.word	0x00400eb5

00400554 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400554:	b580      	push	{r7, lr}
  400556:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400558:	200b      	movs	r0, #11
  40055a:	4b04      	ldr	r3, [pc, #16]	; (40056c <ioport_init+0x18>)
  40055c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  40055e:	200c      	movs	r0, #12
  400560:	4b02      	ldr	r3, [pc, #8]	; (40056c <ioport_init+0x18>)
  400562:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400564:	200d      	movs	r0, #13
  400566:	4b01      	ldr	r3, [pc, #4]	; (40056c <ioport_init+0x18>)
  400568:	4798      	blx	r3
	arch_ioport_init();
}
  40056a:	bd80      	pop	{r7, pc}
  40056c:	0040053d 	.word	0x0040053d

00400570 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400570:	b580      	push	{r7, lr}
  400572:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400574:	4b0f      	ldr	r3, [pc, #60]	; (4005b4 <board_init+0x44>)
  400576:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40057a:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  40057c:	4b0e      	ldr	r3, [pc, #56]	; (4005b8 <board_init+0x48>)
  40057e:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400580:	2013      	movs	r0, #19
  400582:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400586:	4b0d      	ldr	r3, [pc, #52]	; (4005bc <board_init+0x4c>)
  400588:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40058a:	2014      	movs	r0, #20
  40058c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400590:	4b0a      	ldr	r3, [pc, #40]	; (4005bc <board_init+0x4c>)
  400592:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400594:	2023      	movs	r0, #35	; 0x23
  400596:	490a      	ldr	r1, [pc, #40]	; (4005c0 <board_init+0x50>)
  400598:	4b08      	ldr	r3, [pc, #32]	; (4005bc <board_init+0x4c>)
  40059a:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  40059c:	204c      	movs	r0, #76	; 0x4c
  40059e:	4909      	ldr	r1, [pc, #36]	; (4005c4 <board_init+0x54>)
  4005a0:	4b06      	ldr	r3, [pc, #24]	; (4005bc <board_init+0x4c>)
  4005a2:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4005a4:	4808      	ldr	r0, [pc, #32]	; (4005c8 <board_init+0x58>)
  4005a6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4005aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4005ae:	4b07      	ldr	r3, [pc, #28]	; (4005cc <board_init+0x5c>)
  4005b0:	4798      	blx	r3
#if defined(CONF_BOARD_USB_PORT)
# if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
# endif
#endif
}
  4005b2:	bd80      	pop	{r7, pc}
  4005b4:	400e1450 	.word	0x400e1450
  4005b8:	00400555 	.word	0x00400555
  4005bc:	00400839 	.word	0x00400839
  4005c0:	28000079 	.word	0x28000079
  4005c4:	28000059 	.word	0x28000059
  4005c8:	400e0e00 	.word	0x400e0e00
  4005cc:	004009f1 	.word	0x004009f1

004005d0 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4005d0:	b480      	push	{r7}
  4005d2:	b085      	sub	sp, #20
  4005d4:	af00      	add	r7, sp, #0
  4005d6:	60f8      	str	r0, [r7, #12]
  4005d8:	60b9      	str	r1, [r7, #8]
  4005da:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4005dc:	687b      	ldr	r3, [r7, #4]
  4005de:	2b00      	cmp	r3, #0
  4005e0:	d003      	beq.n	4005ea <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4005e2:	68fb      	ldr	r3, [r7, #12]
  4005e4:	68ba      	ldr	r2, [r7, #8]
  4005e6:	665a      	str	r2, [r3, #100]	; 0x64
  4005e8:	e002      	b.n	4005f0 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4005ea:	68fb      	ldr	r3, [r7, #12]
  4005ec:	68ba      	ldr	r2, [r7, #8]
  4005ee:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4005f0:	3714      	adds	r7, #20
  4005f2:	46bd      	mov	sp, r7
  4005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005f8:	4770      	bx	lr
  4005fa:	bf00      	nop

004005fc <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4005fc:	b480      	push	{r7}
  4005fe:	b087      	sub	sp, #28
  400600:	af00      	add	r7, sp, #0
  400602:	60f8      	str	r0, [r7, #12]
  400604:	60b9      	str	r1, [r7, #8]
  400606:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400608:	68fb      	ldr	r3, [r7, #12]
  40060a:	687a      	ldr	r2, [r7, #4]
  40060c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40060e:	68bb      	ldr	r3, [r7, #8]
  400610:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400614:	d04a      	beq.n	4006ac <pio_set_peripheral+0xb0>
  400616:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40061a:	d808      	bhi.n	40062e <pio_set_peripheral+0x32>
  40061c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400620:	d016      	beq.n	400650 <pio_set_peripheral+0x54>
  400622:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400626:	d02c      	beq.n	400682 <pio_set_peripheral+0x86>
  400628:	2b00      	cmp	r3, #0
  40062a:	d069      	beq.n	400700 <pio_set_peripheral+0x104>
  40062c:	e064      	b.n	4006f8 <pio_set_peripheral+0xfc>
  40062e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400632:	d065      	beq.n	400700 <pio_set_peripheral+0x104>
  400634:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400638:	d803      	bhi.n	400642 <pio_set_peripheral+0x46>
  40063a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40063e:	d04a      	beq.n	4006d6 <pio_set_peripheral+0xda>
  400640:	e05a      	b.n	4006f8 <pio_set_peripheral+0xfc>
  400642:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400646:	d05b      	beq.n	400700 <pio_set_peripheral+0x104>
  400648:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40064c:	d058      	beq.n	400700 <pio_set_peripheral+0x104>
  40064e:	e053      	b.n	4006f8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400650:	68fb      	ldr	r3, [r7, #12]
  400652:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400654:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400656:	68fb      	ldr	r3, [r7, #12]
  400658:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40065a:	687b      	ldr	r3, [r7, #4]
  40065c:	43d9      	mvns	r1, r3
  40065e:	697b      	ldr	r3, [r7, #20]
  400660:	400b      	ands	r3, r1
  400662:	401a      	ands	r2, r3
  400664:	68fb      	ldr	r3, [r7, #12]
  400666:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400668:	68fb      	ldr	r3, [r7, #12]
  40066a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40066c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40066e:	68fb      	ldr	r3, [r7, #12]
  400670:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400672:	687b      	ldr	r3, [r7, #4]
  400674:	43d9      	mvns	r1, r3
  400676:	697b      	ldr	r3, [r7, #20]
  400678:	400b      	ands	r3, r1
  40067a:	401a      	ands	r2, r3
  40067c:	68fb      	ldr	r3, [r7, #12]
  40067e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400680:	e03a      	b.n	4006f8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400686:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400688:	687a      	ldr	r2, [r7, #4]
  40068a:	697b      	ldr	r3, [r7, #20]
  40068c:	431a      	orrs	r2, r3
  40068e:	68fb      	ldr	r3, [r7, #12]
  400690:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400692:	68fb      	ldr	r3, [r7, #12]
  400694:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400696:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400698:	68fb      	ldr	r3, [r7, #12]
  40069a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40069c:	687b      	ldr	r3, [r7, #4]
  40069e:	43d9      	mvns	r1, r3
  4006a0:	697b      	ldr	r3, [r7, #20]
  4006a2:	400b      	ands	r3, r1
  4006a4:	401a      	ands	r2, r3
  4006a6:	68fb      	ldr	r3, [r7, #12]
  4006a8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006aa:	e025      	b.n	4006f8 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006ac:	68fb      	ldr	r3, [r7, #12]
  4006ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006b0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4006b2:	68fb      	ldr	r3, [r7, #12]
  4006b4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006b6:	687b      	ldr	r3, [r7, #4]
  4006b8:	43d9      	mvns	r1, r3
  4006ba:	697b      	ldr	r3, [r7, #20]
  4006bc:	400b      	ands	r3, r1
  4006be:	401a      	ands	r2, r3
  4006c0:	68fb      	ldr	r3, [r7, #12]
  4006c2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006c4:	68fb      	ldr	r3, [r7, #12]
  4006c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006c8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4006ca:	687a      	ldr	r2, [r7, #4]
  4006cc:	697b      	ldr	r3, [r7, #20]
  4006ce:	431a      	orrs	r2, r3
  4006d0:	68fb      	ldr	r3, [r7, #12]
  4006d2:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006d4:	e010      	b.n	4006f8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006d6:	68fb      	ldr	r3, [r7, #12]
  4006d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006da:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4006dc:	687a      	ldr	r2, [r7, #4]
  4006de:	697b      	ldr	r3, [r7, #20]
  4006e0:	431a      	orrs	r2, r3
  4006e2:	68fb      	ldr	r3, [r7, #12]
  4006e4:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006e6:	68fb      	ldr	r3, [r7, #12]
  4006e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006ea:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4006ec:	687a      	ldr	r2, [r7, #4]
  4006ee:	697b      	ldr	r3, [r7, #20]
  4006f0:	431a      	orrs	r2, r3
  4006f2:	68fb      	ldr	r3, [r7, #12]
  4006f4:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006f6:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4006f8:	68fb      	ldr	r3, [r7, #12]
  4006fa:	687a      	ldr	r2, [r7, #4]
  4006fc:	605a      	str	r2, [r3, #4]
  4006fe:	e000      	b.n	400702 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  400700:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  400702:	371c      	adds	r7, #28
  400704:	46bd      	mov	sp, r7
  400706:	f85d 7b04 	ldr.w	r7, [sp], #4
  40070a:	4770      	bx	lr

0040070c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40070c:	b580      	push	{r7, lr}
  40070e:	b084      	sub	sp, #16
  400710:	af00      	add	r7, sp, #0
  400712:	60f8      	str	r0, [r7, #12]
  400714:	60b9      	str	r1, [r7, #8]
  400716:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400718:	68f8      	ldr	r0, [r7, #12]
  40071a:	68b9      	ldr	r1, [r7, #8]
  40071c:	4b18      	ldr	r3, [pc, #96]	; (400780 <pio_set_input+0x74>)
  40071e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400720:	687b      	ldr	r3, [r7, #4]
  400722:	f003 0301 	and.w	r3, r3, #1
  400726:	68f8      	ldr	r0, [r7, #12]
  400728:	68b9      	ldr	r1, [r7, #8]
  40072a:	461a      	mov	r2, r3
  40072c:	4b15      	ldr	r3, [pc, #84]	; (400784 <pio_set_input+0x78>)
  40072e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400730:	687b      	ldr	r3, [r7, #4]
  400732:	f003 030a 	and.w	r3, r3, #10
  400736:	2b00      	cmp	r3, #0
  400738:	d003      	beq.n	400742 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40073a:	68fb      	ldr	r3, [r7, #12]
  40073c:	68ba      	ldr	r2, [r7, #8]
  40073e:	621a      	str	r2, [r3, #32]
  400740:	e002      	b.n	400748 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	68ba      	ldr	r2, [r7, #8]
  400746:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400748:	687b      	ldr	r3, [r7, #4]
  40074a:	f003 0302 	and.w	r3, r3, #2
  40074e:	2b00      	cmp	r3, #0
  400750:	d004      	beq.n	40075c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400752:	68fb      	ldr	r3, [r7, #12]
  400754:	68ba      	ldr	r2, [r7, #8]
  400756:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40075a:	e008      	b.n	40076e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40075c:	687b      	ldr	r3, [r7, #4]
  40075e:	f003 0308 	and.w	r3, r3, #8
  400762:	2b00      	cmp	r3, #0
  400764:	d003      	beq.n	40076e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  400766:	68fb      	ldr	r3, [r7, #12]
  400768:	68ba      	ldr	r2, [r7, #8]
  40076a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40076e:	68fb      	ldr	r3, [r7, #12]
  400770:	68ba      	ldr	r2, [r7, #8]
  400772:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400774:	68fb      	ldr	r3, [r7, #12]
  400776:	68ba      	ldr	r2, [r7, #8]
  400778:	601a      	str	r2, [r3, #0]
}
  40077a:	3710      	adds	r7, #16
  40077c:	46bd      	mov	sp, r7
  40077e:	bd80      	pop	{r7, pc}
  400780:	004007ed 	.word	0x004007ed
  400784:	004005d1 	.word	0x004005d1

00400788 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400788:	b580      	push	{r7, lr}
  40078a:	b084      	sub	sp, #16
  40078c:	af00      	add	r7, sp, #0
  40078e:	60f8      	str	r0, [r7, #12]
  400790:	60b9      	str	r1, [r7, #8]
  400792:	607a      	str	r2, [r7, #4]
  400794:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  400796:	68f8      	ldr	r0, [r7, #12]
  400798:	68b9      	ldr	r1, [r7, #8]
  40079a:	4b12      	ldr	r3, [pc, #72]	; (4007e4 <pio_set_output+0x5c>)
  40079c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40079e:	68f8      	ldr	r0, [r7, #12]
  4007a0:	68b9      	ldr	r1, [r7, #8]
  4007a2:	69ba      	ldr	r2, [r7, #24]
  4007a4:	4b10      	ldr	r3, [pc, #64]	; (4007e8 <pio_set_output+0x60>)
  4007a6:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4007a8:	683b      	ldr	r3, [r7, #0]
  4007aa:	2b00      	cmp	r3, #0
  4007ac:	d003      	beq.n	4007b6 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4007ae:	68fb      	ldr	r3, [r7, #12]
  4007b0:	68ba      	ldr	r2, [r7, #8]
  4007b2:	651a      	str	r2, [r3, #80]	; 0x50
  4007b4:	e002      	b.n	4007bc <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4007b6:	68fb      	ldr	r3, [r7, #12]
  4007b8:	68ba      	ldr	r2, [r7, #8]
  4007ba:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4007bc:	687b      	ldr	r3, [r7, #4]
  4007be:	2b00      	cmp	r3, #0
  4007c0:	d003      	beq.n	4007ca <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4007c2:	68fb      	ldr	r3, [r7, #12]
  4007c4:	68ba      	ldr	r2, [r7, #8]
  4007c6:	631a      	str	r2, [r3, #48]	; 0x30
  4007c8:	e002      	b.n	4007d0 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4007ca:	68fb      	ldr	r3, [r7, #12]
  4007cc:	68ba      	ldr	r2, [r7, #8]
  4007ce:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4007d0:	68fb      	ldr	r3, [r7, #12]
  4007d2:	68ba      	ldr	r2, [r7, #8]
  4007d4:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4007d6:	68fb      	ldr	r3, [r7, #12]
  4007d8:	68ba      	ldr	r2, [r7, #8]
  4007da:	601a      	str	r2, [r3, #0]
}
  4007dc:	3710      	adds	r7, #16
  4007de:	46bd      	mov	sp, r7
  4007e0:	bd80      	pop	{r7, pc}
  4007e2:	bf00      	nop
  4007e4:	004007ed 	.word	0x004007ed
  4007e8:	004005d1 	.word	0x004005d1

004007ec <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4007ec:	b480      	push	{r7}
  4007ee:	b083      	sub	sp, #12
  4007f0:	af00      	add	r7, sp, #0
  4007f2:	6078      	str	r0, [r7, #4]
  4007f4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4007f6:	687b      	ldr	r3, [r7, #4]
  4007f8:	683a      	ldr	r2, [r7, #0]
  4007fa:	645a      	str	r2, [r3, #68]	; 0x44
}
  4007fc:	370c      	adds	r7, #12
  4007fe:	46bd      	mov	sp, r7
  400800:	f85d 7b04 	ldr.w	r7, [sp], #4
  400804:	4770      	bx	lr
  400806:	bf00      	nop

00400808 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400808:	b480      	push	{r7}
  40080a:	b083      	sub	sp, #12
  40080c:	af00      	add	r7, sp, #0
  40080e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400810:	687b      	ldr	r3, [r7, #4]
  400812:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400814:	4618      	mov	r0, r3
  400816:	370c      	adds	r7, #12
  400818:	46bd      	mov	sp, r7
  40081a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40081e:	4770      	bx	lr

00400820 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400820:	b480      	push	{r7}
  400822:	b083      	sub	sp, #12
  400824:	af00      	add	r7, sp, #0
  400826:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400828:	687b      	ldr	r3, [r7, #4]
  40082a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  40082c:	4618      	mov	r0, r3
  40082e:	370c      	adds	r7, #12
  400830:	46bd      	mov	sp, r7
  400832:	f85d 7b04 	ldr.w	r7, [sp], #4
  400836:	4770      	bx	lr

00400838 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400838:	b590      	push	{r4, r7, lr}
  40083a:	b087      	sub	sp, #28
  40083c:	af02      	add	r7, sp, #8
  40083e:	6078      	str	r0, [r7, #4]
  400840:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  400842:	6878      	ldr	r0, [r7, #4]
  400844:	4b65      	ldr	r3, [pc, #404]	; (4009dc <pio_configure_pin+0x1a4>)
  400846:	4798      	blx	r3
  400848:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40084a:	683b      	ldr	r3, [r7, #0]
  40084c:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  400850:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400854:	d06b      	beq.n	40092e <pio_configure_pin+0xf6>
  400856:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40085a:	d809      	bhi.n	400870 <pio_configure_pin+0x38>
  40085c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400860:	d02d      	beq.n	4008be <pio_configure_pin+0x86>
  400862:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400866:	d046      	beq.n	4008f6 <pio_configure_pin+0xbe>
  400868:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40086c:	d00b      	beq.n	400886 <pio_configure_pin+0x4e>
  40086e:	e0ae      	b.n	4009ce <pio_configure_pin+0x196>
  400870:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400874:	f000 8083 	beq.w	40097e <pio_configure_pin+0x146>
  400878:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40087c:	d07f      	beq.n	40097e <pio_configure_pin+0x146>
  40087e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400882:	d070      	beq.n	400966 <pio_configure_pin+0x12e>
  400884:	e0a3      	b.n	4009ce <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400886:	687b      	ldr	r3, [r7, #4]
  400888:	f003 031f 	and.w	r3, r3, #31
  40088c:	2201      	movs	r2, #1
  40088e:	fa02 f303 	lsl.w	r3, r2, r3
  400892:	68f8      	ldr	r0, [r7, #12]
  400894:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400898:	461a      	mov	r2, r3
  40089a:	4b51      	ldr	r3, [pc, #324]	; (4009e0 <pio_configure_pin+0x1a8>)
  40089c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40089e:	687b      	ldr	r3, [r7, #4]
  4008a0:	f003 031f 	and.w	r3, r3, #31
  4008a4:	2201      	movs	r2, #1
  4008a6:	fa02 f303 	lsl.w	r3, r2, r3
  4008aa:	461a      	mov	r2, r3
  4008ac:	683b      	ldr	r3, [r7, #0]
  4008ae:	f003 0301 	and.w	r3, r3, #1
  4008b2:	68f8      	ldr	r0, [r7, #12]
  4008b4:	4611      	mov	r1, r2
  4008b6:	461a      	mov	r2, r3
  4008b8:	4b4a      	ldr	r3, [pc, #296]	; (4009e4 <pio_configure_pin+0x1ac>)
  4008ba:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4008bc:	e089      	b.n	4009d2 <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4008be:	687b      	ldr	r3, [r7, #4]
  4008c0:	f003 031f 	and.w	r3, r3, #31
  4008c4:	2201      	movs	r2, #1
  4008c6:	fa02 f303 	lsl.w	r3, r2, r3
  4008ca:	68f8      	ldr	r0, [r7, #12]
  4008cc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008d0:	461a      	mov	r2, r3
  4008d2:	4b43      	ldr	r3, [pc, #268]	; (4009e0 <pio_configure_pin+0x1a8>)
  4008d4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4008d6:	687b      	ldr	r3, [r7, #4]
  4008d8:	f003 031f 	and.w	r3, r3, #31
  4008dc:	2201      	movs	r2, #1
  4008de:	fa02 f303 	lsl.w	r3, r2, r3
  4008e2:	461a      	mov	r2, r3
  4008e4:	683b      	ldr	r3, [r7, #0]
  4008e6:	f003 0301 	and.w	r3, r3, #1
  4008ea:	68f8      	ldr	r0, [r7, #12]
  4008ec:	4611      	mov	r1, r2
  4008ee:	461a      	mov	r2, r3
  4008f0:	4b3c      	ldr	r3, [pc, #240]	; (4009e4 <pio_configure_pin+0x1ac>)
  4008f2:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4008f4:	e06d      	b.n	4009d2 <pio_configure_pin+0x19a>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4008f6:	687b      	ldr	r3, [r7, #4]
  4008f8:	f003 031f 	and.w	r3, r3, #31
  4008fc:	2201      	movs	r2, #1
  4008fe:	fa02 f303 	lsl.w	r3, r2, r3
  400902:	68f8      	ldr	r0, [r7, #12]
  400904:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400908:	461a      	mov	r2, r3
  40090a:	4b35      	ldr	r3, [pc, #212]	; (4009e0 <pio_configure_pin+0x1a8>)
  40090c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40090e:	687b      	ldr	r3, [r7, #4]
  400910:	f003 031f 	and.w	r3, r3, #31
  400914:	2201      	movs	r2, #1
  400916:	fa02 f303 	lsl.w	r3, r2, r3
  40091a:	461a      	mov	r2, r3
  40091c:	683b      	ldr	r3, [r7, #0]
  40091e:	f003 0301 	and.w	r3, r3, #1
  400922:	68f8      	ldr	r0, [r7, #12]
  400924:	4611      	mov	r1, r2
  400926:	461a      	mov	r2, r3
  400928:	4b2e      	ldr	r3, [pc, #184]	; (4009e4 <pio_configure_pin+0x1ac>)
  40092a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40092c:	e051      	b.n	4009d2 <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  40092e:	687b      	ldr	r3, [r7, #4]
  400930:	f003 031f 	and.w	r3, r3, #31
  400934:	2201      	movs	r2, #1
  400936:	fa02 f303 	lsl.w	r3, r2, r3
  40093a:	68f8      	ldr	r0, [r7, #12]
  40093c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400940:	461a      	mov	r2, r3
  400942:	4b27      	ldr	r3, [pc, #156]	; (4009e0 <pio_configure_pin+0x1a8>)
  400944:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  400946:	687b      	ldr	r3, [r7, #4]
  400948:	f003 031f 	and.w	r3, r3, #31
  40094c:	2201      	movs	r2, #1
  40094e:	fa02 f303 	lsl.w	r3, r2, r3
  400952:	461a      	mov	r2, r3
  400954:	683b      	ldr	r3, [r7, #0]
  400956:	f003 0301 	and.w	r3, r3, #1
  40095a:	68f8      	ldr	r0, [r7, #12]
  40095c:	4611      	mov	r1, r2
  40095e:	461a      	mov	r2, r3
  400960:	4b20      	ldr	r3, [pc, #128]	; (4009e4 <pio_configure_pin+0x1ac>)
  400962:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  400964:	e035      	b.n	4009d2 <pio_configure_pin+0x19a>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400966:	687b      	ldr	r3, [r7, #4]
  400968:	f003 031f 	and.w	r3, r3, #31
  40096c:	2201      	movs	r2, #1
  40096e:	fa02 f303 	lsl.w	r3, r2, r3
  400972:	68f8      	ldr	r0, [r7, #12]
  400974:	4619      	mov	r1, r3
  400976:	683a      	ldr	r2, [r7, #0]
  400978:	4b1b      	ldr	r3, [pc, #108]	; (4009e8 <pio_configure_pin+0x1b0>)
  40097a:	4798      	blx	r3
		break;
  40097c:	e029      	b.n	4009d2 <pio_configure_pin+0x19a>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40097e:	687b      	ldr	r3, [r7, #4]
  400980:	f003 031f 	and.w	r3, r3, #31
  400984:	2201      	movs	r2, #1
  400986:	fa02 f303 	lsl.w	r3, r2, r3
  40098a:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40098c:	683b      	ldr	r3, [r7, #0]
  40098e:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400992:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400996:	bf0c      	ite	eq
  400998:	2301      	moveq	r3, #1
  40099a:	2300      	movne	r3, #0
  40099c:	b2db      	uxtb	r3, r3
  40099e:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  4009a0:	683b      	ldr	r3, [r7, #0]
  4009a2:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4009a6:	2b00      	cmp	r3, #0
  4009a8:	bf14      	ite	ne
  4009aa:	2301      	movne	r3, #1
  4009ac:	2300      	moveq	r3, #0
  4009ae:	b2db      	uxtb	r3, r3
  4009b0:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  4009b2:	683b      	ldr	r3, [r7, #0]
  4009b4:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4009b8:	2b00      	cmp	r3, #0
  4009ba:	bf14      	ite	ne
  4009bc:	2301      	movne	r3, #1
  4009be:	2300      	moveq	r3, #0
  4009c0:	b2db      	uxtb	r3, r3
  4009c2:	9300      	str	r3, [sp, #0]
  4009c4:	68f8      	ldr	r0, [r7, #12]
  4009c6:	4623      	mov	r3, r4
  4009c8:	4c08      	ldr	r4, [pc, #32]	; (4009ec <pio_configure_pin+0x1b4>)
  4009ca:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4009cc:	e001      	b.n	4009d2 <pio_configure_pin+0x19a>

	default:
		return 0;
  4009ce:	2300      	movs	r3, #0
  4009d0:	e000      	b.n	4009d4 <pio_configure_pin+0x19c>
	}

	return 1;
  4009d2:	2301      	movs	r3, #1
}
  4009d4:	4618      	mov	r0, r3
  4009d6:	3714      	adds	r7, #20
  4009d8:	46bd      	mov	sp, r7
  4009da:	bd90      	pop	{r4, r7, pc}
  4009dc:	00400b1d 	.word	0x00400b1d
  4009e0:	004005fd 	.word	0x004005fd
  4009e4:	004005d1 	.word	0x004005d1
  4009e8:	0040070d 	.word	0x0040070d
  4009ec:	00400789 	.word	0x00400789

004009f0 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4009f0:	b590      	push	{r4, r7, lr}
  4009f2:	b087      	sub	sp, #28
  4009f4:	af02      	add	r7, sp, #8
  4009f6:	60f8      	str	r0, [r7, #12]
  4009f8:	60b9      	str	r1, [r7, #8]
  4009fa:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4009fc:	687b      	ldr	r3, [r7, #4]
  4009fe:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  400a02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400a06:	d043      	beq.n	400a90 <pio_configure_pin_group+0xa0>
  400a08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400a0c:	d809      	bhi.n	400a22 <pio_configure_pin_group+0x32>
  400a0e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400a12:	d01f      	beq.n	400a54 <pio_configure_pin_group+0x64>
  400a14:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400a18:	d02b      	beq.n	400a72 <pio_configure_pin_group+0x82>
  400a1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400a1e:	d00a      	beq.n	400a36 <pio_configure_pin_group+0x46>
  400a20:	e06d      	b.n	400afe <pio_configure_pin_group+0x10e>
  400a22:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400a26:	d048      	beq.n	400aba <pio_configure_pin_group+0xca>
  400a28:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400a2c:	d045      	beq.n	400aba <pio_configure_pin_group+0xca>
  400a2e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400a32:	d03c      	beq.n	400aae <pio_configure_pin_group+0xbe>
  400a34:	e063      	b.n	400afe <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400a36:	68f8      	ldr	r0, [r7, #12]
  400a38:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a3c:	68ba      	ldr	r2, [r7, #8]
  400a3e:	4b33      	ldr	r3, [pc, #204]	; (400b0c <pio_configure_pin_group+0x11c>)
  400a40:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  400a42:	687b      	ldr	r3, [r7, #4]
  400a44:	f003 0301 	and.w	r3, r3, #1
  400a48:	68f8      	ldr	r0, [r7, #12]
  400a4a:	68b9      	ldr	r1, [r7, #8]
  400a4c:	461a      	mov	r2, r3
  400a4e:	4b30      	ldr	r3, [pc, #192]	; (400b10 <pio_configure_pin_group+0x120>)
  400a50:	4798      	blx	r3
		break;
  400a52:	e056      	b.n	400b02 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400a54:	68f8      	ldr	r0, [r7, #12]
  400a56:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a5a:	68ba      	ldr	r2, [r7, #8]
  400a5c:	4b2b      	ldr	r3, [pc, #172]	; (400b0c <pio_configure_pin_group+0x11c>)
  400a5e:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  400a60:	687b      	ldr	r3, [r7, #4]
  400a62:	f003 0301 	and.w	r3, r3, #1
  400a66:	68f8      	ldr	r0, [r7, #12]
  400a68:	68b9      	ldr	r1, [r7, #8]
  400a6a:	461a      	mov	r2, r3
  400a6c:	4b28      	ldr	r3, [pc, #160]	; (400b10 <pio_configure_pin_group+0x120>)
  400a6e:	4798      	blx	r3
		break;
  400a70:	e047      	b.n	400b02 <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400a72:	68f8      	ldr	r0, [r7, #12]
  400a74:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400a78:	68ba      	ldr	r2, [r7, #8]
  400a7a:	4b24      	ldr	r3, [pc, #144]	; (400b0c <pio_configure_pin_group+0x11c>)
  400a7c:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  400a7e:	687b      	ldr	r3, [r7, #4]
  400a80:	f003 0301 	and.w	r3, r3, #1
  400a84:	68f8      	ldr	r0, [r7, #12]
  400a86:	68b9      	ldr	r1, [r7, #8]
  400a88:	461a      	mov	r2, r3
  400a8a:	4b21      	ldr	r3, [pc, #132]	; (400b10 <pio_configure_pin_group+0x120>)
  400a8c:	4798      	blx	r3
		break;
  400a8e:	e038      	b.n	400b02 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400a90:	68f8      	ldr	r0, [r7, #12]
  400a92:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400a96:	68ba      	ldr	r2, [r7, #8]
  400a98:	4b1c      	ldr	r3, [pc, #112]	; (400b0c <pio_configure_pin_group+0x11c>)
  400a9a:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  400a9c:	687b      	ldr	r3, [r7, #4]
  400a9e:	f003 0301 	and.w	r3, r3, #1
  400aa2:	68f8      	ldr	r0, [r7, #12]
  400aa4:	68b9      	ldr	r1, [r7, #8]
  400aa6:	461a      	mov	r2, r3
  400aa8:	4b19      	ldr	r3, [pc, #100]	; (400b10 <pio_configure_pin_group+0x120>)
  400aaa:	4798      	blx	r3
		break;
  400aac:	e029      	b.n	400b02 <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400aae:	68f8      	ldr	r0, [r7, #12]
  400ab0:	68b9      	ldr	r1, [r7, #8]
  400ab2:	687a      	ldr	r2, [r7, #4]
  400ab4:	4b17      	ldr	r3, [pc, #92]	; (400b14 <pio_configure_pin_group+0x124>)
  400ab6:	4798      	blx	r3
		break;
  400ab8:	e023      	b.n	400b02 <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400aba:	687b      	ldr	r3, [r7, #4]
  400abc:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400ac0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400ac4:	bf0c      	ite	eq
  400ac6:	2301      	moveq	r3, #1
  400ac8:	2300      	movne	r3, #0
  400aca:	b2db      	uxtb	r3, r3
  400acc:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  400ace:	687b      	ldr	r3, [r7, #4]
  400ad0:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400ad4:	2b00      	cmp	r3, #0
  400ad6:	bf14      	ite	ne
  400ad8:	2301      	movne	r3, #1
  400ada:	2300      	moveq	r3, #0
  400adc:	b2db      	uxtb	r3, r3
  400ade:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  400ae0:	687b      	ldr	r3, [r7, #4]
  400ae2:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400ae6:	2b00      	cmp	r3, #0
  400ae8:	bf14      	ite	ne
  400aea:	2301      	movne	r3, #1
  400aec:	2300      	moveq	r3, #0
  400aee:	b2db      	uxtb	r3, r3
  400af0:	9300      	str	r3, [sp, #0]
  400af2:	68f8      	ldr	r0, [r7, #12]
  400af4:	68b9      	ldr	r1, [r7, #8]
  400af6:	4623      	mov	r3, r4
  400af8:	4c07      	ldr	r4, [pc, #28]	; (400b18 <pio_configure_pin_group+0x128>)
  400afa:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400afc:	e001      	b.n	400b02 <pio_configure_pin_group+0x112>

	default:
		return 0;
  400afe:	2300      	movs	r3, #0
  400b00:	e000      	b.n	400b04 <pio_configure_pin_group+0x114>
	}

	return 1;
  400b02:	2301      	movs	r3, #1
}
  400b04:	4618      	mov	r0, r3
  400b06:	3714      	adds	r7, #20
  400b08:	46bd      	mov	sp, r7
  400b0a:	bd90      	pop	{r4, r7, pc}
  400b0c:	004005fd 	.word	0x004005fd
  400b10:	004005d1 	.word	0x004005d1
  400b14:	0040070d 	.word	0x0040070d
  400b18:	00400789 	.word	0x00400789

00400b1c <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  400b1c:	b480      	push	{r7}
  400b1e:	b085      	sub	sp, #20
  400b20:	af00      	add	r7, sp, #0
  400b22:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400b24:	687b      	ldr	r3, [r7, #4]
  400b26:	095b      	lsrs	r3, r3, #5
  400b28:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400b2c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400b30:	025b      	lsls	r3, r3, #9
  400b32:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  400b34:	68fb      	ldr	r3, [r7, #12]
}
  400b36:	4618      	mov	r0, r3
  400b38:	3714      	adds	r7, #20
  400b3a:	46bd      	mov	sp, r7
  400b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b40:	4770      	bx	lr
  400b42:	bf00      	nop

00400b44 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400b44:	b580      	push	{r7, lr}
  400b46:	b084      	sub	sp, #16
  400b48:	af00      	add	r7, sp, #0
  400b4a:	6078      	str	r0, [r7, #4]
  400b4c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400b4e:	6878      	ldr	r0, [r7, #4]
  400b50:	4b2a      	ldr	r3, [pc, #168]	; (400bfc <pio_handler_process+0xb8>)
  400b52:	4798      	blx	r3
  400b54:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400b56:	6878      	ldr	r0, [r7, #4]
  400b58:	4b29      	ldr	r3, [pc, #164]	; (400c00 <pio_handler_process+0xbc>)
  400b5a:	4798      	blx	r3
  400b5c:	4602      	mov	r2, r0
  400b5e:	68fb      	ldr	r3, [r7, #12]
  400b60:	4013      	ands	r3, r2
  400b62:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400b64:	68fb      	ldr	r3, [r7, #12]
  400b66:	2b00      	cmp	r3, #0
  400b68:	d038      	beq.n	400bdc <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  400b6a:	2300      	movs	r3, #0
  400b6c:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400b6e:	e032      	b.n	400bd6 <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400b70:	4a24      	ldr	r2, [pc, #144]	; (400c04 <pio_handler_process+0xc0>)
  400b72:	68bb      	ldr	r3, [r7, #8]
  400b74:	011b      	lsls	r3, r3, #4
  400b76:	4413      	add	r3, r2
  400b78:	681a      	ldr	r2, [r3, #0]
  400b7a:	683b      	ldr	r3, [r7, #0]
  400b7c:	429a      	cmp	r2, r3
  400b7e:	d123      	bne.n	400bc8 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400b80:	4a20      	ldr	r2, [pc, #128]	; (400c04 <pio_handler_process+0xc0>)
  400b82:	68bb      	ldr	r3, [r7, #8]
  400b84:	011b      	lsls	r3, r3, #4
  400b86:	4413      	add	r3, r2
  400b88:	685a      	ldr	r2, [r3, #4]
  400b8a:	68fb      	ldr	r3, [r7, #12]
  400b8c:	4013      	ands	r3, r2
  400b8e:	2b00      	cmp	r3, #0
  400b90:	d01a      	beq.n	400bc8 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400b92:	4a1c      	ldr	r2, [pc, #112]	; (400c04 <pio_handler_process+0xc0>)
  400b94:	68bb      	ldr	r3, [r7, #8]
  400b96:	011b      	lsls	r3, r3, #4
  400b98:	4413      	add	r3, r2
  400b9a:	3308      	adds	r3, #8
  400b9c:	685b      	ldr	r3, [r3, #4]
  400b9e:	4919      	ldr	r1, [pc, #100]	; (400c04 <pio_handler_process+0xc0>)
  400ba0:	68ba      	ldr	r2, [r7, #8]
  400ba2:	0112      	lsls	r2, r2, #4
  400ba4:	440a      	add	r2, r1
  400ba6:	6810      	ldr	r0, [r2, #0]
  400ba8:	4916      	ldr	r1, [pc, #88]	; (400c04 <pio_handler_process+0xc0>)
  400baa:	68ba      	ldr	r2, [r7, #8]
  400bac:	0112      	lsls	r2, r2, #4
  400bae:	440a      	add	r2, r1
  400bb0:	6852      	ldr	r2, [r2, #4]
  400bb2:	4611      	mov	r1, r2
  400bb4:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400bb6:	4a13      	ldr	r2, [pc, #76]	; (400c04 <pio_handler_process+0xc0>)
  400bb8:	68bb      	ldr	r3, [r7, #8]
  400bba:	011b      	lsls	r3, r3, #4
  400bbc:	4413      	add	r3, r2
  400bbe:	685b      	ldr	r3, [r3, #4]
  400bc0:	43db      	mvns	r3, r3
  400bc2:	68fa      	ldr	r2, [r7, #12]
  400bc4:	4013      	ands	r3, r2
  400bc6:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400bc8:	68bb      	ldr	r3, [r7, #8]
  400bca:	3301      	adds	r3, #1
  400bcc:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400bce:	68bb      	ldr	r3, [r7, #8]
  400bd0:	2b06      	cmp	r3, #6
  400bd2:	d900      	bls.n	400bd6 <pio_handler_process+0x92>
				break;
  400bd4:	e002      	b.n	400bdc <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400bd6:	68fb      	ldr	r3, [r7, #12]
  400bd8:	2b00      	cmp	r3, #0
  400bda:	d1c9      	bne.n	400b70 <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400bdc:	4b0a      	ldr	r3, [pc, #40]	; (400c08 <pio_handler_process+0xc4>)
  400bde:	681b      	ldr	r3, [r3, #0]
  400be0:	2b00      	cmp	r3, #0
  400be2:	d007      	beq.n	400bf4 <pio_handler_process+0xb0>
		if (pio_capture_handler) {
  400be4:	4b09      	ldr	r3, [pc, #36]	; (400c0c <pio_handler_process+0xc8>)
  400be6:	681b      	ldr	r3, [r3, #0]
  400be8:	2b00      	cmp	r3, #0
  400bea:	d003      	beq.n	400bf4 <pio_handler_process+0xb0>
			pio_capture_handler(p_pio);
  400bec:	4b07      	ldr	r3, [pc, #28]	; (400c0c <pio_handler_process+0xc8>)
  400bee:	681b      	ldr	r3, [r3, #0]
  400bf0:	6878      	ldr	r0, [r7, #4]
  400bf2:	4798      	blx	r3
		}
	}
#endif
}
  400bf4:	3710      	adds	r7, #16
  400bf6:	46bd      	mov	sp, r7
  400bf8:	bd80      	pop	{r7, pc}
  400bfa:	bf00      	nop
  400bfc:	00400809 	.word	0x00400809
  400c00:	00400821 	.word	0x00400821
  400c04:	20000860 	.word	0x20000860
  400c08:	20000920 	.word	0x20000920
  400c0c:	200008d0 	.word	0x200008d0

00400c10 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400c10:	b580      	push	{r7, lr}
  400c12:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400c14:	4802      	ldr	r0, [pc, #8]	; (400c20 <PIOA_Handler+0x10>)
  400c16:	210b      	movs	r1, #11
  400c18:	4b02      	ldr	r3, [pc, #8]	; (400c24 <PIOA_Handler+0x14>)
  400c1a:	4798      	blx	r3
}
  400c1c:	bd80      	pop	{r7, pc}
  400c1e:	bf00      	nop
  400c20:	400e0e00 	.word	0x400e0e00
  400c24:	00400b45 	.word	0x00400b45

00400c28 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400c28:	b580      	push	{r7, lr}
  400c2a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400c2c:	4802      	ldr	r0, [pc, #8]	; (400c38 <PIOB_Handler+0x10>)
  400c2e:	210c      	movs	r1, #12
  400c30:	4b02      	ldr	r3, [pc, #8]	; (400c3c <PIOB_Handler+0x14>)
  400c32:	4798      	blx	r3
}
  400c34:	bd80      	pop	{r7, pc}
  400c36:	bf00      	nop
  400c38:	400e1000 	.word	0x400e1000
  400c3c:	00400b45 	.word	0x00400b45

00400c40 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400c40:	b580      	push	{r7, lr}
  400c42:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400c44:	4802      	ldr	r0, [pc, #8]	; (400c50 <PIOC_Handler+0x10>)
  400c46:	210d      	movs	r1, #13
  400c48:	4b02      	ldr	r3, [pc, #8]	; (400c54 <PIOC_Handler+0x14>)
  400c4a:	4798      	blx	r3
}
  400c4c:	bd80      	pop	{r7, pc}
  400c4e:	bf00      	nop
  400c50:	400e1200 	.word	0x400e1200
  400c54:	00400b45 	.word	0x00400b45

00400c58 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400c58:	b480      	push	{r7}
  400c5a:	b085      	sub	sp, #20
  400c5c:	af00      	add	r7, sp, #0
  400c5e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400c60:	491d      	ldr	r1, [pc, #116]	; (400cd8 <pmc_switch_mck_to_pllack+0x80>)
  400c62:	4b1d      	ldr	r3, [pc, #116]	; (400cd8 <pmc_switch_mck_to_pllack+0x80>)
  400c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c66:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400c6a:	687b      	ldr	r3, [r7, #4]
  400c6c:	4313      	orrs	r3, r2
  400c6e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c70:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400c74:	60fb      	str	r3, [r7, #12]
  400c76:	e007      	b.n	400c88 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400c78:	68fb      	ldr	r3, [r7, #12]
  400c7a:	2b00      	cmp	r3, #0
  400c7c:	d101      	bne.n	400c82 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400c7e:	2301      	movs	r3, #1
  400c80:	e023      	b.n	400cca <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400c82:	68fb      	ldr	r3, [r7, #12]
  400c84:	3b01      	subs	r3, #1
  400c86:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c88:	4b13      	ldr	r3, [pc, #76]	; (400cd8 <pmc_switch_mck_to_pllack+0x80>)
  400c8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c8c:	f003 0308 	and.w	r3, r3, #8
  400c90:	2b00      	cmp	r3, #0
  400c92:	d0f1      	beq.n	400c78 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400c94:	4a10      	ldr	r2, [pc, #64]	; (400cd8 <pmc_switch_mck_to_pllack+0x80>)
  400c96:	4b10      	ldr	r3, [pc, #64]	; (400cd8 <pmc_switch_mck_to_pllack+0x80>)
  400c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c9a:	f023 0303 	bic.w	r3, r3, #3
  400c9e:	f043 0302 	orr.w	r3, r3, #2
  400ca2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ca4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400ca8:	60fb      	str	r3, [r7, #12]
  400caa:	e007      	b.n	400cbc <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400cac:	68fb      	ldr	r3, [r7, #12]
  400cae:	2b00      	cmp	r3, #0
  400cb0:	d101      	bne.n	400cb6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400cb2:	2301      	movs	r3, #1
  400cb4:	e009      	b.n	400cca <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400cb6:	68fb      	ldr	r3, [r7, #12]
  400cb8:	3b01      	subs	r3, #1
  400cba:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400cbc:	4b06      	ldr	r3, [pc, #24]	; (400cd8 <pmc_switch_mck_to_pllack+0x80>)
  400cbe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cc0:	f003 0308 	and.w	r3, r3, #8
  400cc4:	2b00      	cmp	r3, #0
  400cc6:	d0f1      	beq.n	400cac <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400cc8:	2300      	movs	r3, #0
}
  400cca:	4618      	mov	r0, r3
  400ccc:	3714      	adds	r7, #20
  400cce:	46bd      	mov	sp, r7
  400cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cd4:	4770      	bx	lr
  400cd6:	bf00      	nop
  400cd8:	400e0400 	.word	0x400e0400

00400cdc <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400cdc:	b480      	push	{r7}
  400cde:	b083      	sub	sp, #12
  400ce0:	af00      	add	r7, sp, #0
  400ce2:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400ce4:	687b      	ldr	r3, [r7, #4]
  400ce6:	2b01      	cmp	r3, #1
  400ce8:	d107      	bne.n	400cfa <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400cea:	4a08      	ldr	r2, [pc, #32]	; (400d0c <pmc_switch_sclk_to_32kxtal+0x30>)
  400cec:	4b07      	ldr	r3, [pc, #28]	; (400d0c <pmc_switch_sclk_to_32kxtal+0x30>)
  400cee:	689b      	ldr	r3, [r3, #8]
  400cf0:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  400cf4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400cf8:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400cfa:	4b04      	ldr	r3, [pc, #16]	; (400d0c <pmc_switch_sclk_to_32kxtal+0x30>)
  400cfc:	4a04      	ldr	r2, [pc, #16]	; (400d10 <pmc_switch_sclk_to_32kxtal+0x34>)
  400cfe:	601a      	str	r2, [r3, #0]
}
  400d00:	370c      	adds	r7, #12
  400d02:	46bd      	mov	sp, r7
  400d04:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d08:	4770      	bx	lr
  400d0a:	bf00      	nop
  400d0c:	400e1410 	.word	0x400e1410
  400d10:	a5000008 	.word	0xa5000008

00400d14 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400d14:	b480      	push	{r7}
  400d16:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400d18:	4b09      	ldr	r3, [pc, #36]	; (400d40 <pmc_osc_is_ready_32kxtal+0x2c>)
  400d1a:	695b      	ldr	r3, [r3, #20]
  400d1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400d20:	2b00      	cmp	r3, #0
  400d22:	d007      	beq.n	400d34 <pmc_osc_is_ready_32kxtal+0x20>
  400d24:	4b07      	ldr	r3, [pc, #28]	; (400d44 <pmc_osc_is_ready_32kxtal+0x30>)
  400d26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d28:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400d2c:	2b00      	cmp	r3, #0
  400d2e:	d001      	beq.n	400d34 <pmc_osc_is_ready_32kxtal+0x20>
  400d30:	2301      	movs	r3, #1
  400d32:	e000      	b.n	400d36 <pmc_osc_is_ready_32kxtal+0x22>
  400d34:	2300      	movs	r3, #0
}
  400d36:	4618      	mov	r0, r3
  400d38:	46bd      	mov	sp, r7
  400d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d3e:	4770      	bx	lr
  400d40:	400e1410 	.word	0x400e1410
  400d44:	400e0400 	.word	0x400e0400

00400d48 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400d48:	b480      	push	{r7}
  400d4a:	b083      	sub	sp, #12
  400d4c:	af00      	add	r7, sp, #0
  400d4e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400d50:	4a18      	ldr	r2, [pc, #96]	; (400db4 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d52:	4b18      	ldr	r3, [pc, #96]	; (400db4 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d54:	6a1b      	ldr	r3, [r3, #32]
  400d56:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400d5a:	f043 0308 	orr.w	r3, r3, #8
  400d5e:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400d60:	bf00      	nop
  400d62:	4b14      	ldr	r3, [pc, #80]	; (400db4 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400d6a:	2b00      	cmp	r3, #0
  400d6c:	d0f9      	beq.n	400d62 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400d6e:	4911      	ldr	r1, [pc, #68]	; (400db4 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d70:	4b10      	ldr	r3, [pc, #64]	; (400db4 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d72:	6a1b      	ldr	r3, [r3, #32]
  400d74:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400d78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400d7c:	687a      	ldr	r2, [r7, #4]
  400d7e:	4313      	orrs	r3, r2
  400d80:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400d84:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400d86:	bf00      	nop
  400d88:	4b0a      	ldr	r3, [pc, #40]	; (400db4 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400d90:	2b00      	cmp	r3, #0
  400d92:	d0f9      	beq.n	400d88 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400d94:	4a07      	ldr	r2, [pc, #28]	; (400db4 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d96:	4b07      	ldr	r3, [pc, #28]	; (400db4 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d98:	6a1b      	ldr	r3, [r3, #32]
  400d9a:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  400d9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  400da2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400da6:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400da8:	370c      	adds	r7, #12
  400daa:	46bd      	mov	sp, r7
  400dac:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db0:	4770      	bx	lr
  400db2:	bf00      	nop
  400db4:	400e0400 	.word	0x400e0400

00400db8 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400db8:	b480      	push	{r7}
  400dba:	b083      	sub	sp, #12
  400dbc:	af00      	add	r7, sp, #0
  400dbe:	6078      	str	r0, [r7, #4]
  400dc0:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400dc2:	687b      	ldr	r3, [r7, #4]
  400dc4:	2b00      	cmp	r3, #0
  400dc6:	d008      	beq.n	400dda <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400dc8:	4916      	ldr	r1, [pc, #88]	; (400e24 <pmc_switch_mainck_to_xtal+0x6c>)
  400dca:	4b16      	ldr	r3, [pc, #88]	; (400e24 <pmc_switch_mainck_to_xtal+0x6c>)
  400dcc:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400dce:	4a16      	ldr	r2, [pc, #88]	; (400e28 <pmc_switch_mainck_to_xtal+0x70>)
  400dd0:	401a      	ands	r2, r3
  400dd2:	4b16      	ldr	r3, [pc, #88]	; (400e2c <pmc_switch_mainck_to_xtal+0x74>)
  400dd4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400dd6:	620b      	str	r3, [r1, #32]
  400dd8:	e01e      	b.n	400e18 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400dda:	4912      	ldr	r1, [pc, #72]	; (400e24 <pmc_switch_mainck_to_xtal+0x6c>)
  400ddc:	4b11      	ldr	r3, [pc, #68]	; (400e24 <pmc_switch_mainck_to_xtal+0x6c>)
  400dde:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400de0:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400de4:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400de8:	683a      	ldr	r2, [r7, #0]
  400dea:	0212      	lsls	r2, r2, #8
  400dec:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400dee:	4313      	orrs	r3, r2
  400df0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400df4:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400df8:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400dfa:	bf00      	nop
  400dfc:	4b09      	ldr	r3, [pc, #36]	; (400e24 <pmc_switch_mainck_to_xtal+0x6c>)
  400dfe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e00:	f003 0301 	and.w	r3, r3, #1
  400e04:	2b00      	cmp	r3, #0
  400e06:	d0f9      	beq.n	400dfc <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400e08:	4a06      	ldr	r2, [pc, #24]	; (400e24 <pmc_switch_mainck_to_xtal+0x6c>)
  400e0a:	4b06      	ldr	r3, [pc, #24]	; (400e24 <pmc_switch_mainck_to_xtal+0x6c>)
  400e0c:	6a1b      	ldr	r3, [r3, #32]
  400e0e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400e12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400e16:	6213      	str	r3, [r2, #32]
	}
}
  400e18:	370c      	adds	r7, #12
  400e1a:	46bd      	mov	sp, r7
  400e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e20:	4770      	bx	lr
  400e22:	bf00      	nop
  400e24:	400e0400 	.word	0x400e0400
  400e28:	fec8fffc 	.word	0xfec8fffc
  400e2c:	01370002 	.word	0x01370002

00400e30 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400e30:	b480      	push	{r7}
  400e32:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400e34:	4b04      	ldr	r3, [pc, #16]	; (400e48 <pmc_osc_is_ready_mainck+0x18>)
  400e36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400e3c:	4618      	mov	r0, r3
  400e3e:	46bd      	mov	sp, r7
  400e40:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e44:	4770      	bx	lr
  400e46:	bf00      	nop
  400e48:	400e0400 	.word	0x400e0400

00400e4c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400e4c:	b480      	push	{r7}
  400e4e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400e50:	4b03      	ldr	r3, [pc, #12]	; (400e60 <pmc_disable_pllack+0x14>)
  400e52:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400e56:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400e58:	46bd      	mov	sp, r7
  400e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e5e:	4770      	bx	lr
  400e60:	400e0400 	.word	0x400e0400

00400e64 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400e64:	b480      	push	{r7}
  400e66:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400e68:	4b04      	ldr	r3, [pc, #16]	; (400e7c <pmc_is_locked_pllack+0x18>)
  400e6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e6c:	f003 0302 	and.w	r3, r3, #2
}
  400e70:	4618      	mov	r0, r3
  400e72:	46bd      	mov	sp, r7
  400e74:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e78:	4770      	bx	lr
  400e7a:	bf00      	nop
  400e7c:	400e0400 	.word	0x400e0400

00400e80 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  400e80:	b480      	push	{r7}
  400e82:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  400e84:	4b03      	ldr	r3, [pc, #12]	; (400e94 <pmc_disable_pllbck+0x14>)
  400e86:	2200      	movs	r2, #0
  400e88:	62da      	str	r2, [r3, #44]	; 0x2c
}
  400e8a:	46bd      	mov	sp, r7
  400e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e90:	4770      	bx	lr
  400e92:	bf00      	nop
  400e94:	400e0400 	.word	0x400e0400

00400e98 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  400e98:	b480      	push	{r7}
  400e9a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  400e9c:	4b04      	ldr	r3, [pc, #16]	; (400eb0 <pmc_is_locked_pllbck+0x18>)
  400e9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ea0:	f003 0304 	and.w	r3, r3, #4
}
  400ea4:	4618      	mov	r0, r3
  400ea6:	46bd      	mov	sp, r7
  400ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400eac:	4770      	bx	lr
  400eae:	bf00      	nop
  400eb0:	400e0400 	.word	0x400e0400

00400eb4 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400eb4:	b480      	push	{r7}
  400eb6:	b083      	sub	sp, #12
  400eb8:	af00      	add	r7, sp, #0
  400eba:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400ebc:	687b      	ldr	r3, [r7, #4]
  400ebe:	2b22      	cmp	r3, #34	; 0x22
  400ec0:	d901      	bls.n	400ec6 <pmc_enable_periph_clk+0x12>
		return 1;
  400ec2:	2301      	movs	r3, #1
  400ec4:	e02f      	b.n	400f26 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400ec6:	687b      	ldr	r3, [r7, #4]
  400ec8:	2b1f      	cmp	r3, #31
  400eca:	d813      	bhi.n	400ef4 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400ecc:	4b19      	ldr	r3, [pc, #100]	; (400f34 <pmc_enable_periph_clk+0x80>)
  400ece:	699a      	ldr	r2, [r3, #24]
  400ed0:	687b      	ldr	r3, [r7, #4]
  400ed2:	2101      	movs	r1, #1
  400ed4:	fa01 f303 	lsl.w	r3, r1, r3
  400ed8:	401a      	ands	r2, r3
  400eda:	687b      	ldr	r3, [r7, #4]
  400edc:	2101      	movs	r1, #1
  400ede:	fa01 f303 	lsl.w	r3, r1, r3
  400ee2:	429a      	cmp	r2, r3
  400ee4:	d01e      	beq.n	400f24 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400ee6:	4a13      	ldr	r2, [pc, #76]	; (400f34 <pmc_enable_periph_clk+0x80>)
  400ee8:	687b      	ldr	r3, [r7, #4]
  400eea:	2101      	movs	r1, #1
  400eec:	fa01 f303 	lsl.w	r3, r1, r3
  400ef0:	6113      	str	r3, [r2, #16]
  400ef2:	e017      	b.n	400f24 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400ef4:	687b      	ldr	r3, [r7, #4]
  400ef6:	3b20      	subs	r3, #32
  400ef8:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400efa:	4b0e      	ldr	r3, [pc, #56]	; (400f34 <pmc_enable_periph_clk+0x80>)
  400efc:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400f00:	687b      	ldr	r3, [r7, #4]
  400f02:	2101      	movs	r1, #1
  400f04:	fa01 f303 	lsl.w	r3, r1, r3
  400f08:	401a      	ands	r2, r3
  400f0a:	687b      	ldr	r3, [r7, #4]
  400f0c:	2101      	movs	r1, #1
  400f0e:	fa01 f303 	lsl.w	r3, r1, r3
  400f12:	429a      	cmp	r2, r3
  400f14:	d006      	beq.n	400f24 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400f16:	4a07      	ldr	r2, [pc, #28]	; (400f34 <pmc_enable_periph_clk+0x80>)
  400f18:	687b      	ldr	r3, [r7, #4]
  400f1a:	2101      	movs	r1, #1
  400f1c:	fa01 f303 	lsl.w	r3, r1, r3
  400f20:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400f24:	2300      	movs	r3, #0
}
  400f26:	4618      	mov	r0, r3
  400f28:	370c      	adds	r7, #12
  400f2a:	46bd      	mov	sp, r7
  400f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f30:	4770      	bx	lr
  400f32:	bf00      	nop
  400f34:	400e0400 	.word	0x400e0400

00400f38 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400f38:	b480      	push	{r7}
  400f3a:	b085      	sub	sp, #20
  400f3c:	af00      	add	r7, sp, #0
  400f3e:	6078      	str	r0, [r7, #4]
  400f40:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  400f42:	2300      	movs	r3, #0
  400f44:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400f46:	687b      	ldr	r3, [r7, #4]
  400f48:	22ac      	movs	r2, #172	; 0xac
  400f4a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400f4c:	683b      	ldr	r3, [r7, #0]
  400f4e:	681a      	ldr	r2, [r3, #0]
  400f50:	683b      	ldr	r3, [r7, #0]
  400f52:	685b      	ldr	r3, [r3, #4]
  400f54:	fbb2 f3f3 	udiv	r3, r2, r3
  400f58:	091b      	lsrs	r3, r3, #4
  400f5a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400f5c:	68fb      	ldr	r3, [r7, #12]
  400f5e:	2b00      	cmp	r3, #0
  400f60:	d003      	beq.n	400f6a <uart_init+0x32>
  400f62:	68fb      	ldr	r3, [r7, #12]
  400f64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400f68:	d301      	bcc.n	400f6e <uart_init+0x36>
		return 1;
  400f6a:	2301      	movs	r3, #1
  400f6c:	e00f      	b.n	400f8e <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  400f6e:	687b      	ldr	r3, [r7, #4]
  400f70:	68fa      	ldr	r2, [r7, #12]
  400f72:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400f74:	683b      	ldr	r3, [r7, #0]
  400f76:	689a      	ldr	r2, [r3, #8]
  400f78:	687b      	ldr	r3, [r7, #4]
  400f7a:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400f7c:	687b      	ldr	r3, [r7, #4]
  400f7e:	f240 2202 	movw	r2, #514	; 0x202
  400f82:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400f86:	687b      	ldr	r3, [r7, #4]
  400f88:	2250      	movs	r2, #80	; 0x50
  400f8a:	601a      	str	r2, [r3, #0]

	return 0;
  400f8c:	2300      	movs	r3, #0
}
  400f8e:	4618      	mov	r0, r3
  400f90:	3714      	adds	r7, #20
  400f92:	46bd      	mov	sp, r7
  400f94:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f98:	4770      	bx	lr
  400f9a:	bf00      	nop

00400f9c <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  400f9c:	b480      	push	{r7}
  400f9e:	b083      	sub	sp, #12
  400fa0:	af00      	add	r7, sp, #0
  400fa2:	6078      	str	r0, [r7, #4]
  400fa4:	460b      	mov	r3, r1
  400fa6:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400fa8:	687b      	ldr	r3, [r7, #4]
  400faa:	695b      	ldr	r3, [r3, #20]
  400fac:	f003 0302 	and.w	r3, r3, #2
  400fb0:	2b00      	cmp	r3, #0
  400fb2:	d101      	bne.n	400fb8 <uart_write+0x1c>
		return 1;
  400fb4:	2301      	movs	r3, #1
  400fb6:	e003      	b.n	400fc0 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  400fb8:	78fa      	ldrb	r2, [r7, #3]
  400fba:	687b      	ldr	r3, [r7, #4]
  400fbc:	61da      	str	r2, [r3, #28]
	return 0;
  400fbe:	2300      	movs	r3, #0
}
  400fc0:	4618      	mov	r0, r3
  400fc2:	370c      	adds	r7, #12
  400fc4:	46bd      	mov	sp, r7
  400fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fca:	4770      	bx	lr

00400fcc <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  400fcc:	b480      	push	{r7}
  400fce:	b083      	sub	sp, #12
  400fd0:	af00      	add	r7, sp, #0
  400fd2:	6078      	str	r0, [r7, #4]
  400fd4:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400fd6:	687b      	ldr	r3, [r7, #4]
  400fd8:	695b      	ldr	r3, [r3, #20]
  400fda:	f003 0301 	and.w	r3, r3, #1
  400fde:	2b00      	cmp	r3, #0
  400fe0:	d101      	bne.n	400fe6 <uart_read+0x1a>
		return 1;
  400fe2:	2301      	movs	r3, #1
  400fe4:	e005      	b.n	400ff2 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400fe6:	687b      	ldr	r3, [r7, #4]
  400fe8:	699b      	ldr	r3, [r3, #24]
  400fea:	b2da      	uxtb	r2, r3
  400fec:	683b      	ldr	r3, [r7, #0]
  400fee:	701a      	strb	r2, [r3, #0]
	return 0;
  400ff0:	2300      	movs	r3, #0
}
  400ff2:	4618      	mov	r0, r3
  400ff4:	370c      	adds	r7, #12
  400ff6:	46bd      	mov	sp, r7
  400ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ffc:	4770      	bx	lr
  400ffe:	bf00      	nop

00401000 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401000:	b480      	push	{r7}
  401002:	b089      	sub	sp, #36	; 0x24
  401004:	af00      	add	r7, sp, #0
  401006:	60f8      	str	r0, [r7, #12]
  401008:	60b9      	str	r1, [r7, #8]
  40100a:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40100c:	68bb      	ldr	r3, [r7, #8]
  40100e:	011a      	lsls	r2, r3, #4
  401010:	687b      	ldr	r3, [r7, #4]
  401012:	429a      	cmp	r2, r3
  401014:	d802      	bhi.n	40101c <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  401016:	2310      	movs	r3, #16
  401018:	61fb      	str	r3, [r7, #28]
  40101a:	e001      	b.n	401020 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  40101c:	2308      	movs	r3, #8
  40101e:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401020:	687b      	ldr	r3, [r7, #4]
  401022:	00da      	lsls	r2, r3, #3
  401024:	69fb      	ldr	r3, [r7, #28]
  401026:	68b9      	ldr	r1, [r7, #8]
  401028:	fb01 f303 	mul.w	r3, r1, r3
  40102c:	085b      	lsrs	r3, r3, #1
  40102e:	441a      	add	r2, r3
  401030:	69fb      	ldr	r3, [r7, #28]
  401032:	68b9      	ldr	r1, [r7, #8]
  401034:	fb01 f303 	mul.w	r3, r1, r3
  401038:	fbb2 f3f3 	udiv	r3, r2, r3
  40103c:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  40103e:	69bb      	ldr	r3, [r7, #24]
  401040:	08db      	lsrs	r3, r3, #3
  401042:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401044:	69bb      	ldr	r3, [r7, #24]
  401046:	f003 0307 	and.w	r3, r3, #7
  40104a:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40104c:	697b      	ldr	r3, [r7, #20]
  40104e:	2b00      	cmp	r3, #0
  401050:	d003      	beq.n	40105a <usart_set_async_baudrate+0x5a>
  401052:	697b      	ldr	r3, [r7, #20]
  401054:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401058:	d301      	bcc.n	40105e <usart_set_async_baudrate+0x5e>
		return 1;
  40105a:	2301      	movs	r3, #1
  40105c:	e00f      	b.n	40107e <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  40105e:	69fb      	ldr	r3, [r7, #28]
  401060:	2b08      	cmp	r3, #8
  401062:	d105      	bne.n	401070 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401064:	68fb      	ldr	r3, [r7, #12]
  401066:	685b      	ldr	r3, [r3, #4]
  401068:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  40106c:	68fb      	ldr	r3, [r7, #12]
  40106e:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401070:	693b      	ldr	r3, [r7, #16]
  401072:	041a      	lsls	r2, r3, #16
  401074:	697b      	ldr	r3, [r7, #20]
  401076:	431a      	orrs	r2, r3
  401078:	68fb      	ldr	r3, [r7, #12]
  40107a:	621a      	str	r2, [r3, #32]

	return 0;
  40107c:	2300      	movs	r3, #0
}
  40107e:	4618      	mov	r0, r3
  401080:	3724      	adds	r7, #36	; 0x24
  401082:	46bd      	mov	sp, r7
  401084:	f85d 7b04 	ldr.w	r7, [sp], #4
  401088:	4770      	bx	lr
  40108a:	bf00      	nop

0040108c <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  40108c:	b580      	push	{r7, lr}
  40108e:	b082      	sub	sp, #8
  401090:	af00      	add	r7, sp, #0
  401092:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401094:	6878      	ldr	r0, [r7, #4]
  401096:	4b0e      	ldr	r3, [pc, #56]	; (4010d0 <usart_reset+0x44>)
  401098:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40109a:	687b      	ldr	r3, [r7, #4]
  40109c:	2200      	movs	r2, #0
  40109e:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4010a0:	687b      	ldr	r3, [r7, #4]
  4010a2:	2200      	movs	r2, #0
  4010a4:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4010a6:	687b      	ldr	r3, [r7, #4]
  4010a8:	2200      	movs	r2, #0
  4010aa:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4010ac:	6878      	ldr	r0, [r7, #4]
  4010ae:	4b09      	ldr	r3, [pc, #36]	; (4010d4 <usart_reset+0x48>)
  4010b0:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4010b2:	6878      	ldr	r0, [r7, #4]
  4010b4:	4b08      	ldr	r3, [pc, #32]	; (4010d8 <usart_reset+0x4c>)
  4010b6:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4010b8:	6878      	ldr	r0, [r7, #4]
  4010ba:	4b08      	ldr	r3, [pc, #32]	; (4010dc <usart_reset+0x50>)
  4010bc:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  4010be:	6878      	ldr	r0, [r7, #4]
  4010c0:	4b07      	ldr	r3, [pc, #28]	; (4010e0 <usart_reset+0x54>)
  4010c2:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  4010c4:	6878      	ldr	r0, [r7, #4]
  4010c6:	4b07      	ldr	r3, [pc, #28]	; (4010e4 <usart_reset+0x58>)
  4010c8:	4798      	blx	r3
#endif
}
  4010ca:	3708      	adds	r7, #8
  4010cc:	46bd      	mov	sp, r7
  4010ce:	bd80      	pop	{r7, pc}
  4010d0:	00401289 	.word	0x00401289
  4010d4:	00401185 	.word	0x00401185
  4010d8:	004011b5 	.word	0x004011b5
  4010dc:	004011cd 	.word	0x004011cd
  4010e0:	00401205 	.word	0x00401205
  4010e4:	004011e9 	.word	0x004011e9

004010e8 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4010e8:	b580      	push	{r7, lr}
  4010ea:	b084      	sub	sp, #16
  4010ec:	af00      	add	r7, sp, #0
  4010ee:	60f8      	str	r0, [r7, #12]
  4010f0:	60b9      	str	r1, [r7, #8]
  4010f2:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4010f4:	68f8      	ldr	r0, [r7, #12]
  4010f6:	4b1a      	ldr	r3, [pc, #104]	; (401160 <usart_init_rs232+0x78>)
  4010f8:	4798      	blx	r3

	ul_reg_val = 0;
  4010fa:	4b1a      	ldr	r3, [pc, #104]	; (401164 <usart_init_rs232+0x7c>)
  4010fc:	2200      	movs	r2, #0
  4010fe:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401100:	68bb      	ldr	r3, [r7, #8]
  401102:	2b00      	cmp	r3, #0
  401104:	d009      	beq.n	40111a <usart_init_rs232+0x32>
  401106:	68bb      	ldr	r3, [r7, #8]
  401108:	681b      	ldr	r3, [r3, #0]
  40110a:	68f8      	ldr	r0, [r7, #12]
  40110c:	4619      	mov	r1, r3
  40110e:	687a      	ldr	r2, [r7, #4]
  401110:	4b15      	ldr	r3, [pc, #84]	; (401168 <usart_init_rs232+0x80>)
  401112:	4798      	blx	r3
  401114:	4603      	mov	r3, r0
  401116:	2b00      	cmp	r3, #0
  401118:	d001      	beq.n	40111e <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  40111a:	2301      	movs	r3, #1
  40111c:	e01b      	b.n	401156 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40111e:	68bb      	ldr	r3, [r7, #8]
  401120:	685a      	ldr	r2, [r3, #4]
  401122:	68bb      	ldr	r3, [r7, #8]
  401124:	689b      	ldr	r3, [r3, #8]
  401126:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401128:	68bb      	ldr	r3, [r7, #8]
  40112a:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40112c:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40112e:	68bb      	ldr	r3, [r7, #8]
  401130:	68db      	ldr	r3, [r3, #12]
  401132:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401134:	4b0b      	ldr	r3, [pc, #44]	; (401164 <usart_init_rs232+0x7c>)
  401136:	681b      	ldr	r3, [r3, #0]
  401138:	4313      	orrs	r3, r2
  40113a:	4a0a      	ldr	r2, [pc, #40]	; (401164 <usart_init_rs232+0x7c>)
  40113c:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40113e:	4b09      	ldr	r3, [pc, #36]	; (401164 <usart_init_rs232+0x7c>)
  401140:	681b      	ldr	r3, [r3, #0]
  401142:	4a08      	ldr	r2, [pc, #32]	; (401164 <usart_init_rs232+0x7c>)
  401144:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401146:	68fb      	ldr	r3, [r7, #12]
  401148:	685a      	ldr	r2, [r3, #4]
  40114a:	4b06      	ldr	r3, [pc, #24]	; (401164 <usart_init_rs232+0x7c>)
  40114c:	681b      	ldr	r3, [r3, #0]
  40114e:	431a      	orrs	r2, r3
  401150:	68fb      	ldr	r3, [r7, #12]
  401152:	605a      	str	r2, [r3, #4]

	return 0;
  401154:	2300      	movs	r3, #0
}
  401156:	4618      	mov	r0, r3
  401158:	3710      	adds	r7, #16
  40115a:	46bd      	mov	sp, r7
  40115c:	bd80      	pop	{r7, pc}
  40115e:	bf00      	nop
  401160:	0040108d 	.word	0x0040108d
  401164:	200008d4 	.word	0x200008d4
  401168:	00401001 	.word	0x00401001

0040116c <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  40116c:	b480      	push	{r7}
  40116e:	b083      	sub	sp, #12
  401170:	af00      	add	r7, sp, #0
  401172:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  401174:	687b      	ldr	r3, [r7, #4]
  401176:	2240      	movs	r2, #64	; 0x40
  401178:	601a      	str	r2, [r3, #0]
}
  40117a:	370c      	adds	r7, #12
  40117c:	46bd      	mov	sp, r7
  40117e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401182:	4770      	bx	lr

00401184 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  401184:	b480      	push	{r7}
  401186:	b083      	sub	sp, #12
  401188:	af00      	add	r7, sp, #0
  40118a:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40118c:	687b      	ldr	r3, [r7, #4]
  40118e:	2288      	movs	r2, #136	; 0x88
  401190:	601a      	str	r2, [r3, #0]
}
  401192:	370c      	adds	r7, #12
  401194:	46bd      	mov	sp, r7
  401196:	f85d 7b04 	ldr.w	r7, [sp], #4
  40119a:	4770      	bx	lr

0040119c <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  40119c:	b480      	push	{r7}
  40119e:	b083      	sub	sp, #12
  4011a0:	af00      	add	r7, sp, #0
  4011a2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4011a4:	687b      	ldr	r3, [r7, #4]
  4011a6:	2210      	movs	r2, #16
  4011a8:	601a      	str	r2, [r3, #0]
}
  4011aa:	370c      	adds	r7, #12
  4011ac:	46bd      	mov	sp, r7
  4011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011b2:	4770      	bx	lr

004011b4 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4011b4:	b480      	push	{r7}
  4011b6:	b083      	sub	sp, #12
  4011b8:	af00      	add	r7, sp, #0
  4011ba:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4011bc:	687b      	ldr	r3, [r7, #4]
  4011be:	2224      	movs	r2, #36	; 0x24
  4011c0:	601a      	str	r2, [r3, #0]
}
  4011c2:	370c      	adds	r7, #12
  4011c4:	46bd      	mov	sp, r7
  4011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011ca:	4770      	bx	lr

004011cc <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4011cc:	b480      	push	{r7}
  4011ce:	b083      	sub	sp, #12
  4011d0:	af00      	add	r7, sp, #0
  4011d2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4011d4:	687b      	ldr	r3, [r7, #4]
  4011d6:	f44f 7280 	mov.w	r2, #256	; 0x100
  4011da:	601a      	str	r2, [r3, #0]
}
  4011dc:	370c      	adds	r7, #12
  4011de:	46bd      	mov	sp, r7
  4011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011e4:	4770      	bx	lr
  4011e6:	bf00      	nop

004011e8 <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  4011e8:	b480      	push	{r7}
  4011ea:	b083      	sub	sp, #12
  4011ec:	af00      	add	r7, sp, #0
  4011ee:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  4011f0:	687b      	ldr	r3, [r7, #4]
  4011f2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4011f6:	601a      	str	r2, [r3, #0]
}
  4011f8:	370c      	adds	r7, #12
  4011fa:	46bd      	mov	sp, r7
  4011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401200:	4770      	bx	lr
  401202:	bf00      	nop

00401204 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401204:	b480      	push	{r7}
  401206:	b083      	sub	sp, #12
  401208:	af00      	add	r7, sp, #0
  40120a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  40120c:	687b      	ldr	r3, [r7, #4]
  40120e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401212:	601a      	str	r2, [r3, #0]
}
  401214:	370c      	adds	r7, #12
  401216:	46bd      	mov	sp, r7
  401218:	f85d 7b04 	ldr.w	r7, [sp], #4
  40121c:	4770      	bx	lr
  40121e:	bf00      	nop

00401220 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401220:	b480      	push	{r7}
  401222:	b083      	sub	sp, #12
  401224:	af00      	add	r7, sp, #0
  401226:	6078      	str	r0, [r7, #4]
  401228:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40122a:	687b      	ldr	r3, [r7, #4]
  40122c:	695b      	ldr	r3, [r3, #20]
  40122e:	f003 0302 	and.w	r3, r3, #2
  401232:	2b00      	cmp	r3, #0
  401234:	d101      	bne.n	40123a <usart_write+0x1a>
		return 1;
  401236:	2301      	movs	r3, #1
  401238:	e005      	b.n	401246 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40123a:	683b      	ldr	r3, [r7, #0]
  40123c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401240:	687b      	ldr	r3, [r7, #4]
  401242:	61da      	str	r2, [r3, #28]
	return 0;
  401244:	2300      	movs	r3, #0
}
  401246:	4618      	mov	r0, r3
  401248:	370c      	adds	r7, #12
  40124a:	46bd      	mov	sp, r7
  40124c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401250:	4770      	bx	lr
  401252:	bf00      	nop

00401254 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401254:	b480      	push	{r7}
  401256:	b083      	sub	sp, #12
  401258:	af00      	add	r7, sp, #0
  40125a:	6078      	str	r0, [r7, #4]
  40125c:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40125e:	687b      	ldr	r3, [r7, #4]
  401260:	695b      	ldr	r3, [r3, #20]
  401262:	f003 0301 	and.w	r3, r3, #1
  401266:	2b00      	cmp	r3, #0
  401268:	d101      	bne.n	40126e <usart_read+0x1a>
		return 1;
  40126a:	2301      	movs	r3, #1
  40126c:	e006      	b.n	40127c <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40126e:	687b      	ldr	r3, [r7, #4]
  401270:	699b      	ldr	r3, [r3, #24]
  401272:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401276:	683b      	ldr	r3, [r7, #0]
  401278:	601a      	str	r2, [r3, #0]

	return 0;
  40127a:	2300      	movs	r3, #0
}
  40127c:	4618      	mov	r0, r3
  40127e:	370c      	adds	r7, #12
  401280:	46bd      	mov	sp, r7
  401282:	f85d 7b04 	ldr.w	r7, [sp], #4
  401286:	4770      	bx	lr

00401288 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401288:	b480      	push	{r7}
  40128a:	b083      	sub	sp, #12
  40128c:	af00      	add	r7, sp, #0
  40128e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401290:	687b      	ldr	r3, [r7, #4]
  401292:	4a04      	ldr	r2, [pc, #16]	; (4012a4 <usart_disable_writeprotect+0x1c>)
  401294:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401298:	370c      	adds	r7, #12
  40129a:	46bd      	mov	sp, r7
  40129c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012a0:	4770      	bx	lr
  4012a2:	bf00      	nop
  4012a4:	55534100 	.word	0x55534100

004012a8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4012a8:	b580      	push	{r7, lr}
  4012aa:	b084      	sub	sp, #16
  4012ac:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  4012ae:	4b27      	ldr	r3, [pc, #156]	; (40134c <Reset_Handler+0xa4>)
  4012b0:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  4012b2:	4b27      	ldr	r3, [pc, #156]	; (401350 <Reset_Handler+0xa8>)
  4012b4:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  4012b6:	68fa      	ldr	r2, [r7, #12]
  4012b8:	68bb      	ldr	r3, [r7, #8]
  4012ba:	429a      	cmp	r2, r3
  4012bc:	d90d      	bls.n	4012da <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  4012be:	e007      	b.n	4012d0 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  4012c0:	68bb      	ldr	r3, [r7, #8]
  4012c2:	1d1a      	adds	r2, r3, #4
  4012c4:	60ba      	str	r2, [r7, #8]
  4012c6:	68fa      	ldr	r2, [r7, #12]
  4012c8:	1d11      	adds	r1, r2, #4
  4012ca:	60f9      	str	r1, [r7, #12]
  4012cc:	6812      	ldr	r2, [r2, #0]
  4012ce:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  4012d0:	68bb      	ldr	r3, [r7, #8]
  4012d2:	4a20      	ldr	r2, [pc, #128]	; (401354 <Reset_Handler+0xac>)
  4012d4:	4293      	cmp	r3, r2
  4012d6:	d3f3      	bcc.n	4012c0 <Reset_Handler+0x18>
  4012d8:	e020      	b.n	40131c <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  4012da:	68fa      	ldr	r2, [r7, #12]
  4012dc:	68bb      	ldr	r3, [r7, #8]
  4012de:	429a      	cmp	r2, r3
  4012e0:	d21c      	bcs.n	40131c <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4012e2:	4a1c      	ldr	r2, [pc, #112]	; (401354 <Reset_Handler+0xac>)
  4012e4:	4b1a      	ldr	r3, [pc, #104]	; (401350 <Reset_Handler+0xa8>)
  4012e6:	1ad3      	subs	r3, r2, r3
  4012e8:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4012ea:	68fa      	ldr	r2, [r7, #12]
  4012ec:	687b      	ldr	r3, [r7, #4]
  4012ee:	4413      	add	r3, r2
  4012f0:	3b04      	subs	r3, #4
  4012f2:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  4012f4:	68ba      	ldr	r2, [r7, #8]
  4012f6:	687b      	ldr	r3, [r7, #4]
  4012f8:	4413      	add	r3, r2
  4012fa:	3b04      	subs	r3, #4
  4012fc:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  4012fe:	e00a      	b.n	401316 <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  401300:	68bb      	ldr	r3, [r7, #8]
  401302:	1f1a      	subs	r2, r3, #4
  401304:	60ba      	str	r2, [r7, #8]
  401306:	68fa      	ldr	r2, [r7, #12]
  401308:	1f11      	subs	r1, r2, #4
  40130a:	60f9      	str	r1, [r7, #12]
  40130c:	6812      	ldr	r2, [r2, #0]
  40130e:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401310:	687b      	ldr	r3, [r7, #4]
  401312:	3b04      	subs	r3, #4
  401314:	607b      	str	r3, [r7, #4]
  401316:	687b      	ldr	r3, [r7, #4]
  401318:	2b00      	cmp	r3, #0
  40131a:	d1f1      	bne.n	401300 <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  40131c:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40131e:	4b0e      	ldr	r3, [pc, #56]	; (401358 <Reset_Handler+0xb0>)
  401320:	60bb      	str	r3, [r7, #8]
  401322:	e004      	b.n	40132e <Reset_Handler+0x86>
		*pDest++ = 0;
  401324:	68bb      	ldr	r3, [r7, #8]
  401326:	1d1a      	adds	r2, r3, #4
  401328:	60ba      	str	r2, [r7, #8]
  40132a:	2200      	movs	r2, #0
  40132c:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40132e:	68bb      	ldr	r3, [r7, #8]
  401330:	4a0a      	ldr	r2, [pc, #40]	; (40135c <Reset_Handler+0xb4>)
  401332:	4293      	cmp	r3, r2
  401334:	d3f6      	bcc.n	401324 <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  401336:	4b0a      	ldr	r3, [pc, #40]	; (401360 <Reset_Handler+0xb8>)
  401338:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  40133a:	4a0a      	ldr	r2, [pc, #40]	; (401364 <Reset_Handler+0xbc>)
  40133c:	68fb      	ldr	r3, [r7, #12]
  40133e:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  401340:	4b09      	ldr	r3, [pc, #36]	; (401368 <Reset_Handler+0xc0>)
  401342:	4798      	blx	r3

	/* Branch to main function */
	main();
  401344:	4b09      	ldr	r3, [pc, #36]	; (40136c <Reset_Handler+0xc4>)
  401346:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  401348:	e7fe      	b.n	401348 <Reset_Handler+0xa0>
  40134a:	bf00      	nop
  40134c:	004037a4 	.word	0x004037a4
  401350:	20000000 	.word	0x20000000
  401354:	20000844 	.word	0x20000844
  401358:	20000844 	.word	0x20000844
  40135c:	20000934 	.word	0x20000934
  401360:	00400000 	.word	0x00400000
  401364:	e000ed00 	.word	0xe000ed00
  401368:	00401b69 	.word	0x00401b69
  40136c:	00401b0d 	.word	0x00401b0d

00401370 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401370:	b480      	push	{r7}
  401372:	af00      	add	r7, sp, #0
	while (1) {
	}
  401374:	e7fe      	b.n	401374 <Dummy_Handler+0x4>
  401376:	bf00      	nop

00401378 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  401378:	b480      	push	{r7}
  40137a:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  40137c:	4b5d      	ldr	r3, [pc, #372]	; (4014f4 <SystemCoreClockUpdate+0x17c>)
  40137e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401380:	f003 0303 	and.w	r3, r3, #3
  401384:	2b03      	cmp	r3, #3
  401386:	f200 8096 	bhi.w	4014b6 <SystemCoreClockUpdate+0x13e>
  40138a:	a201      	add	r2, pc, #4	; (adr r2, 401390 <SystemCoreClockUpdate+0x18>)
  40138c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401390:	004013a1 	.word	0x004013a1
  401394:	004013c1 	.word	0x004013c1
  401398:	0040140b 	.word	0x0040140b
  40139c:	0040140b 	.word	0x0040140b
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4013a0:	4b55      	ldr	r3, [pc, #340]	; (4014f8 <SystemCoreClockUpdate+0x180>)
  4013a2:	695b      	ldr	r3, [r3, #20]
  4013a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4013a8:	2b00      	cmp	r3, #0
  4013aa:	d004      	beq.n	4013b6 <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013ac:	4b53      	ldr	r3, [pc, #332]	; (4014fc <SystemCoreClockUpdate+0x184>)
  4013ae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4013b2:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  4013b4:	e080      	b.n	4014b8 <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013b6:	4b51      	ldr	r3, [pc, #324]	; (4014fc <SystemCoreClockUpdate+0x184>)
  4013b8:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4013bc:	601a      	str	r2, [r3, #0]
			}
		break;
  4013be:	e07b      	b.n	4014b8 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4013c0:	4b4c      	ldr	r3, [pc, #304]	; (4014f4 <SystemCoreClockUpdate+0x17c>)
  4013c2:	6a1b      	ldr	r3, [r3, #32]
  4013c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4013c8:	2b00      	cmp	r3, #0
  4013ca:	d003      	beq.n	4013d4 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4013cc:	4b4b      	ldr	r3, [pc, #300]	; (4014fc <SystemCoreClockUpdate+0x184>)
  4013ce:	4a4c      	ldr	r2, [pc, #304]	; (401500 <SystemCoreClockUpdate+0x188>)
  4013d0:	601a      	str	r2, [r3, #0]
  4013d2:	e019      	b.n	401408 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013d4:	4b49      	ldr	r3, [pc, #292]	; (4014fc <SystemCoreClockUpdate+0x184>)
  4013d6:	4a4b      	ldr	r2, [pc, #300]	; (401504 <SystemCoreClockUpdate+0x18c>)
  4013d8:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4013da:	4b46      	ldr	r3, [pc, #280]	; (4014f4 <SystemCoreClockUpdate+0x17c>)
  4013dc:	6a1b      	ldr	r3, [r3, #32]
  4013de:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013e2:	2b10      	cmp	r3, #16
  4013e4:	d008      	beq.n	4013f8 <SystemCoreClockUpdate+0x80>
  4013e6:	2b20      	cmp	r3, #32
  4013e8:	d00a      	beq.n	401400 <SystemCoreClockUpdate+0x88>
  4013ea:	2b00      	cmp	r3, #0
  4013ec:	d000      	beq.n	4013f0 <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  4013ee:	e00b      	b.n	401408 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013f0:	4b42      	ldr	r3, [pc, #264]	; (4014fc <SystemCoreClockUpdate+0x184>)
  4013f2:	4a44      	ldr	r2, [pc, #272]	; (401504 <SystemCoreClockUpdate+0x18c>)
  4013f4:	601a      	str	r2, [r3, #0]
			break;
  4013f6:	e007      	b.n	401408 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4013f8:	4b40      	ldr	r3, [pc, #256]	; (4014fc <SystemCoreClockUpdate+0x184>)
  4013fa:	4a43      	ldr	r2, [pc, #268]	; (401508 <SystemCoreClockUpdate+0x190>)
  4013fc:	601a      	str	r2, [r3, #0]
			break;
  4013fe:	e003      	b.n	401408 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401400:	4b3e      	ldr	r3, [pc, #248]	; (4014fc <SystemCoreClockUpdate+0x184>)
  401402:	4a3f      	ldr	r2, [pc, #252]	; (401500 <SystemCoreClockUpdate+0x188>)
  401404:	601a      	str	r2, [r3, #0]
			break;
  401406:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  401408:	e056      	b.n	4014b8 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40140a:	4b3a      	ldr	r3, [pc, #232]	; (4014f4 <SystemCoreClockUpdate+0x17c>)
  40140c:	6a1b      	ldr	r3, [r3, #32]
  40140e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401412:	2b00      	cmp	r3, #0
  401414:	d003      	beq.n	40141e <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401416:	4b39      	ldr	r3, [pc, #228]	; (4014fc <SystemCoreClockUpdate+0x184>)
  401418:	4a39      	ldr	r2, [pc, #228]	; (401500 <SystemCoreClockUpdate+0x188>)
  40141a:	601a      	str	r2, [r3, #0]
  40141c:	e019      	b.n	401452 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40141e:	4b37      	ldr	r3, [pc, #220]	; (4014fc <SystemCoreClockUpdate+0x184>)
  401420:	4a38      	ldr	r2, [pc, #224]	; (401504 <SystemCoreClockUpdate+0x18c>)
  401422:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401424:	4b33      	ldr	r3, [pc, #204]	; (4014f4 <SystemCoreClockUpdate+0x17c>)
  401426:	6a1b      	ldr	r3, [r3, #32]
  401428:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40142c:	2b10      	cmp	r3, #16
  40142e:	d008      	beq.n	401442 <SystemCoreClockUpdate+0xca>
  401430:	2b20      	cmp	r3, #32
  401432:	d00a      	beq.n	40144a <SystemCoreClockUpdate+0xd2>
  401434:	2b00      	cmp	r3, #0
  401436:	d000      	beq.n	40143a <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  401438:	e00b      	b.n	401452 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40143a:	4b30      	ldr	r3, [pc, #192]	; (4014fc <SystemCoreClockUpdate+0x184>)
  40143c:	4a31      	ldr	r2, [pc, #196]	; (401504 <SystemCoreClockUpdate+0x18c>)
  40143e:	601a      	str	r2, [r3, #0]
					break;
  401440:	e007      	b.n	401452 <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401442:	4b2e      	ldr	r3, [pc, #184]	; (4014fc <SystemCoreClockUpdate+0x184>)
  401444:	4a30      	ldr	r2, [pc, #192]	; (401508 <SystemCoreClockUpdate+0x190>)
  401446:	601a      	str	r2, [r3, #0]
					break;
  401448:	e003      	b.n	401452 <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40144a:	4b2c      	ldr	r3, [pc, #176]	; (4014fc <SystemCoreClockUpdate+0x184>)
  40144c:	4a2c      	ldr	r2, [pc, #176]	; (401500 <SystemCoreClockUpdate+0x188>)
  40144e:	601a      	str	r2, [r3, #0]
					break;
  401450:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401452:	4b28      	ldr	r3, [pc, #160]	; (4014f4 <SystemCoreClockUpdate+0x17c>)
  401454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401456:	f003 0303 	and.w	r3, r3, #3
  40145a:	2b02      	cmp	r3, #2
  40145c:	d115      	bne.n	40148a <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40145e:	4b25      	ldr	r3, [pc, #148]	; (4014f4 <SystemCoreClockUpdate+0x17c>)
  401460:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  401462:	4b2a      	ldr	r3, [pc, #168]	; (40150c <SystemCoreClockUpdate+0x194>)
  401464:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  401466:	0c1b      	lsrs	r3, r3, #16
  401468:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40146a:	4a24      	ldr	r2, [pc, #144]	; (4014fc <SystemCoreClockUpdate+0x184>)
  40146c:	6812      	ldr	r2, [r2, #0]
  40146e:	fb02 f303 	mul.w	r3, r2, r3
  401472:	4a22      	ldr	r2, [pc, #136]	; (4014fc <SystemCoreClockUpdate+0x184>)
  401474:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401476:	4b1f      	ldr	r3, [pc, #124]	; (4014f4 <SystemCoreClockUpdate+0x17c>)
  401478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  40147a:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40147c:	4a1f      	ldr	r2, [pc, #124]	; (4014fc <SystemCoreClockUpdate+0x184>)
  40147e:	6812      	ldr	r2, [r2, #0]
  401480:	fbb2 f3f3 	udiv	r3, r2, r3
  401484:	4a1d      	ldr	r2, [pc, #116]	; (4014fc <SystemCoreClockUpdate+0x184>)
  401486:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  401488:	e016      	b.n	4014b8 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40148a:	4b1a      	ldr	r3, [pc, #104]	; (4014f4 <SystemCoreClockUpdate+0x17c>)
  40148c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40148e:	4b1f      	ldr	r3, [pc, #124]	; (40150c <SystemCoreClockUpdate+0x194>)
  401490:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  401492:	0c1b      	lsrs	r3, r3, #16
  401494:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401496:	4a19      	ldr	r2, [pc, #100]	; (4014fc <SystemCoreClockUpdate+0x184>)
  401498:	6812      	ldr	r2, [r2, #0]
  40149a:	fb02 f303 	mul.w	r3, r2, r3
  40149e:	4a17      	ldr	r2, [pc, #92]	; (4014fc <SystemCoreClockUpdate+0x184>)
  4014a0:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4014a2:	4b14      	ldr	r3, [pc, #80]	; (4014f4 <SystemCoreClockUpdate+0x17c>)
  4014a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  4014a6:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4014a8:	4a14      	ldr	r2, [pc, #80]	; (4014fc <SystemCoreClockUpdate+0x184>)
  4014aa:	6812      	ldr	r2, [r2, #0]
  4014ac:	fbb2 f3f3 	udiv	r3, r2, r3
  4014b0:	4a12      	ldr	r2, [pc, #72]	; (4014fc <SystemCoreClockUpdate+0x184>)
  4014b2:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  4014b4:	e000      	b.n	4014b8 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  4014b6:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4014b8:	4b0e      	ldr	r3, [pc, #56]	; (4014f4 <SystemCoreClockUpdate+0x17c>)
  4014ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014c0:	2b70      	cmp	r3, #112	; 0x70
  4014c2:	d108      	bne.n	4014d6 <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  4014c4:	4b0d      	ldr	r3, [pc, #52]	; (4014fc <SystemCoreClockUpdate+0x184>)
  4014c6:	681b      	ldr	r3, [r3, #0]
  4014c8:	4a11      	ldr	r2, [pc, #68]	; (401510 <SystemCoreClockUpdate+0x198>)
  4014ca:	fba2 2303 	umull	r2, r3, r2, r3
  4014ce:	085b      	lsrs	r3, r3, #1
  4014d0:	4a0a      	ldr	r2, [pc, #40]	; (4014fc <SystemCoreClockUpdate+0x184>)
  4014d2:	6013      	str	r3, [r2, #0]
  4014d4:	e009      	b.n	4014ea <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4014d6:	4b07      	ldr	r3, [pc, #28]	; (4014f4 <SystemCoreClockUpdate+0x17c>)
  4014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014da:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014de:	091a      	lsrs	r2, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4014e0:	4b06      	ldr	r3, [pc, #24]	; (4014fc <SystemCoreClockUpdate+0x184>)
  4014e2:	681b      	ldr	r3, [r3, #0]
  4014e4:	40d3      	lsrs	r3, r2
  4014e6:	4a05      	ldr	r2, [pc, #20]	; (4014fc <SystemCoreClockUpdate+0x184>)
  4014e8:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  4014ea:	46bd      	mov	sp, r7
  4014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014f0:	4770      	bx	lr
  4014f2:	bf00      	nop
  4014f4:	400e0400 	.word	0x400e0400
  4014f8:	400e1410 	.word	0x400e1410
  4014fc:	20000000 	.word	0x20000000
  401500:	00b71b00 	.word	0x00b71b00
  401504:	003d0900 	.word	0x003d0900
  401508:	007a1200 	.word	0x007a1200
  40150c:	07ff0000 	.word	0x07ff0000
  401510:	aaaaaaab 	.word	0xaaaaaaab

00401514 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  401514:	b480      	push	{r7}
  401516:	b083      	sub	sp, #12
  401518:	af00      	add	r7, sp, #0
  40151a:	6078      	str	r0, [r7, #4]
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  40151c:	687b      	ldr	r3, [r7, #4]
  40151e:	4a22      	ldr	r2, [pc, #136]	; (4015a8 <system_init_flash+0x94>)
  401520:	4293      	cmp	r3, r2
  401522:	d808      	bhi.n	401536 <system_init_flash+0x22>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401524:	4b21      	ldr	r3, [pc, #132]	; (4015ac <system_init_flash+0x98>)
  401526:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40152a:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40152c:	4b20      	ldr	r3, [pc, #128]	; (4015b0 <system_init_flash+0x9c>)
  40152e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401532:	601a      	str	r2, [r3, #0]
  401534:	e033      	b.n	40159e <system_init_flash+0x8a>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  401536:	687b      	ldr	r3, [r7, #4]
  401538:	4a1e      	ldr	r2, [pc, #120]	; (4015b4 <system_init_flash+0xa0>)
  40153a:	4293      	cmp	r3, r2
  40153c:	d806      	bhi.n	40154c <system_init_flash+0x38>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40153e:	4b1b      	ldr	r3, [pc, #108]	; (4015ac <system_init_flash+0x98>)
  401540:	4a1d      	ldr	r2, [pc, #116]	; (4015b8 <system_init_flash+0xa4>)
  401542:	601a      	str	r2, [r3, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401544:	4b1a      	ldr	r3, [pc, #104]	; (4015b0 <system_init_flash+0x9c>)
  401546:	4a1c      	ldr	r2, [pc, #112]	; (4015b8 <system_init_flash+0xa4>)
  401548:	601a      	str	r2, [r3, #0]
  40154a:	e028      	b.n	40159e <system_init_flash+0x8a>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  40154c:	687b      	ldr	r3, [r7, #4]
  40154e:	4a1b      	ldr	r2, [pc, #108]	; (4015bc <system_init_flash+0xa8>)
  401550:	4293      	cmp	r3, r2
  401552:	d806      	bhi.n	401562 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401554:	4b15      	ldr	r3, [pc, #84]	; (4015ac <system_init_flash+0x98>)
  401556:	4a1a      	ldr	r2, [pc, #104]	; (4015c0 <system_init_flash+0xac>)
  401558:	601a      	str	r2, [r3, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40155a:	4b15      	ldr	r3, [pc, #84]	; (4015b0 <system_init_flash+0x9c>)
  40155c:	4a18      	ldr	r2, [pc, #96]	; (4015c0 <system_init_flash+0xac>)
  40155e:	601a      	str	r2, [r3, #0]
  401560:	e01d      	b.n	40159e <system_init_flash+0x8a>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  401562:	687b      	ldr	r3, [r7, #4]
  401564:	4a17      	ldr	r2, [pc, #92]	; (4015c4 <system_init_flash+0xb0>)
  401566:	4293      	cmp	r3, r2
  401568:	d806      	bhi.n	401578 <system_init_flash+0x64>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40156a:	4b10      	ldr	r3, [pc, #64]	; (4015ac <system_init_flash+0x98>)
  40156c:	4a16      	ldr	r2, [pc, #88]	; (4015c8 <system_init_flash+0xb4>)
  40156e:	601a      	str	r2, [r3, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401570:	4b0f      	ldr	r3, [pc, #60]	; (4015b0 <system_init_flash+0x9c>)
  401572:	4a15      	ldr	r2, [pc, #84]	; (4015c8 <system_init_flash+0xb4>)
  401574:	601a      	str	r2, [r3, #0]
  401576:	e012      	b.n	40159e <system_init_flash+0x8a>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  401578:	687b      	ldr	r3, [r7, #4]
  40157a:	4a14      	ldr	r2, [pc, #80]	; (4015cc <system_init_flash+0xb8>)
  40157c:	4293      	cmp	r3, r2
  40157e:	d808      	bhi.n	401592 <system_init_flash+0x7e>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401580:	4b0a      	ldr	r3, [pc, #40]	; (4015ac <system_init_flash+0x98>)
  401582:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401586:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401588:	4b09      	ldr	r3, [pc, #36]	; (4015b0 <system_init_flash+0x9c>)
  40158a:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40158e:	601a      	str	r2, [r3, #0]
  401590:	e005      	b.n	40159e <system_init_flash+0x8a>
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401592:	4b06      	ldr	r3, [pc, #24]	; (4015ac <system_init_flash+0x98>)
  401594:	4a0e      	ldr	r2, [pc, #56]	; (4015d0 <system_init_flash+0xbc>)
  401596:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401598:	4b05      	ldr	r3, [pc, #20]	; (4015b0 <system_init_flash+0x9c>)
  40159a:	4a0d      	ldr	r2, [pc, #52]	; (4015d0 <system_init_flash+0xbc>)
  40159c:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  40159e:	370c      	adds	r7, #12
  4015a0:	46bd      	mov	sp, r7
  4015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015a6:	4770      	bx	lr
  4015a8:	01312cff 	.word	0x01312cff
  4015ac:	400e0a00 	.word	0x400e0a00
  4015b0:	400e0c00 	.word	0x400e0c00
  4015b4:	026259ff 	.word	0x026259ff
  4015b8:	04000100 	.word	0x04000100
  4015bc:	039386ff 	.word	0x039386ff
  4015c0:	04000200 	.word	0x04000200
  4015c4:	04c4b3ff 	.word	0x04c4b3ff
  4015c8:	04000300 	.word	0x04000300
  4015cc:	05f5e0ff 	.word	0x05f5e0ff
  4015d0:	04000500 	.word	0x04000500

004015d4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4015d4:	b480      	push	{r7}
  4015d6:	b085      	sub	sp, #20
  4015d8:	af00      	add	r7, sp, #0
  4015da:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4015dc:	4b10      	ldr	r3, [pc, #64]	; (401620 <_sbrk+0x4c>)
  4015de:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4015e0:	4b10      	ldr	r3, [pc, #64]	; (401624 <_sbrk+0x50>)
  4015e2:	681b      	ldr	r3, [r3, #0]
  4015e4:	2b00      	cmp	r3, #0
  4015e6:	d102      	bne.n	4015ee <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4015e8:	4b0e      	ldr	r3, [pc, #56]	; (401624 <_sbrk+0x50>)
  4015ea:	4a0f      	ldr	r2, [pc, #60]	; (401628 <_sbrk+0x54>)
  4015ec:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4015ee:	4b0d      	ldr	r3, [pc, #52]	; (401624 <_sbrk+0x50>)
  4015f0:	681b      	ldr	r3, [r3, #0]
  4015f2:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4015f4:	68ba      	ldr	r2, [r7, #8]
  4015f6:	687b      	ldr	r3, [r7, #4]
  4015f8:	441a      	add	r2, r3
  4015fa:	68fb      	ldr	r3, [r7, #12]
  4015fc:	429a      	cmp	r2, r3
  4015fe:	dd02      	ble.n	401606 <_sbrk+0x32>
		return (caddr_t) -1;	
  401600:	f04f 33ff 	mov.w	r3, #4294967295
  401604:	e006      	b.n	401614 <_sbrk+0x40>
	}

	heap += incr;
  401606:	4b07      	ldr	r3, [pc, #28]	; (401624 <_sbrk+0x50>)
  401608:	681a      	ldr	r2, [r3, #0]
  40160a:	687b      	ldr	r3, [r7, #4]
  40160c:	4413      	add	r3, r2
  40160e:	4a05      	ldr	r2, [pc, #20]	; (401624 <_sbrk+0x50>)
  401610:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  401612:	68bb      	ldr	r3, [r7, #8]
}
  401614:	4618      	mov	r0, r3
  401616:	3714      	adds	r7, #20
  401618:	46bd      	mov	sp, r7
  40161a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40161e:	4770      	bx	lr
  401620:	20027ffc 	.word	0x20027ffc
  401624:	200008d8 	.word	0x200008d8
  401628:	20003938 	.word	0x20003938

0040162c <_close>:
{
	return -1;
}

extern int _close(int file)
{
  40162c:	b480      	push	{r7}
  40162e:	b083      	sub	sp, #12
  401630:	af00      	add	r7, sp, #0
  401632:	6078      	str	r0, [r7, #4]
	return -1;
  401634:	f04f 33ff 	mov.w	r3, #4294967295
}
  401638:	4618      	mov	r0, r3
  40163a:	370c      	adds	r7, #12
  40163c:	46bd      	mov	sp, r7
  40163e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401642:	4770      	bx	lr

00401644 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  401644:	b480      	push	{r7}
  401646:	b083      	sub	sp, #12
  401648:	af00      	add	r7, sp, #0
  40164a:	6078      	str	r0, [r7, #4]
  40164c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  40164e:	683b      	ldr	r3, [r7, #0]
  401650:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401654:	605a      	str	r2, [r3, #4]

	return 0;
  401656:	2300      	movs	r3, #0
}
  401658:	4618      	mov	r0, r3
  40165a:	370c      	adds	r7, #12
  40165c:	46bd      	mov	sp, r7
  40165e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401662:	4770      	bx	lr

00401664 <_isatty>:

extern int _isatty(int file)
{
  401664:	b480      	push	{r7}
  401666:	b083      	sub	sp, #12
  401668:	af00      	add	r7, sp, #0
  40166a:	6078      	str	r0, [r7, #4]
	return 1;
  40166c:	2301      	movs	r3, #1
}
  40166e:	4618      	mov	r0, r3
  401670:	370c      	adds	r7, #12
  401672:	46bd      	mov	sp, r7
  401674:	f85d 7b04 	ldr.w	r7, [sp], #4
  401678:	4770      	bx	lr
  40167a:	bf00      	nop

0040167c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  40167c:	b480      	push	{r7}
  40167e:	b085      	sub	sp, #20
  401680:	af00      	add	r7, sp, #0
  401682:	60f8      	str	r0, [r7, #12]
  401684:	60b9      	str	r1, [r7, #8]
  401686:	607a      	str	r2, [r7, #4]
	return 0;
  401688:	2300      	movs	r3, #0
}
  40168a:	4618      	mov	r0, r3
  40168c:	3714      	adds	r7, #20
  40168e:	46bd      	mov	sp, r7
  401690:	f85d 7b04 	ldr.w	r7, [sp], #4
  401694:	4770      	bx	lr
  401696:	bf00      	nop

00401698 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401698:	b480      	push	{r7}
  40169a:	b083      	sub	sp, #12
  40169c:	af00      	add	r7, sp, #0
  40169e:	4603      	mov	r3, r0
  4016a0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4016a2:	4908      	ldr	r1, [pc, #32]	; (4016c4 <NVIC_EnableIRQ+0x2c>)
  4016a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4016a8:	095b      	lsrs	r3, r3, #5
  4016aa:	79fa      	ldrb	r2, [r7, #7]
  4016ac:	f002 021f 	and.w	r2, r2, #31
  4016b0:	2001      	movs	r0, #1
  4016b2:	fa00 f202 	lsl.w	r2, r0, r2
  4016b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4016ba:	370c      	adds	r7, #12
  4016bc:	46bd      	mov	sp, r7
  4016be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016c2:	4770      	bx	lr
  4016c4:	e000e100 	.word	0xe000e100

004016c8 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4016c8:	b480      	push	{r7}
  4016ca:	b083      	sub	sp, #12
  4016cc:	af00      	add	r7, sp, #0
  4016ce:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4016d0:	687b      	ldr	r3, [r7, #4]
  4016d2:	2b07      	cmp	r3, #7
  4016d4:	d825      	bhi.n	401722 <osc_get_rate+0x5a>
  4016d6:	a201      	add	r2, pc, #4	; (adr r2, 4016dc <osc_get_rate+0x14>)
  4016d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4016dc:	004016fd 	.word	0x004016fd
  4016e0:	00401703 	.word	0x00401703
  4016e4:	00401709 	.word	0x00401709
  4016e8:	0040170f 	.word	0x0040170f
  4016ec:	00401713 	.word	0x00401713
  4016f0:	00401717 	.word	0x00401717
  4016f4:	0040171b 	.word	0x0040171b
  4016f8:	0040171f 	.word	0x0040171f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4016fc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401700:	e010      	b.n	401724 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401702:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401706:	e00d      	b.n	401724 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401708:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40170c:	e00a      	b.n	401724 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40170e:	4b08      	ldr	r3, [pc, #32]	; (401730 <osc_get_rate+0x68>)
  401710:	e008      	b.n	401724 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401712:	4b08      	ldr	r3, [pc, #32]	; (401734 <osc_get_rate+0x6c>)
  401714:	e006      	b.n	401724 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401716:	4b08      	ldr	r3, [pc, #32]	; (401738 <osc_get_rate+0x70>)
  401718:	e004      	b.n	401724 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40171a:	4b07      	ldr	r3, [pc, #28]	; (401738 <osc_get_rate+0x70>)
  40171c:	e002      	b.n	401724 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40171e:	4b06      	ldr	r3, [pc, #24]	; (401738 <osc_get_rate+0x70>)
  401720:	e000      	b.n	401724 <osc_get_rate+0x5c>
	}

	return 0;
  401722:	2300      	movs	r3, #0
}
  401724:	4618      	mov	r0, r3
  401726:	370c      	adds	r7, #12
  401728:	46bd      	mov	sp, r7
  40172a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40172e:	4770      	bx	lr
  401730:	003d0900 	.word	0x003d0900
  401734:	007a1200 	.word	0x007a1200
  401738:	00b71b00 	.word	0x00b71b00

0040173c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40173c:	b580      	push	{r7, lr}
  40173e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401740:	2006      	movs	r0, #6
  401742:	4b04      	ldr	r3, [pc, #16]	; (401754 <sysclk_get_main_hz+0x18>)
  401744:	4798      	blx	r3
  401746:	4602      	mov	r2, r0
  401748:	4613      	mov	r3, r2
  40174a:	009b      	lsls	r3, r3, #2
  40174c:	4413      	add	r3, r2
  40174e:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401750:	4618      	mov	r0, r3
  401752:	bd80      	pop	{r7, pc}
  401754:	004016c9 	.word	0x004016c9

00401758 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401758:	b580      	push	{r7, lr}
  40175a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40175c:	4b02      	ldr	r3, [pc, #8]	; (401768 <sysclk_get_peripheral_hz+0x10>)
  40175e:	4798      	blx	r3
  401760:	4603      	mov	r3, r0
  401762:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401764:	4618      	mov	r0, r3
  401766:	bd80      	pop	{r7, pc}
  401768:	0040173d 	.word	0x0040173d

0040176c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40176c:	b580      	push	{r7, lr}
  40176e:	b082      	sub	sp, #8
  401770:	af00      	add	r7, sp, #0
  401772:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401774:	6878      	ldr	r0, [r7, #4]
  401776:	4b02      	ldr	r3, [pc, #8]	; (401780 <sysclk_enable_peripheral_clock+0x14>)
  401778:	4798      	blx	r3
}
  40177a:	3708      	adds	r7, #8
  40177c:	46bd      	mov	sp, r7
  40177e:	bd80      	pop	{r7, pc}
  401780:	00400eb5 	.word	0x00400eb5

00401784 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  401784:	b580      	push	{r7, lr}
  401786:	b08c      	sub	sp, #48	; 0x30
  401788:	af00      	add	r7, sp, #0
  40178a:	6078      	str	r0, [r7, #4]
  40178c:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40178e:	4b30      	ldr	r3, [pc, #192]	; (401850 <usart_serial_init+0xcc>)
  401790:	4798      	blx	r3
  401792:	4603      	mov	r3, r0
  401794:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  401796:	683b      	ldr	r3, [r7, #0]
  401798:	681b      	ldr	r3, [r3, #0]
  40179a:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  40179c:	683b      	ldr	r3, [r7, #0]
  40179e:	689b      	ldr	r3, [r3, #8]
  4017a0:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  4017a2:	683b      	ldr	r3, [r7, #0]
  4017a4:	681b      	ldr	r3, [r3, #0]
  4017a6:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  4017a8:	683b      	ldr	r3, [r7, #0]
  4017aa:	685b      	ldr	r3, [r3, #4]
  4017ac:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  4017ae:	683b      	ldr	r3, [r7, #0]
  4017b0:	689b      	ldr	r3, [r3, #8]
  4017b2:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  4017b4:	683b      	ldr	r3, [r7, #0]
  4017b6:	68db      	ldr	r3, [r3, #12]
  4017b8:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4017ba:	2300      	movs	r3, #0
  4017bc:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4017be:	687b      	ldr	r3, [r7, #4]
  4017c0:	4a24      	ldr	r2, [pc, #144]	; (401854 <usart_serial_init+0xd0>)
  4017c2:	4293      	cmp	r3, r2
  4017c4:	d108      	bne.n	4017d8 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  4017c6:	2008      	movs	r0, #8
  4017c8:	4b23      	ldr	r3, [pc, #140]	; (401858 <usart_serial_init+0xd4>)
  4017ca:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4017cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4017d0:	6878      	ldr	r0, [r7, #4]
  4017d2:	4619      	mov	r1, r3
  4017d4:	4b21      	ldr	r3, [pc, #132]	; (40185c <usart_serial_init+0xd8>)
  4017d6:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4017d8:	687b      	ldr	r3, [r7, #4]
  4017da:	4a21      	ldr	r2, [pc, #132]	; (401860 <usart_serial_init+0xdc>)
  4017dc:	4293      	cmp	r3, r2
  4017de:	d108      	bne.n	4017f2 <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4017e0:	2009      	movs	r0, #9
  4017e2:	4b1d      	ldr	r3, [pc, #116]	; (401858 <usart_serial_init+0xd4>)
  4017e4:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4017e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4017ea:	6878      	ldr	r0, [r7, #4]
  4017ec:	4619      	mov	r1, r3
  4017ee:	4b1b      	ldr	r3, [pc, #108]	; (40185c <usart_serial_init+0xd8>)
  4017f0:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4017f2:	687b      	ldr	r3, [r7, #4]
  4017f4:	4a1b      	ldr	r2, [pc, #108]	; (401864 <usart_serial_init+0xe0>)
  4017f6:	4293      	cmp	r3, r2
  4017f8:	d111      	bne.n	40181e <usart_serial_init+0x9a>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  4017fa:	200e      	movs	r0, #14
  4017fc:	4b16      	ldr	r3, [pc, #88]	; (401858 <usart_serial_init+0xd4>)
  4017fe:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401800:	4b13      	ldr	r3, [pc, #76]	; (401850 <usart_serial_init+0xcc>)
  401802:	4798      	blx	r3
  401804:	4602      	mov	r2, r0
  401806:	f107 030c 	add.w	r3, r7, #12
  40180a:	6878      	ldr	r0, [r7, #4]
  40180c:	4619      	mov	r1, r3
  40180e:	4b16      	ldr	r3, [pc, #88]	; (401868 <usart_serial_init+0xe4>)
  401810:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401812:	6878      	ldr	r0, [r7, #4]
  401814:	4b15      	ldr	r3, [pc, #84]	; (40186c <usart_serial_init+0xe8>)
  401816:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401818:	6878      	ldr	r0, [r7, #4]
  40181a:	4b15      	ldr	r3, [pc, #84]	; (401870 <usart_serial_init+0xec>)
  40181c:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40181e:	687b      	ldr	r3, [r7, #4]
  401820:	4a14      	ldr	r2, [pc, #80]	; (401874 <usart_serial_init+0xf0>)
  401822:	4293      	cmp	r3, r2
  401824:	d111      	bne.n	40184a <usart_serial_init+0xc6>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  401826:	200f      	movs	r0, #15
  401828:	4b0b      	ldr	r3, [pc, #44]	; (401858 <usart_serial_init+0xd4>)
  40182a:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40182c:	4b08      	ldr	r3, [pc, #32]	; (401850 <usart_serial_init+0xcc>)
  40182e:	4798      	blx	r3
  401830:	4602      	mov	r2, r0
  401832:	f107 030c 	add.w	r3, r7, #12
  401836:	6878      	ldr	r0, [r7, #4]
  401838:	4619      	mov	r1, r3
  40183a:	4b0b      	ldr	r3, [pc, #44]	; (401868 <usart_serial_init+0xe4>)
  40183c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40183e:	6878      	ldr	r0, [r7, #4]
  401840:	4b0a      	ldr	r3, [pc, #40]	; (40186c <usart_serial_init+0xe8>)
  401842:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401844:	6878      	ldr	r0, [r7, #4]
  401846:	4b0a      	ldr	r3, [pc, #40]	; (401870 <usart_serial_init+0xec>)
  401848:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  40184a:	3730      	adds	r7, #48	; 0x30
  40184c:	46bd      	mov	sp, r7
  40184e:	bd80      	pop	{r7, pc}
  401850:	00401759 	.word	0x00401759
  401854:	400e0600 	.word	0x400e0600
  401858:	0040176d 	.word	0x0040176d
  40185c:	00400f39 	.word	0x00400f39
  401860:	400e0800 	.word	0x400e0800
  401864:	40024000 	.word	0x40024000
  401868:	004010e9 	.word	0x004010e9
  40186c:	0040116d 	.word	0x0040116d
  401870:	0040119d 	.word	0x0040119d
  401874:	40028000 	.word	0x40028000

00401878 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401878:	b580      	push	{r7, lr}
  40187a:	b082      	sub	sp, #8
  40187c:	af00      	add	r7, sp, #0
  40187e:	6078      	str	r0, [r7, #4]
  401880:	460b      	mov	r3, r1
  401882:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401884:	687b      	ldr	r3, [r7, #4]
  401886:	4a20      	ldr	r2, [pc, #128]	; (401908 <usart_serial_putchar+0x90>)
  401888:	4293      	cmp	r3, r2
  40188a:	d10a      	bne.n	4018a2 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  40188c:	bf00      	nop
  40188e:	78fb      	ldrb	r3, [r7, #3]
  401890:	6878      	ldr	r0, [r7, #4]
  401892:	4619      	mov	r1, r3
  401894:	4b1d      	ldr	r3, [pc, #116]	; (40190c <usart_serial_putchar+0x94>)
  401896:	4798      	blx	r3
  401898:	4603      	mov	r3, r0
  40189a:	2b00      	cmp	r3, #0
  40189c:	d1f7      	bne.n	40188e <usart_serial_putchar+0x16>
		return 1;
  40189e:	2301      	movs	r3, #1
  4018a0:	e02d      	b.n	4018fe <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4018a2:	687b      	ldr	r3, [r7, #4]
  4018a4:	4a1a      	ldr	r2, [pc, #104]	; (401910 <usart_serial_putchar+0x98>)
  4018a6:	4293      	cmp	r3, r2
  4018a8:	d10a      	bne.n	4018c0 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4018aa:	bf00      	nop
  4018ac:	78fb      	ldrb	r3, [r7, #3]
  4018ae:	6878      	ldr	r0, [r7, #4]
  4018b0:	4619      	mov	r1, r3
  4018b2:	4b16      	ldr	r3, [pc, #88]	; (40190c <usart_serial_putchar+0x94>)
  4018b4:	4798      	blx	r3
  4018b6:	4603      	mov	r3, r0
  4018b8:	2b00      	cmp	r3, #0
  4018ba:	d1f7      	bne.n	4018ac <usart_serial_putchar+0x34>
		return 1;
  4018bc:	2301      	movs	r3, #1
  4018be:	e01e      	b.n	4018fe <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4018c0:	687b      	ldr	r3, [r7, #4]
  4018c2:	4a14      	ldr	r2, [pc, #80]	; (401914 <usart_serial_putchar+0x9c>)
  4018c4:	4293      	cmp	r3, r2
  4018c6:	d10a      	bne.n	4018de <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  4018c8:	bf00      	nop
  4018ca:	78fb      	ldrb	r3, [r7, #3]
  4018cc:	6878      	ldr	r0, [r7, #4]
  4018ce:	4619      	mov	r1, r3
  4018d0:	4b11      	ldr	r3, [pc, #68]	; (401918 <usart_serial_putchar+0xa0>)
  4018d2:	4798      	blx	r3
  4018d4:	4603      	mov	r3, r0
  4018d6:	2b00      	cmp	r3, #0
  4018d8:	d1f7      	bne.n	4018ca <usart_serial_putchar+0x52>
		return 1;
  4018da:	2301      	movs	r3, #1
  4018dc:	e00f      	b.n	4018fe <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4018de:	687b      	ldr	r3, [r7, #4]
  4018e0:	4a0e      	ldr	r2, [pc, #56]	; (40191c <usart_serial_putchar+0xa4>)
  4018e2:	4293      	cmp	r3, r2
  4018e4:	d10a      	bne.n	4018fc <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  4018e6:	bf00      	nop
  4018e8:	78fb      	ldrb	r3, [r7, #3]
  4018ea:	6878      	ldr	r0, [r7, #4]
  4018ec:	4619      	mov	r1, r3
  4018ee:	4b0a      	ldr	r3, [pc, #40]	; (401918 <usart_serial_putchar+0xa0>)
  4018f0:	4798      	blx	r3
  4018f2:	4603      	mov	r3, r0
  4018f4:	2b00      	cmp	r3, #0
  4018f6:	d1f7      	bne.n	4018e8 <usart_serial_putchar+0x70>
		return 1;
  4018f8:	2301      	movs	r3, #1
  4018fa:	e000      	b.n	4018fe <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4018fc:	2300      	movs	r3, #0
}
  4018fe:	4618      	mov	r0, r3
  401900:	3708      	adds	r7, #8
  401902:	46bd      	mov	sp, r7
  401904:	bd80      	pop	{r7, pc}
  401906:	bf00      	nop
  401908:	400e0600 	.word	0x400e0600
  40190c:	00400f9d 	.word	0x00400f9d
  401910:	400e0800 	.word	0x400e0800
  401914:	40024000 	.word	0x40024000
  401918:	00401221 	.word	0x00401221
  40191c:	40028000 	.word	0x40028000

00401920 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401920:	b580      	push	{r7, lr}
  401922:	b084      	sub	sp, #16
  401924:	af00      	add	r7, sp, #0
  401926:	6078      	str	r0, [r7, #4]
  401928:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  40192a:	2300      	movs	r3, #0
  40192c:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40192e:	687b      	ldr	r3, [r7, #4]
  401930:	4a1e      	ldr	r2, [pc, #120]	; (4019ac <usart_serial_getchar+0x8c>)
  401932:	4293      	cmp	r3, r2
  401934:	d107      	bne.n	401946 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  401936:	bf00      	nop
  401938:	6878      	ldr	r0, [r7, #4]
  40193a:	6839      	ldr	r1, [r7, #0]
  40193c:	4b1c      	ldr	r3, [pc, #112]	; (4019b0 <usart_serial_getchar+0x90>)
  40193e:	4798      	blx	r3
  401940:	4603      	mov	r3, r0
  401942:	2b00      	cmp	r3, #0
  401944:	d1f8      	bne.n	401938 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401946:	687b      	ldr	r3, [r7, #4]
  401948:	4a1a      	ldr	r2, [pc, #104]	; (4019b4 <usart_serial_getchar+0x94>)
  40194a:	4293      	cmp	r3, r2
  40194c:	d107      	bne.n	40195e <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40194e:	bf00      	nop
  401950:	6878      	ldr	r0, [r7, #4]
  401952:	6839      	ldr	r1, [r7, #0]
  401954:	4b16      	ldr	r3, [pc, #88]	; (4019b0 <usart_serial_getchar+0x90>)
  401956:	4798      	blx	r3
  401958:	4603      	mov	r3, r0
  40195a:	2b00      	cmp	r3, #0
  40195c:	d1f8      	bne.n	401950 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40195e:	687b      	ldr	r3, [r7, #4]
  401960:	4a15      	ldr	r2, [pc, #84]	; (4019b8 <usart_serial_getchar+0x98>)
  401962:	4293      	cmp	r3, r2
  401964:	d10d      	bne.n	401982 <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  401966:	bf00      	nop
  401968:	f107 030c 	add.w	r3, r7, #12
  40196c:	6878      	ldr	r0, [r7, #4]
  40196e:	4619      	mov	r1, r3
  401970:	4b12      	ldr	r3, [pc, #72]	; (4019bc <usart_serial_getchar+0x9c>)
  401972:	4798      	blx	r3
  401974:	4603      	mov	r3, r0
  401976:	2b00      	cmp	r3, #0
  401978:	d1f6      	bne.n	401968 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  40197a:	68fb      	ldr	r3, [r7, #12]
  40197c:	b2da      	uxtb	r2, r3
  40197e:	683b      	ldr	r3, [r7, #0]
  401980:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401982:	687b      	ldr	r3, [r7, #4]
  401984:	4a0e      	ldr	r2, [pc, #56]	; (4019c0 <usart_serial_getchar+0xa0>)
  401986:	4293      	cmp	r3, r2
  401988:	d10d      	bne.n	4019a6 <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  40198a:	bf00      	nop
  40198c:	f107 030c 	add.w	r3, r7, #12
  401990:	6878      	ldr	r0, [r7, #4]
  401992:	4619      	mov	r1, r3
  401994:	4b09      	ldr	r3, [pc, #36]	; (4019bc <usart_serial_getchar+0x9c>)
  401996:	4798      	blx	r3
  401998:	4603      	mov	r3, r0
  40199a:	2b00      	cmp	r3, #0
  40199c:	d1f6      	bne.n	40198c <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  40199e:	68fb      	ldr	r3, [r7, #12]
  4019a0:	b2da      	uxtb	r2, r3
  4019a2:	683b      	ldr	r3, [r7, #0]
  4019a4:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4019a6:	3710      	adds	r7, #16
  4019a8:	46bd      	mov	sp, r7
  4019aa:	bd80      	pop	{r7, pc}
  4019ac:	400e0600 	.word	0x400e0600
  4019b0:	00400fcd 	.word	0x00400fcd
  4019b4:	400e0800 	.word	0x400e0800
  4019b8:	40024000 	.word	0x40024000
  4019bc:	00401255 	.word	0x00401255
  4019c0:	40028000 	.word	0x40028000

004019c4 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  4019c4:	b580      	push	{r7, lr}
  4019c6:	b082      	sub	sp, #8
  4019c8:	af00      	add	r7, sp, #0
  4019ca:	6078      	str	r0, [r7, #4]
  4019cc:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  4019ce:	4a0f      	ldr	r2, [pc, #60]	; (401a0c <stdio_serial_init+0x48>)
  4019d0:	687b      	ldr	r3, [r7, #4]
  4019d2:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4019d4:	4b0e      	ldr	r3, [pc, #56]	; (401a10 <stdio_serial_init+0x4c>)
  4019d6:	4a0f      	ldr	r2, [pc, #60]	; (401a14 <stdio_serial_init+0x50>)
  4019d8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4019da:	4b0f      	ldr	r3, [pc, #60]	; (401a18 <stdio_serial_init+0x54>)
  4019dc:	4a0f      	ldr	r2, [pc, #60]	; (401a1c <stdio_serial_init+0x58>)
  4019de:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  4019e0:	6878      	ldr	r0, [r7, #4]
  4019e2:	6839      	ldr	r1, [r7, #0]
  4019e4:	4b0e      	ldr	r3, [pc, #56]	; (401a20 <stdio_serial_init+0x5c>)
  4019e6:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4019e8:	4b0e      	ldr	r3, [pc, #56]	; (401a24 <stdio_serial_init+0x60>)
  4019ea:	681b      	ldr	r3, [r3, #0]
  4019ec:	689b      	ldr	r3, [r3, #8]
  4019ee:	4618      	mov	r0, r3
  4019f0:	2100      	movs	r1, #0
  4019f2:	4b0d      	ldr	r3, [pc, #52]	; (401a28 <stdio_serial_init+0x64>)
  4019f4:	4798      	blx	r3
	setbuf(stdin, NULL);
  4019f6:	4b0b      	ldr	r3, [pc, #44]	; (401a24 <stdio_serial_init+0x60>)
  4019f8:	681b      	ldr	r3, [r3, #0]
  4019fa:	685b      	ldr	r3, [r3, #4]
  4019fc:	4618      	mov	r0, r3
  4019fe:	2100      	movs	r1, #0
  401a00:	4b09      	ldr	r3, [pc, #36]	; (401a28 <stdio_serial_init+0x64>)
  401a02:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  401a04:	3708      	adds	r7, #8
  401a06:	46bd      	mov	sp, r7
  401a08:	bd80      	pop	{r7, pc}
  401a0a:	bf00      	nop
  401a0c:	2000091c 	.word	0x2000091c
  401a10:	20000918 	.word	0x20000918
  401a14:	00401879 	.word	0x00401879
  401a18:	20000914 	.word	0x20000914
  401a1c:	00401921 	.word	0x00401921
  401a20:	00401785 	.word	0x00401785
  401a24:	20000430 	.word	0x20000430
  401a28:	00401cc1 	.word	0x00401cc1

00401a2c <UART0_Handler>:
/************************************************************************/

/************************************************************************/
/* Handler                                                               */
/************************************************************************/
void UART0_Handler(void){
  401a2c:	b480      	push	{r7}
  401a2e:	af00      	add	r7, sp, #0
	
	g_str[g_i] = (UART0->UART_RHR) & (0xFF);
  401a30:	4b11      	ldr	r3, [pc, #68]	; (401a78 <UART0_Handler+0x4c>)
  401a32:	781b      	ldrb	r3, [r3, #0]
  401a34:	461a      	mov	r2, r3
  401a36:	4b11      	ldr	r3, [pc, #68]	; (401a7c <UART0_Handler+0x50>)
  401a38:	699b      	ldr	r3, [r3, #24]
  401a3a:	b2d9      	uxtb	r1, r3
  401a3c:	4b10      	ldr	r3, [pc, #64]	; (401a80 <UART0_Handler+0x54>)
  401a3e:	5499      	strb	r1, [r3, r2]
	if(g_i>=10){
  401a40:	4b0d      	ldr	r3, [pc, #52]	; (401a78 <UART0_Handler+0x4c>)
  401a42:	781b      	ldrb	r3, [r3, #0]
  401a44:	2b09      	cmp	r3, #9
  401a46:	d906      	bls.n	401a56 <UART0_Handler+0x2a>
		g_i=0;
  401a48:	4b0b      	ldr	r3, [pc, #44]	; (401a78 <UART0_Handler+0x4c>)
  401a4a:	2200      	movs	r2, #0
  401a4c:	701a      	strb	r2, [r3, #0]
		g_str[10] = '\n';
  401a4e:	4b0c      	ldr	r3, [pc, #48]	; (401a80 <UART0_Handler+0x54>)
  401a50:	220a      	movs	r2, #10
  401a52:	729a      	strb	r2, [r3, #10]
  401a54:	e00b      	b.n	401a6e <UART0_Handler+0x42>
	}
	else{
		g_i++;
  401a56:	4b08      	ldr	r3, [pc, #32]	; (401a78 <UART0_Handler+0x4c>)
  401a58:	781b      	ldrb	r3, [r3, #0]
  401a5a:	3301      	adds	r3, #1
  401a5c:	b2da      	uxtb	r2, r3
  401a5e:	4b06      	ldr	r3, [pc, #24]	; (401a78 <UART0_Handler+0x4c>)
  401a60:	701a      	strb	r2, [r3, #0]
		g_str[g_i] = '\n';
  401a62:	4b05      	ldr	r3, [pc, #20]	; (401a78 <UART0_Handler+0x4c>)
  401a64:	781b      	ldrb	r3, [r3, #0]
  401a66:	461a      	mov	r2, r3
  401a68:	4b05      	ldr	r3, [pc, #20]	; (401a80 <UART0_Handler+0x54>)
  401a6a:	210a      	movs	r1, #10
  401a6c:	5499      	strb	r1, [r3, r2]
	}
}
  401a6e:	46bd      	mov	sp, r7
  401a70:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a74:	4770      	bx	lr
  401a76:	bf00      	nop
  401a78:	200008dc 	.word	0x200008dc
  401a7c:	400e0600 	.word	0x400e0600
  401a80:	20000924 	.word	0x20000924

00401a84 <config_uart>:

/************************************************************************/
/* Configura UART                                                       */
/************************************************************************/
void config_uart(void){
  401a84:	b580      	push	{r7, lr}
  401a86:	b084      	sub	sp, #16
  401a88:	af00      	add	r7, sp, #0
	
	/* configura pinos */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  401a8a:	4815      	ldr	r0, [pc, #84]	; (401ae0 <config_uart+0x5c>)
  401a8c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  401a90:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401a94:	4b13      	ldr	r3, [pc, #76]	; (401ae4 <config_uart+0x60>)
  401a96:	4798      	blx	r3
	
	/* ativa clock */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  401a98:	2008      	movs	r0, #8
  401a9a:	4b13      	ldr	r3, [pc, #76]	; (401ae8 <config_uart+0x64>)
  401a9c:	4798      	blx	r3
	
	/* Configurao UART */
	const usart_serial_options_t uart_serial_options = {
  401a9e:	463b      	mov	r3, r7
  401aa0:	2200      	movs	r2, #0
  401aa2:	601a      	str	r2, [r3, #0]
  401aa4:	3304      	adds	r3, #4
  401aa6:	2200      	movs	r2, #0
  401aa8:	601a      	str	r2, [r3, #0]
  401aaa:	3304      	adds	r3, #4
  401aac:	2200      	movs	r2, #0
  401aae:	601a      	str	r2, [r3, #0]
  401ab0:	3304      	adds	r3, #4
  401ab2:	2200      	movs	r2, #0
  401ab4:	601a      	str	r2, [r3, #0]
  401ab6:	3304      	adds	r3, #4
  401ab8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401abc:	603b      	str	r3, [r7, #0]
  401abe:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401ac2:	60bb      	str	r3, [r7, #8]
		.baudrate   = CONF_UART_BAUDRATE,
		.paritytype = UART_MR_PAR_NO,
		.stopbits   = 0
	};
	
	stdio_serial_init((Usart *)CONF_UART, &uart_serial_options);
  401ac4:	463b      	mov	r3, r7
  401ac6:	4809      	ldr	r0, [pc, #36]	; (401aec <config_uart+0x68>)
  401ac8:	4619      	mov	r1, r3
  401aca:	4b09      	ldr	r3, [pc, #36]	; (401af0 <config_uart+0x6c>)
  401acc:	4798      	blx	r3
	
	/*Ativa interrupo no port B*/
	NVIC_EnableIRQ(ID_UART0);
  401ace:	2008      	movs	r0, #8
  401ad0:	4b08      	ldr	r3, [pc, #32]	; (401af4 <config_uart+0x70>)
  401ad2:	4798      	blx	r3
	
	/*Ativa UART0 p/ gerar interrupo*/
	UART0->UART_IER = (1u << RXRDY);
  401ad4:	4b05      	ldr	r3, [pc, #20]	; (401aec <config_uart+0x68>)
  401ad6:	2201      	movs	r2, #1
  401ad8:	609a      	str	r2, [r3, #8]
}
  401ada:	3710      	adds	r7, #16
  401adc:	46bd      	mov	sp, r7
  401ade:	bd80      	pop	{r7, pc}
  401ae0:	400e0e00 	.word	0x400e0e00
  401ae4:	004009f1 	.word	0x004009f1
  401ae8:	0040176d 	.word	0x0040176d
  401aec:	400e0600 	.word	0x400e0600
  401af0:	004019c5 	.word	0x004019c5
  401af4:	00401699 	.word	0x00401699

00401af8 <display_menu>:

/************************************************************************/
/* Display Menu                                                         */
/************************************************************************/
static void display_menu(void)
{
  401af8:	b580      	push	{r7, lr}
  401afa:	af00      	add	r7, sp, #0
	puts(" 1 : exibe novamente esse menu \n\r"
  401afc:	4801      	ldr	r0, [pc, #4]	; (401b04 <display_menu+0xc>)
  401afe:	4b02      	ldr	r3, [pc, #8]	; (401b08 <display_menu+0x10>)
  401b00:	4798      	blx	r3
		 " 2 : Ativa o LED  \n\r"
		 " 3 : Desliga o LED \n\r ");
}
  401b02:	bd80      	pop	{r7, pc}
  401b04:	004036cc 	.word	0x004036cc
  401b08:	00401cb1 	.word	0x00401cb1

00401b0c <main>:

/************************************************************************/
/* Main                                                                 */
/************************************************************************/
int main(void)
{
  401b0c:	b590      	push	{r4, r7, lr}
  401b0e:	b087      	sub	sp, #28
  401b10:	af02      	add	r7, sp, #8
	uint8_t str[11];

	/* Initialize the system */
	sysclk_init();
  401b12:	4b0c      	ldr	r3, [pc, #48]	; (401b44 <main+0x38>)
  401b14:	4798      	blx	r3
	board_init();
  401b16:	4b0c      	ldr	r3, [pc, #48]	; (401b48 <main+0x3c>)
  401b18:	4798      	blx	r3

	/* Configure LED 1 */
	pmc_enable_periph_clk(ID_LED_BLUE);
  401b1a:	200b      	movs	r0, #11
  401b1c:	4b0b      	ldr	r3, [pc, #44]	; (401b4c <main+0x40>)
  401b1e:	4798      	blx	r3
	pio_set_output(PORT_LED_BLUE  , MASK_LED_BLUE	,1,0,0);
  401b20:	2300      	movs	r3, #0
  401b22:	9300      	str	r3, [sp, #0]
  401b24:	480a      	ldr	r0, [pc, #40]	; (401b50 <main+0x44>)
  401b26:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401b2a:	2201      	movs	r2, #1
  401b2c:	2300      	movs	r3, #0
  401b2e:	4c09      	ldr	r4, [pc, #36]	; (401b54 <main+0x48>)
  401b30:	47a0      	blx	r4

	/* Initialize debug console */
	config_uart();
  401b32:	4b09      	ldr	r3, [pc, #36]	; (401b58 <main+0x4c>)
  401b34:	4798      	blx	r3
		
	/* frase de boas vindas */
	puts(" ---------------------------- \n\r"
  401b36:	4809      	ldr	r0, [pc, #36]	; (401b5c <main+0x50>)
  401b38:	4b09      	ldr	r3, [pc, #36]	; (401b60 <main+0x54>)
  401b3a:	4798      	blx	r3
	 	 " Bem vindo terraquio !		\n\r"
		 " ---------------------------- \n\r");
		 
	/* display main menu */
	display_menu();
  401b3c:	4b09      	ldr	r3, [pc, #36]	; (401b64 <main+0x58>)
  401b3e:	4798      	blx	r3
				puts("Led OFF \n\r");
				break;
			default:
				printf("Opcao nao definida: %d \n\r", *uc_key);
		}*/
	}
  401b40:	e7fe      	b.n	401b40 <main+0x34>
  401b42:	bf00      	nop
  401b44:	00400405 	.word	0x00400405
  401b48:	00400571 	.word	0x00400571
  401b4c:	00400eb5 	.word	0x00400eb5
  401b50:	400e0e00 	.word	0x400e0e00
  401b54:	00400789 	.word	0x00400789
  401b58:	00401a85 	.word	0x00401a85
  401b5c:	00403718 	.word	0x00403718
  401b60:	00401cb1 	.word	0x00401cb1
  401b64:	00401af9 	.word	0x00401af9

00401b68 <__libc_init_array>:
  401b68:	b570      	push	{r4, r5, r6, lr}
  401b6a:	4e0f      	ldr	r6, [pc, #60]	; (401ba8 <__libc_init_array+0x40>)
  401b6c:	4d0f      	ldr	r5, [pc, #60]	; (401bac <__libc_init_array+0x44>)
  401b6e:	1b76      	subs	r6, r6, r5
  401b70:	10b6      	asrs	r6, r6, #2
  401b72:	bf18      	it	ne
  401b74:	2400      	movne	r4, #0
  401b76:	d005      	beq.n	401b84 <__libc_init_array+0x1c>
  401b78:	3401      	adds	r4, #1
  401b7a:	f855 3b04 	ldr.w	r3, [r5], #4
  401b7e:	4798      	blx	r3
  401b80:	42a6      	cmp	r6, r4
  401b82:	d1f9      	bne.n	401b78 <__libc_init_array+0x10>
  401b84:	4e0a      	ldr	r6, [pc, #40]	; (401bb0 <__libc_init_array+0x48>)
  401b86:	4d0b      	ldr	r5, [pc, #44]	; (401bb4 <__libc_init_array+0x4c>)
  401b88:	1b76      	subs	r6, r6, r5
  401b8a:	f001 fdf9 	bl	403780 <_init>
  401b8e:	10b6      	asrs	r6, r6, #2
  401b90:	bf18      	it	ne
  401b92:	2400      	movne	r4, #0
  401b94:	d006      	beq.n	401ba4 <__libc_init_array+0x3c>
  401b96:	3401      	adds	r4, #1
  401b98:	f855 3b04 	ldr.w	r3, [r5], #4
  401b9c:	4798      	blx	r3
  401b9e:	42a6      	cmp	r6, r4
  401ba0:	d1f9      	bne.n	401b96 <__libc_init_array+0x2e>
  401ba2:	bd70      	pop	{r4, r5, r6, pc}
  401ba4:	bd70      	pop	{r4, r5, r6, pc}
  401ba6:	bf00      	nop
  401ba8:	0040378c 	.word	0x0040378c
  401bac:	0040378c 	.word	0x0040378c
  401bb0:	00403794 	.word	0x00403794
  401bb4:	0040378c 	.word	0x0040378c

00401bb8 <memset>:
  401bb8:	b470      	push	{r4, r5, r6}
  401bba:	0784      	lsls	r4, r0, #30
  401bbc:	d046      	beq.n	401c4c <memset+0x94>
  401bbe:	1e54      	subs	r4, r2, #1
  401bc0:	2a00      	cmp	r2, #0
  401bc2:	d041      	beq.n	401c48 <memset+0x90>
  401bc4:	b2cd      	uxtb	r5, r1
  401bc6:	4603      	mov	r3, r0
  401bc8:	e002      	b.n	401bd0 <memset+0x18>
  401bca:	1e62      	subs	r2, r4, #1
  401bcc:	b3e4      	cbz	r4, 401c48 <memset+0x90>
  401bce:	4614      	mov	r4, r2
  401bd0:	f803 5b01 	strb.w	r5, [r3], #1
  401bd4:	079a      	lsls	r2, r3, #30
  401bd6:	d1f8      	bne.n	401bca <memset+0x12>
  401bd8:	2c03      	cmp	r4, #3
  401bda:	d92e      	bls.n	401c3a <memset+0x82>
  401bdc:	b2cd      	uxtb	r5, r1
  401bde:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401be2:	2c0f      	cmp	r4, #15
  401be4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401be8:	d919      	bls.n	401c1e <memset+0x66>
  401bea:	f103 0210 	add.w	r2, r3, #16
  401bee:	4626      	mov	r6, r4
  401bf0:	3e10      	subs	r6, #16
  401bf2:	2e0f      	cmp	r6, #15
  401bf4:	f842 5c10 	str.w	r5, [r2, #-16]
  401bf8:	f842 5c0c 	str.w	r5, [r2, #-12]
  401bfc:	f842 5c08 	str.w	r5, [r2, #-8]
  401c00:	f842 5c04 	str.w	r5, [r2, #-4]
  401c04:	f102 0210 	add.w	r2, r2, #16
  401c08:	d8f2      	bhi.n	401bf0 <memset+0x38>
  401c0a:	f1a4 0210 	sub.w	r2, r4, #16
  401c0e:	f022 020f 	bic.w	r2, r2, #15
  401c12:	f004 040f 	and.w	r4, r4, #15
  401c16:	3210      	adds	r2, #16
  401c18:	2c03      	cmp	r4, #3
  401c1a:	4413      	add	r3, r2
  401c1c:	d90d      	bls.n	401c3a <memset+0x82>
  401c1e:	461e      	mov	r6, r3
  401c20:	4622      	mov	r2, r4
  401c22:	3a04      	subs	r2, #4
  401c24:	2a03      	cmp	r2, #3
  401c26:	f846 5b04 	str.w	r5, [r6], #4
  401c2a:	d8fa      	bhi.n	401c22 <memset+0x6a>
  401c2c:	1f22      	subs	r2, r4, #4
  401c2e:	f022 0203 	bic.w	r2, r2, #3
  401c32:	3204      	adds	r2, #4
  401c34:	4413      	add	r3, r2
  401c36:	f004 0403 	and.w	r4, r4, #3
  401c3a:	b12c      	cbz	r4, 401c48 <memset+0x90>
  401c3c:	b2c9      	uxtb	r1, r1
  401c3e:	441c      	add	r4, r3
  401c40:	f803 1b01 	strb.w	r1, [r3], #1
  401c44:	42a3      	cmp	r3, r4
  401c46:	d1fb      	bne.n	401c40 <memset+0x88>
  401c48:	bc70      	pop	{r4, r5, r6}
  401c4a:	4770      	bx	lr
  401c4c:	4614      	mov	r4, r2
  401c4e:	4603      	mov	r3, r0
  401c50:	e7c2      	b.n	401bd8 <memset+0x20>
  401c52:	bf00      	nop

00401c54 <_puts_r>:
  401c54:	b5f0      	push	{r4, r5, r6, r7, lr}
  401c56:	4604      	mov	r4, r0
  401c58:	b089      	sub	sp, #36	; 0x24
  401c5a:	4608      	mov	r0, r1
  401c5c:	460d      	mov	r5, r1
  401c5e:	f000 f8b3 	bl	401dc8 <strlen>
  401c62:	68a3      	ldr	r3, [r4, #8]
  401c64:	4f11      	ldr	r7, [pc, #68]	; (401cac <_puts_r+0x58>)
  401c66:	899a      	ldrh	r2, [r3, #12]
  401c68:	9504      	str	r5, [sp, #16]
  401c6a:	2102      	movs	r1, #2
  401c6c:	f100 0e01 	add.w	lr, r0, #1
  401c70:	2601      	movs	r6, #1
  401c72:	ad04      	add	r5, sp, #16
  401c74:	9102      	str	r1, [sp, #8]
  401c76:	0491      	lsls	r1, r2, #18
  401c78:	9005      	str	r0, [sp, #20]
  401c7a:	f8cd e00c 	str.w	lr, [sp, #12]
  401c7e:	9706      	str	r7, [sp, #24]
  401c80:	9607      	str	r6, [sp, #28]
  401c82:	9501      	str	r5, [sp, #4]
  401c84:	d406      	bmi.n	401c94 <_puts_r+0x40>
  401c86:	6e59      	ldr	r1, [r3, #100]	; 0x64
  401c88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  401c8c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  401c90:	819a      	strh	r2, [r3, #12]
  401c92:	6659      	str	r1, [r3, #100]	; 0x64
  401c94:	4620      	mov	r0, r4
  401c96:	4619      	mov	r1, r3
  401c98:	aa01      	add	r2, sp, #4
  401c9a:	f000 fbb9 	bl	402410 <__sfvwrite_r>
  401c9e:	2800      	cmp	r0, #0
  401ca0:	bf14      	ite	ne
  401ca2:	f04f 30ff 	movne.w	r0, #4294967295
  401ca6:	200a      	moveq	r0, #10
  401ca8:	b009      	add	sp, #36	; 0x24
  401caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401cac:	0040377c 	.word	0x0040377c

00401cb0 <puts>:
  401cb0:	4b02      	ldr	r3, [pc, #8]	; (401cbc <puts+0xc>)
  401cb2:	4601      	mov	r1, r0
  401cb4:	6818      	ldr	r0, [r3, #0]
  401cb6:	f7ff bfcd 	b.w	401c54 <_puts_r>
  401cba:	bf00      	nop
  401cbc:	20000430 	.word	0x20000430

00401cc0 <setbuf>:
  401cc0:	2900      	cmp	r1, #0
  401cc2:	bf0c      	ite	eq
  401cc4:	2202      	moveq	r2, #2
  401cc6:	2200      	movne	r2, #0
  401cc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401ccc:	f000 b800 	b.w	401cd0 <setvbuf>

00401cd0 <setvbuf>:
  401cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401cd4:	4c3a      	ldr	r4, [pc, #232]	; (401dc0 <setvbuf+0xf0>)
  401cd6:	6826      	ldr	r6, [r4, #0]
  401cd8:	460d      	mov	r5, r1
  401cda:	4604      	mov	r4, r0
  401cdc:	4690      	mov	r8, r2
  401cde:	461f      	mov	r7, r3
  401ce0:	b116      	cbz	r6, 401ce8 <setvbuf+0x18>
  401ce2:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  401ce4:	2b00      	cmp	r3, #0
  401ce6:	d03c      	beq.n	401d62 <setvbuf+0x92>
  401ce8:	f1b8 0f02 	cmp.w	r8, #2
  401cec:	d82f      	bhi.n	401d4e <setvbuf+0x7e>
  401cee:	2f00      	cmp	r7, #0
  401cf0:	db2d      	blt.n	401d4e <setvbuf+0x7e>
  401cf2:	4621      	mov	r1, r4
  401cf4:	4630      	mov	r0, r6
  401cf6:	f000 f9b1 	bl	40205c <_fflush_r>
  401cfa:	89a1      	ldrh	r1, [r4, #12]
  401cfc:	2300      	movs	r3, #0
  401cfe:	6063      	str	r3, [r4, #4]
  401d00:	61a3      	str	r3, [r4, #24]
  401d02:	060b      	lsls	r3, r1, #24
  401d04:	d427      	bmi.n	401d56 <setvbuf+0x86>
  401d06:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  401d0a:	b289      	uxth	r1, r1
  401d0c:	f1b8 0f02 	cmp.w	r8, #2
  401d10:	81a1      	strh	r1, [r4, #12]
  401d12:	d02a      	beq.n	401d6a <setvbuf+0x9a>
  401d14:	2d00      	cmp	r5, #0
  401d16:	d036      	beq.n	401d86 <setvbuf+0xb6>
  401d18:	f1b8 0f01 	cmp.w	r8, #1
  401d1c:	d011      	beq.n	401d42 <setvbuf+0x72>
  401d1e:	b289      	uxth	r1, r1
  401d20:	f001 0008 	and.w	r0, r1, #8
  401d24:	4b27      	ldr	r3, [pc, #156]	; (401dc4 <setvbuf+0xf4>)
  401d26:	63f3      	str	r3, [r6, #60]	; 0x3c
  401d28:	b280      	uxth	r0, r0
  401d2a:	6025      	str	r5, [r4, #0]
  401d2c:	6125      	str	r5, [r4, #16]
  401d2e:	6167      	str	r7, [r4, #20]
  401d30:	b178      	cbz	r0, 401d52 <setvbuf+0x82>
  401d32:	f011 0f03 	tst.w	r1, #3
  401d36:	bf18      	it	ne
  401d38:	2700      	movne	r7, #0
  401d3a:	60a7      	str	r7, [r4, #8]
  401d3c:	2000      	movs	r0, #0
  401d3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d42:	f041 0101 	orr.w	r1, r1, #1
  401d46:	427b      	negs	r3, r7
  401d48:	81a1      	strh	r1, [r4, #12]
  401d4a:	61a3      	str	r3, [r4, #24]
  401d4c:	e7e7      	b.n	401d1e <setvbuf+0x4e>
  401d4e:	f04f 30ff 	mov.w	r0, #4294967295
  401d52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d56:	6921      	ldr	r1, [r4, #16]
  401d58:	4630      	mov	r0, r6
  401d5a:	f000 fa81 	bl	402260 <_free_r>
  401d5e:	89a1      	ldrh	r1, [r4, #12]
  401d60:	e7d1      	b.n	401d06 <setvbuf+0x36>
  401d62:	4630      	mov	r0, r6
  401d64:	f000 fa0e 	bl	402184 <__sinit>
  401d68:	e7be      	b.n	401ce8 <setvbuf+0x18>
  401d6a:	2000      	movs	r0, #0
  401d6c:	f104 0343 	add.w	r3, r4, #67	; 0x43
  401d70:	f041 0102 	orr.w	r1, r1, #2
  401d74:	2500      	movs	r5, #0
  401d76:	2201      	movs	r2, #1
  401d78:	81a1      	strh	r1, [r4, #12]
  401d7a:	60a5      	str	r5, [r4, #8]
  401d7c:	6023      	str	r3, [r4, #0]
  401d7e:	6123      	str	r3, [r4, #16]
  401d80:	6162      	str	r2, [r4, #20]
  401d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d86:	2f00      	cmp	r7, #0
  401d88:	bf08      	it	eq
  401d8a:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  401d8e:	4638      	mov	r0, r7
  401d90:	f000 fd64 	bl	40285c <malloc>
  401d94:	4605      	mov	r5, r0
  401d96:	b128      	cbz	r0, 401da4 <setvbuf+0xd4>
  401d98:	89a1      	ldrh	r1, [r4, #12]
  401d9a:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  401d9e:	b289      	uxth	r1, r1
  401da0:	81a1      	strh	r1, [r4, #12]
  401da2:	e7b9      	b.n	401d18 <setvbuf+0x48>
  401da4:	f44f 6080 	mov.w	r0, #1024	; 0x400
  401da8:	f000 fd58 	bl	40285c <malloc>
  401dac:	4605      	mov	r5, r0
  401dae:	b918      	cbnz	r0, 401db8 <setvbuf+0xe8>
  401db0:	89a1      	ldrh	r1, [r4, #12]
  401db2:	f04f 30ff 	mov.w	r0, #4294967295
  401db6:	e7d9      	b.n	401d6c <setvbuf+0x9c>
  401db8:	f44f 6780 	mov.w	r7, #1024	; 0x400
  401dbc:	e7ec      	b.n	401d98 <setvbuf+0xc8>
  401dbe:	bf00      	nop
  401dc0:	20000430 	.word	0x20000430
  401dc4:	00402089 	.word	0x00402089

00401dc8 <strlen>:
  401dc8:	f020 0103 	bic.w	r1, r0, #3
  401dcc:	f010 0003 	ands.w	r0, r0, #3
  401dd0:	f1c0 0000 	rsb	r0, r0, #0
  401dd4:	f851 3b04 	ldr.w	r3, [r1], #4
  401dd8:	f100 0c04 	add.w	ip, r0, #4
  401ddc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  401de0:	f06f 0200 	mvn.w	r2, #0
  401de4:	bf1c      	itt	ne
  401de6:	fa22 f20c 	lsrne.w	r2, r2, ip
  401dea:	4313      	orrne	r3, r2
  401dec:	f04f 0c01 	mov.w	ip, #1
  401df0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  401df4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  401df8:	eba3 020c 	sub.w	r2, r3, ip
  401dfc:	ea22 0203 	bic.w	r2, r2, r3
  401e00:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  401e04:	bf04      	itt	eq
  401e06:	f851 3b04 	ldreq.w	r3, [r1], #4
  401e0a:	3004      	addeq	r0, #4
  401e0c:	d0f4      	beq.n	401df8 <strlen+0x30>
  401e0e:	f1c2 0100 	rsb	r1, r2, #0
  401e12:	ea02 0201 	and.w	r2, r2, r1
  401e16:	fab2 f282 	clz	r2, r2
  401e1a:	f1c2 021f 	rsb	r2, r2, #31
  401e1e:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401e22:	4770      	bx	lr

00401e24 <__swsetup_r>:
  401e24:	b538      	push	{r3, r4, r5, lr}
  401e26:	4b2f      	ldr	r3, [pc, #188]	; (401ee4 <__swsetup_r+0xc0>)
  401e28:	681b      	ldr	r3, [r3, #0]
  401e2a:	4605      	mov	r5, r0
  401e2c:	460c      	mov	r4, r1
  401e2e:	b113      	cbz	r3, 401e36 <__swsetup_r+0x12>
  401e30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  401e32:	2a00      	cmp	r2, #0
  401e34:	d036      	beq.n	401ea4 <__swsetup_r+0x80>
  401e36:	89a2      	ldrh	r2, [r4, #12]
  401e38:	b293      	uxth	r3, r2
  401e3a:	0718      	lsls	r0, r3, #28
  401e3c:	d50c      	bpl.n	401e58 <__swsetup_r+0x34>
  401e3e:	6920      	ldr	r0, [r4, #16]
  401e40:	b1a8      	cbz	r0, 401e6e <__swsetup_r+0x4a>
  401e42:	f013 0201 	ands.w	r2, r3, #1
  401e46:	d01e      	beq.n	401e86 <__swsetup_r+0x62>
  401e48:	6963      	ldr	r3, [r4, #20]
  401e4a:	2200      	movs	r2, #0
  401e4c:	425b      	negs	r3, r3
  401e4e:	61a3      	str	r3, [r4, #24]
  401e50:	60a2      	str	r2, [r4, #8]
  401e52:	b1f0      	cbz	r0, 401e92 <__swsetup_r+0x6e>
  401e54:	2000      	movs	r0, #0
  401e56:	bd38      	pop	{r3, r4, r5, pc}
  401e58:	06d9      	lsls	r1, r3, #27
  401e5a:	d53b      	bpl.n	401ed4 <__swsetup_r+0xb0>
  401e5c:	0758      	lsls	r0, r3, #29
  401e5e:	d425      	bmi.n	401eac <__swsetup_r+0x88>
  401e60:	6920      	ldr	r0, [r4, #16]
  401e62:	f042 0308 	orr.w	r3, r2, #8
  401e66:	81a3      	strh	r3, [r4, #12]
  401e68:	b29b      	uxth	r3, r3
  401e6a:	2800      	cmp	r0, #0
  401e6c:	d1e9      	bne.n	401e42 <__swsetup_r+0x1e>
  401e6e:	f403 7220 	and.w	r2, r3, #640	; 0x280
  401e72:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  401e76:	d0e4      	beq.n	401e42 <__swsetup_r+0x1e>
  401e78:	4628      	mov	r0, r5
  401e7a:	4621      	mov	r1, r4
  401e7c:	f000 fc7e 	bl	40277c <__smakebuf_r>
  401e80:	89a3      	ldrh	r3, [r4, #12]
  401e82:	6920      	ldr	r0, [r4, #16]
  401e84:	e7dd      	b.n	401e42 <__swsetup_r+0x1e>
  401e86:	0799      	lsls	r1, r3, #30
  401e88:	bf58      	it	pl
  401e8a:	6962      	ldrpl	r2, [r4, #20]
  401e8c:	60a2      	str	r2, [r4, #8]
  401e8e:	2800      	cmp	r0, #0
  401e90:	d1e0      	bne.n	401e54 <__swsetup_r+0x30>
  401e92:	89a3      	ldrh	r3, [r4, #12]
  401e94:	061a      	lsls	r2, r3, #24
  401e96:	d5de      	bpl.n	401e56 <__swsetup_r+0x32>
  401e98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401e9c:	81a3      	strh	r3, [r4, #12]
  401e9e:	f04f 30ff 	mov.w	r0, #4294967295
  401ea2:	bd38      	pop	{r3, r4, r5, pc}
  401ea4:	4618      	mov	r0, r3
  401ea6:	f000 f96d 	bl	402184 <__sinit>
  401eaa:	e7c4      	b.n	401e36 <__swsetup_r+0x12>
  401eac:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401eae:	b149      	cbz	r1, 401ec4 <__swsetup_r+0xa0>
  401eb0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401eb4:	4299      	cmp	r1, r3
  401eb6:	d003      	beq.n	401ec0 <__swsetup_r+0x9c>
  401eb8:	4628      	mov	r0, r5
  401eba:	f000 f9d1 	bl	402260 <_free_r>
  401ebe:	89a2      	ldrh	r2, [r4, #12]
  401ec0:	2300      	movs	r3, #0
  401ec2:	6323      	str	r3, [r4, #48]	; 0x30
  401ec4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  401ec8:	2300      	movs	r3, #0
  401eca:	6920      	ldr	r0, [r4, #16]
  401ecc:	6063      	str	r3, [r4, #4]
  401ece:	b292      	uxth	r2, r2
  401ed0:	6020      	str	r0, [r4, #0]
  401ed2:	e7c6      	b.n	401e62 <__swsetup_r+0x3e>
  401ed4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  401ed8:	2309      	movs	r3, #9
  401eda:	602b      	str	r3, [r5, #0]
  401edc:	f04f 30ff 	mov.w	r0, #4294967295
  401ee0:	81a2      	strh	r2, [r4, #12]
  401ee2:	bd38      	pop	{r3, r4, r5, pc}
  401ee4:	20000430 	.word	0x20000430

00401ee8 <register_fini>:
  401ee8:	4b02      	ldr	r3, [pc, #8]	; (401ef4 <register_fini+0xc>)
  401eea:	b113      	cbz	r3, 401ef2 <register_fini+0xa>
  401eec:	4802      	ldr	r0, [pc, #8]	; (401ef8 <register_fini+0x10>)
  401eee:	f000 b805 	b.w	401efc <atexit>
  401ef2:	4770      	bx	lr
  401ef4:	00000000 	.word	0x00000000
  401ef8:	00402199 	.word	0x00402199

00401efc <atexit>:
  401efc:	4601      	mov	r1, r0
  401efe:	2000      	movs	r0, #0
  401f00:	4602      	mov	r2, r0
  401f02:	4603      	mov	r3, r0
  401f04:	f001 baee 	b.w	4034e4 <__register_exitproc>

00401f08 <__sflush_r>:
  401f08:	898b      	ldrh	r3, [r1, #12]
  401f0a:	b29a      	uxth	r2, r3
  401f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401f10:	460d      	mov	r5, r1
  401f12:	0711      	lsls	r1, r2, #28
  401f14:	4680      	mov	r8, r0
  401f16:	d43c      	bmi.n	401f92 <__sflush_r+0x8a>
  401f18:	686a      	ldr	r2, [r5, #4]
  401f1a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  401f1e:	2a00      	cmp	r2, #0
  401f20:	81ab      	strh	r3, [r5, #12]
  401f22:	dd65      	ble.n	401ff0 <__sflush_r+0xe8>
  401f24:	6aae      	ldr	r6, [r5, #40]	; 0x28
  401f26:	2e00      	cmp	r6, #0
  401f28:	d04b      	beq.n	401fc2 <__sflush_r+0xba>
  401f2a:	b29b      	uxth	r3, r3
  401f2c:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  401f30:	2100      	movs	r1, #0
  401f32:	b292      	uxth	r2, r2
  401f34:	f8d8 4000 	ldr.w	r4, [r8]
  401f38:	f8c8 1000 	str.w	r1, [r8]
  401f3c:	2a00      	cmp	r2, #0
  401f3e:	d05b      	beq.n	401ff8 <__sflush_r+0xf0>
  401f40:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  401f42:	075f      	lsls	r7, r3, #29
  401f44:	d505      	bpl.n	401f52 <__sflush_r+0x4a>
  401f46:	6869      	ldr	r1, [r5, #4]
  401f48:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  401f4a:	1a52      	subs	r2, r2, r1
  401f4c:	b10b      	cbz	r3, 401f52 <__sflush_r+0x4a>
  401f4e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  401f50:	1ad2      	subs	r2, r2, r3
  401f52:	4640      	mov	r0, r8
  401f54:	69e9      	ldr	r1, [r5, #28]
  401f56:	2300      	movs	r3, #0
  401f58:	47b0      	blx	r6
  401f5a:	1c46      	adds	r6, r0, #1
  401f5c:	d056      	beq.n	40200c <__sflush_r+0x104>
  401f5e:	89ab      	ldrh	r3, [r5, #12]
  401f60:	692a      	ldr	r2, [r5, #16]
  401f62:	602a      	str	r2, [r5, #0]
  401f64:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  401f68:	b29b      	uxth	r3, r3
  401f6a:	2200      	movs	r2, #0
  401f6c:	606a      	str	r2, [r5, #4]
  401f6e:	04da      	lsls	r2, r3, #19
  401f70:	81ab      	strh	r3, [r5, #12]
  401f72:	d43b      	bmi.n	401fec <__sflush_r+0xe4>
  401f74:	6b29      	ldr	r1, [r5, #48]	; 0x30
  401f76:	f8c8 4000 	str.w	r4, [r8]
  401f7a:	b311      	cbz	r1, 401fc2 <__sflush_r+0xba>
  401f7c:	f105 0340 	add.w	r3, r5, #64	; 0x40
  401f80:	4299      	cmp	r1, r3
  401f82:	d002      	beq.n	401f8a <__sflush_r+0x82>
  401f84:	4640      	mov	r0, r8
  401f86:	f000 f96b 	bl	402260 <_free_r>
  401f8a:	2000      	movs	r0, #0
  401f8c:	6328      	str	r0, [r5, #48]	; 0x30
  401f8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401f92:	692e      	ldr	r6, [r5, #16]
  401f94:	b1ae      	cbz	r6, 401fc2 <__sflush_r+0xba>
  401f96:	682c      	ldr	r4, [r5, #0]
  401f98:	602e      	str	r6, [r5, #0]
  401f9a:	0791      	lsls	r1, r2, #30
  401f9c:	bf0c      	ite	eq
  401f9e:	696b      	ldreq	r3, [r5, #20]
  401fa0:	2300      	movne	r3, #0
  401fa2:	1ba4      	subs	r4, r4, r6
  401fa4:	60ab      	str	r3, [r5, #8]
  401fa6:	e00a      	b.n	401fbe <__sflush_r+0xb6>
  401fa8:	4632      	mov	r2, r6
  401faa:	4623      	mov	r3, r4
  401fac:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  401fae:	69e9      	ldr	r1, [r5, #28]
  401fb0:	4640      	mov	r0, r8
  401fb2:	47b8      	blx	r7
  401fb4:	2800      	cmp	r0, #0
  401fb6:	eba4 0400 	sub.w	r4, r4, r0
  401fba:	4406      	add	r6, r0
  401fbc:	dd04      	ble.n	401fc8 <__sflush_r+0xc0>
  401fbe:	2c00      	cmp	r4, #0
  401fc0:	dcf2      	bgt.n	401fa8 <__sflush_r+0xa0>
  401fc2:	2000      	movs	r0, #0
  401fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401fc8:	89ab      	ldrh	r3, [r5, #12]
  401fca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401fce:	81ab      	strh	r3, [r5, #12]
  401fd0:	f04f 30ff 	mov.w	r0, #4294967295
  401fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401fd8:	89ab      	ldrh	r3, [r5, #12]
  401fda:	692a      	ldr	r2, [r5, #16]
  401fdc:	6069      	str	r1, [r5, #4]
  401fde:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  401fe2:	b29b      	uxth	r3, r3
  401fe4:	81ab      	strh	r3, [r5, #12]
  401fe6:	04db      	lsls	r3, r3, #19
  401fe8:	602a      	str	r2, [r5, #0]
  401fea:	d5c3      	bpl.n	401f74 <__sflush_r+0x6c>
  401fec:	6528      	str	r0, [r5, #80]	; 0x50
  401fee:	e7c1      	b.n	401f74 <__sflush_r+0x6c>
  401ff0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  401ff2:	2a00      	cmp	r2, #0
  401ff4:	dc96      	bgt.n	401f24 <__sflush_r+0x1c>
  401ff6:	e7e4      	b.n	401fc2 <__sflush_r+0xba>
  401ff8:	2301      	movs	r3, #1
  401ffa:	4640      	mov	r0, r8
  401ffc:	69e9      	ldr	r1, [r5, #28]
  401ffe:	47b0      	blx	r6
  402000:	1c43      	adds	r3, r0, #1
  402002:	4602      	mov	r2, r0
  402004:	d019      	beq.n	40203a <__sflush_r+0x132>
  402006:	89ab      	ldrh	r3, [r5, #12]
  402008:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40200a:	e79a      	b.n	401f42 <__sflush_r+0x3a>
  40200c:	f8d8 1000 	ldr.w	r1, [r8]
  402010:	2900      	cmp	r1, #0
  402012:	d0e1      	beq.n	401fd8 <__sflush_r+0xd0>
  402014:	291d      	cmp	r1, #29
  402016:	d007      	beq.n	402028 <__sflush_r+0x120>
  402018:	2916      	cmp	r1, #22
  40201a:	d005      	beq.n	402028 <__sflush_r+0x120>
  40201c:	89ab      	ldrh	r3, [r5, #12]
  40201e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402022:	81ab      	strh	r3, [r5, #12]
  402024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402028:	89ab      	ldrh	r3, [r5, #12]
  40202a:	692a      	ldr	r2, [r5, #16]
  40202c:	602a      	str	r2, [r5, #0]
  40202e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402032:	2200      	movs	r2, #0
  402034:	81ab      	strh	r3, [r5, #12]
  402036:	606a      	str	r2, [r5, #4]
  402038:	e79c      	b.n	401f74 <__sflush_r+0x6c>
  40203a:	f8d8 3000 	ldr.w	r3, [r8]
  40203e:	2b00      	cmp	r3, #0
  402040:	d0e1      	beq.n	402006 <__sflush_r+0xfe>
  402042:	2b1d      	cmp	r3, #29
  402044:	d007      	beq.n	402056 <__sflush_r+0x14e>
  402046:	2b16      	cmp	r3, #22
  402048:	d005      	beq.n	402056 <__sflush_r+0x14e>
  40204a:	89ab      	ldrh	r3, [r5, #12]
  40204c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402050:	81ab      	strh	r3, [r5, #12]
  402052:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402056:	f8c8 4000 	str.w	r4, [r8]
  40205a:	e7b2      	b.n	401fc2 <__sflush_r+0xba>

0040205c <_fflush_r>:
  40205c:	b510      	push	{r4, lr}
  40205e:	4604      	mov	r4, r0
  402060:	b082      	sub	sp, #8
  402062:	b108      	cbz	r0, 402068 <_fflush_r+0xc>
  402064:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402066:	b153      	cbz	r3, 40207e <_fflush_r+0x22>
  402068:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40206c:	b908      	cbnz	r0, 402072 <_fflush_r+0x16>
  40206e:	b002      	add	sp, #8
  402070:	bd10      	pop	{r4, pc}
  402072:	4620      	mov	r0, r4
  402074:	b002      	add	sp, #8
  402076:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40207a:	f7ff bf45 	b.w	401f08 <__sflush_r>
  40207e:	9101      	str	r1, [sp, #4]
  402080:	f000 f880 	bl	402184 <__sinit>
  402084:	9901      	ldr	r1, [sp, #4]
  402086:	e7ef      	b.n	402068 <_fflush_r+0xc>

00402088 <_cleanup_r>:
  402088:	4901      	ldr	r1, [pc, #4]	; (402090 <_cleanup_r+0x8>)
  40208a:	f000 bb4d 	b.w	402728 <_fwalk_reent>
  40208e:	bf00      	nop
  402090:	004035ad 	.word	0x004035ad

00402094 <__sinit.part.1>:
  402094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402098:	4b35      	ldr	r3, [pc, #212]	; (402170 <__sinit.part.1+0xdc>)
  40209a:	6845      	ldr	r5, [r0, #4]
  40209c:	63c3      	str	r3, [r0, #60]	; 0x3c
  40209e:	2400      	movs	r4, #0
  4020a0:	4607      	mov	r7, r0
  4020a2:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4020a6:	2304      	movs	r3, #4
  4020a8:	2103      	movs	r1, #3
  4020aa:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4020ae:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4020b2:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4020b6:	b083      	sub	sp, #12
  4020b8:	602c      	str	r4, [r5, #0]
  4020ba:	606c      	str	r4, [r5, #4]
  4020bc:	60ac      	str	r4, [r5, #8]
  4020be:	666c      	str	r4, [r5, #100]	; 0x64
  4020c0:	81ec      	strh	r4, [r5, #14]
  4020c2:	612c      	str	r4, [r5, #16]
  4020c4:	616c      	str	r4, [r5, #20]
  4020c6:	61ac      	str	r4, [r5, #24]
  4020c8:	81ab      	strh	r3, [r5, #12]
  4020ca:	4621      	mov	r1, r4
  4020cc:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4020d0:	2208      	movs	r2, #8
  4020d2:	f7ff fd71 	bl	401bb8 <memset>
  4020d6:	68be      	ldr	r6, [r7, #8]
  4020d8:	f8df b098 	ldr.w	fp, [pc, #152]	; 402174 <__sinit.part.1+0xe0>
  4020dc:	f8df a098 	ldr.w	sl, [pc, #152]	; 402178 <__sinit.part.1+0xe4>
  4020e0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40217c <__sinit.part.1+0xe8>
  4020e4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 402180 <__sinit.part.1+0xec>
  4020e8:	f8c5 b020 	str.w	fp, [r5, #32]
  4020ec:	2301      	movs	r3, #1
  4020ee:	2209      	movs	r2, #9
  4020f0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4020f4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4020f8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4020fc:	61ed      	str	r5, [r5, #28]
  4020fe:	4621      	mov	r1, r4
  402100:	81f3      	strh	r3, [r6, #14]
  402102:	81b2      	strh	r2, [r6, #12]
  402104:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  402108:	6034      	str	r4, [r6, #0]
  40210a:	6074      	str	r4, [r6, #4]
  40210c:	60b4      	str	r4, [r6, #8]
  40210e:	6674      	str	r4, [r6, #100]	; 0x64
  402110:	6134      	str	r4, [r6, #16]
  402112:	6174      	str	r4, [r6, #20]
  402114:	61b4      	str	r4, [r6, #24]
  402116:	2208      	movs	r2, #8
  402118:	9301      	str	r3, [sp, #4]
  40211a:	f7ff fd4d 	bl	401bb8 <memset>
  40211e:	68fd      	ldr	r5, [r7, #12]
  402120:	61f6      	str	r6, [r6, #28]
  402122:	2012      	movs	r0, #18
  402124:	2202      	movs	r2, #2
  402126:	f8c6 b020 	str.w	fp, [r6, #32]
  40212a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40212e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  402132:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  402136:	4621      	mov	r1, r4
  402138:	81a8      	strh	r0, [r5, #12]
  40213a:	81ea      	strh	r2, [r5, #14]
  40213c:	602c      	str	r4, [r5, #0]
  40213e:	606c      	str	r4, [r5, #4]
  402140:	60ac      	str	r4, [r5, #8]
  402142:	666c      	str	r4, [r5, #100]	; 0x64
  402144:	612c      	str	r4, [r5, #16]
  402146:	616c      	str	r4, [r5, #20]
  402148:	61ac      	str	r4, [r5, #24]
  40214a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40214e:	2208      	movs	r2, #8
  402150:	f7ff fd32 	bl	401bb8 <memset>
  402154:	9b01      	ldr	r3, [sp, #4]
  402156:	61ed      	str	r5, [r5, #28]
  402158:	f8c5 b020 	str.w	fp, [r5, #32]
  40215c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402160:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402164:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402168:	63bb      	str	r3, [r7, #56]	; 0x38
  40216a:	b003      	add	sp, #12
  40216c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402170:	00402089 	.word	0x00402089
  402174:	00403439 	.word	0x00403439
  402178:	0040345d 	.word	0x0040345d
  40217c:	00403495 	.word	0x00403495
  402180:	004034b5 	.word	0x004034b5

00402184 <__sinit>:
  402184:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402186:	b103      	cbz	r3, 40218a <__sinit+0x6>
  402188:	4770      	bx	lr
  40218a:	f7ff bf83 	b.w	402094 <__sinit.part.1>
  40218e:	bf00      	nop

00402190 <__sfp_lock_acquire>:
  402190:	4770      	bx	lr
  402192:	bf00      	nop

00402194 <__sfp_lock_release>:
  402194:	4770      	bx	lr
  402196:	bf00      	nop

00402198 <__libc_fini_array>:
  402198:	b538      	push	{r3, r4, r5, lr}
  40219a:	4b08      	ldr	r3, [pc, #32]	; (4021bc <__libc_fini_array+0x24>)
  40219c:	4d08      	ldr	r5, [pc, #32]	; (4021c0 <__libc_fini_array+0x28>)
  40219e:	1aed      	subs	r5, r5, r3
  4021a0:	10ac      	asrs	r4, r5, #2
  4021a2:	bf18      	it	ne
  4021a4:	18ed      	addne	r5, r5, r3
  4021a6:	d005      	beq.n	4021b4 <__libc_fini_array+0x1c>
  4021a8:	3c01      	subs	r4, #1
  4021aa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4021ae:	4798      	blx	r3
  4021b0:	2c00      	cmp	r4, #0
  4021b2:	d1f9      	bne.n	4021a8 <__libc_fini_array+0x10>
  4021b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4021b8:	f001 baec 	b.w	403794 <_fini>
  4021bc:	004037a0 	.word	0x004037a0
  4021c0:	004037a4 	.word	0x004037a4

004021c4 <_malloc_trim_r>:
  4021c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4021c6:	4f23      	ldr	r7, [pc, #140]	; (402254 <_malloc_trim_r+0x90>)
  4021c8:	460c      	mov	r4, r1
  4021ca:	4606      	mov	r6, r0
  4021cc:	f000 ff28 	bl	403020 <__malloc_lock>
  4021d0:	68bb      	ldr	r3, [r7, #8]
  4021d2:	685d      	ldr	r5, [r3, #4]
  4021d4:	f025 0503 	bic.w	r5, r5, #3
  4021d8:	1b29      	subs	r1, r5, r4
  4021da:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4021de:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4021e2:	f021 010f 	bic.w	r1, r1, #15
  4021e6:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4021ea:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4021ee:	db07      	blt.n	402200 <_malloc_trim_r+0x3c>
  4021f0:	4630      	mov	r0, r6
  4021f2:	2100      	movs	r1, #0
  4021f4:	f001 f90e 	bl	403414 <_sbrk_r>
  4021f8:	68bb      	ldr	r3, [r7, #8]
  4021fa:	442b      	add	r3, r5
  4021fc:	4298      	cmp	r0, r3
  4021fe:	d004      	beq.n	40220a <_malloc_trim_r+0x46>
  402200:	4630      	mov	r0, r6
  402202:	f000 ff0f 	bl	403024 <__malloc_unlock>
  402206:	2000      	movs	r0, #0
  402208:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40220a:	4630      	mov	r0, r6
  40220c:	4261      	negs	r1, r4
  40220e:	f001 f901 	bl	403414 <_sbrk_r>
  402212:	3001      	adds	r0, #1
  402214:	d00d      	beq.n	402232 <_malloc_trim_r+0x6e>
  402216:	4b10      	ldr	r3, [pc, #64]	; (402258 <_malloc_trim_r+0x94>)
  402218:	68ba      	ldr	r2, [r7, #8]
  40221a:	6819      	ldr	r1, [r3, #0]
  40221c:	1b2d      	subs	r5, r5, r4
  40221e:	f045 0501 	orr.w	r5, r5, #1
  402222:	4630      	mov	r0, r6
  402224:	1b09      	subs	r1, r1, r4
  402226:	6055      	str	r5, [r2, #4]
  402228:	6019      	str	r1, [r3, #0]
  40222a:	f000 fefb 	bl	403024 <__malloc_unlock>
  40222e:	2001      	movs	r0, #1
  402230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402232:	4630      	mov	r0, r6
  402234:	2100      	movs	r1, #0
  402236:	f001 f8ed 	bl	403414 <_sbrk_r>
  40223a:	68ba      	ldr	r2, [r7, #8]
  40223c:	1a83      	subs	r3, r0, r2
  40223e:	2b0f      	cmp	r3, #15
  402240:	ddde      	ble.n	402200 <_malloc_trim_r+0x3c>
  402242:	4c06      	ldr	r4, [pc, #24]	; (40225c <_malloc_trim_r+0x98>)
  402244:	4904      	ldr	r1, [pc, #16]	; (402258 <_malloc_trim_r+0x94>)
  402246:	6824      	ldr	r4, [r4, #0]
  402248:	f043 0301 	orr.w	r3, r3, #1
  40224c:	1b00      	subs	r0, r0, r4
  40224e:	6053      	str	r3, [r2, #4]
  402250:	6008      	str	r0, [r1, #0]
  402252:	e7d5      	b.n	402200 <_malloc_trim_r+0x3c>
  402254:	20000434 	.word	0x20000434
  402258:	200008ec 	.word	0x200008ec
  40225c:	20000840 	.word	0x20000840

00402260 <_free_r>:
  402260:	2900      	cmp	r1, #0
  402262:	d04e      	beq.n	402302 <_free_r+0xa2>
  402264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402268:	460c      	mov	r4, r1
  40226a:	4680      	mov	r8, r0
  40226c:	f000 fed8 	bl	403020 <__malloc_lock>
  402270:	f854 7c04 	ldr.w	r7, [r4, #-4]
  402274:	4962      	ldr	r1, [pc, #392]	; (402400 <_free_r+0x1a0>)
  402276:	f027 0201 	bic.w	r2, r7, #1
  40227a:	f1a4 0508 	sub.w	r5, r4, #8
  40227e:	18ab      	adds	r3, r5, r2
  402280:	688e      	ldr	r6, [r1, #8]
  402282:	6858      	ldr	r0, [r3, #4]
  402284:	429e      	cmp	r6, r3
  402286:	f020 0003 	bic.w	r0, r0, #3
  40228a:	d05a      	beq.n	402342 <_free_r+0xe2>
  40228c:	07fe      	lsls	r6, r7, #31
  40228e:	6058      	str	r0, [r3, #4]
  402290:	d40b      	bmi.n	4022aa <_free_r+0x4a>
  402292:	f854 7c08 	ldr.w	r7, [r4, #-8]
  402296:	1bed      	subs	r5, r5, r7
  402298:	f101 0e08 	add.w	lr, r1, #8
  40229c:	68ac      	ldr	r4, [r5, #8]
  40229e:	4574      	cmp	r4, lr
  4022a0:	443a      	add	r2, r7
  4022a2:	d067      	beq.n	402374 <_free_r+0x114>
  4022a4:	68ef      	ldr	r7, [r5, #12]
  4022a6:	60e7      	str	r7, [r4, #12]
  4022a8:	60bc      	str	r4, [r7, #8]
  4022aa:	181c      	adds	r4, r3, r0
  4022ac:	6864      	ldr	r4, [r4, #4]
  4022ae:	07e4      	lsls	r4, r4, #31
  4022b0:	d40c      	bmi.n	4022cc <_free_r+0x6c>
  4022b2:	4f54      	ldr	r7, [pc, #336]	; (402404 <_free_r+0x1a4>)
  4022b4:	689c      	ldr	r4, [r3, #8]
  4022b6:	42bc      	cmp	r4, r7
  4022b8:	4402      	add	r2, r0
  4022ba:	d07c      	beq.n	4023b6 <_free_r+0x156>
  4022bc:	68d8      	ldr	r0, [r3, #12]
  4022be:	60e0      	str	r0, [r4, #12]
  4022c0:	f042 0301 	orr.w	r3, r2, #1
  4022c4:	6084      	str	r4, [r0, #8]
  4022c6:	606b      	str	r3, [r5, #4]
  4022c8:	50aa      	str	r2, [r5, r2]
  4022ca:	e003      	b.n	4022d4 <_free_r+0x74>
  4022cc:	f042 0301 	orr.w	r3, r2, #1
  4022d0:	606b      	str	r3, [r5, #4]
  4022d2:	50aa      	str	r2, [r5, r2]
  4022d4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4022d8:	d214      	bcs.n	402304 <_free_r+0xa4>
  4022da:	08d2      	lsrs	r2, r2, #3
  4022dc:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  4022e0:	6848      	ldr	r0, [r1, #4]
  4022e2:	689f      	ldr	r7, [r3, #8]
  4022e4:	60af      	str	r7, [r5, #8]
  4022e6:	1092      	asrs	r2, r2, #2
  4022e8:	2401      	movs	r4, #1
  4022ea:	fa04 f202 	lsl.w	r2, r4, r2
  4022ee:	4310      	orrs	r0, r2
  4022f0:	60eb      	str	r3, [r5, #12]
  4022f2:	6048      	str	r0, [r1, #4]
  4022f4:	609d      	str	r5, [r3, #8]
  4022f6:	60fd      	str	r5, [r7, #12]
  4022f8:	4640      	mov	r0, r8
  4022fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4022fe:	f000 be91 	b.w	403024 <__malloc_unlock>
  402302:	4770      	bx	lr
  402304:	0a53      	lsrs	r3, r2, #9
  402306:	2b04      	cmp	r3, #4
  402308:	d847      	bhi.n	40239a <_free_r+0x13a>
  40230a:	0993      	lsrs	r3, r2, #6
  40230c:	f103 0438 	add.w	r4, r3, #56	; 0x38
  402310:	0060      	lsls	r0, r4, #1
  402312:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  402316:	493a      	ldr	r1, [pc, #232]	; (402400 <_free_r+0x1a0>)
  402318:	6883      	ldr	r3, [r0, #8]
  40231a:	4283      	cmp	r3, r0
  40231c:	d043      	beq.n	4023a6 <_free_r+0x146>
  40231e:	6859      	ldr	r1, [r3, #4]
  402320:	f021 0103 	bic.w	r1, r1, #3
  402324:	4291      	cmp	r1, r2
  402326:	d902      	bls.n	40232e <_free_r+0xce>
  402328:	689b      	ldr	r3, [r3, #8]
  40232a:	4298      	cmp	r0, r3
  40232c:	d1f7      	bne.n	40231e <_free_r+0xbe>
  40232e:	68da      	ldr	r2, [r3, #12]
  402330:	60ea      	str	r2, [r5, #12]
  402332:	60ab      	str	r3, [r5, #8]
  402334:	4640      	mov	r0, r8
  402336:	6095      	str	r5, [r2, #8]
  402338:	60dd      	str	r5, [r3, #12]
  40233a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40233e:	f000 be71 	b.w	403024 <__malloc_unlock>
  402342:	07ff      	lsls	r7, r7, #31
  402344:	4402      	add	r2, r0
  402346:	d407      	bmi.n	402358 <_free_r+0xf8>
  402348:	f854 3c08 	ldr.w	r3, [r4, #-8]
  40234c:	1aed      	subs	r5, r5, r3
  40234e:	441a      	add	r2, r3
  402350:	68a8      	ldr	r0, [r5, #8]
  402352:	68eb      	ldr	r3, [r5, #12]
  402354:	60c3      	str	r3, [r0, #12]
  402356:	6098      	str	r0, [r3, #8]
  402358:	4b2b      	ldr	r3, [pc, #172]	; (402408 <_free_r+0x1a8>)
  40235a:	681b      	ldr	r3, [r3, #0]
  40235c:	f042 0001 	orr.w	r0, r2, #1
  402360:	429a      	cmp	r2, r3
  402362:	6068      	str	r0, [r5, #4]
  402364:	608d      	str	r5, [r1, #8]
  402366:	d3c7      	bcc.n	4022f8 <_free_r+0x98>
  402368:	4b28      	ldr	r3, [pc, #160]	; (40240c <_free_r+0x1ac>)
  40236a:	4640      	mov	r0, r8
  40236c:	6819      	ldr	r1, [r3, #0]
  40236e:	f7ff ff29 	bl	4021c4 <_malloc_trim_r>
  402372:	e7c1      	b.n	4022f8 <_free_r+0x98>
  402374:	1819      	adds	r1, r3, r0
  402376:	6849      	ldr	r1, [r1, #4]
  402378:	07c9      	lsls	r1, r1, #31
  40237a:	d409      	bmi.n	402390 <_free_r+0x130>
  40237c:	68d9      	ldr	r1, [r3, #12]
  40237e:	689b      	ldr	r3, [r3, #8]
  402380:	4402      	add	r2, r0
  402382:	f042 0001 	orr.w	r0, r2, #1
  402386:	60d9      	str	r1, [r3, #12]
  402388:	608b      	str	r3, [r1, #8]
  40238a:	6068      	str	r0, [r5, #4]
  40238c:	50aa      	str	r2, [r5, r2]
  40238e:	e7b3      	b.n	4022f8 <_free_r+0x98>
  402390:	f042 0301 	orr.w	r3, r2, #1
  402394:	606b      	str	r3, [r5, #4]
  402396:	50aa      	str	r2, [r5, r2]
  402398:	e7ae      	b.n	4022f8 <_free_r+0x98>
  40239a:	2b14      	cmp	r3, #20
  40239c:	d814      	bhi.n	4023c8 <_free_r+0x168>
  40239e:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  4023a2:	0060      	lsls	r0, r4, #1
  4023a4:	e7b5      	b.n	402312 <_free_r+0xb2>
  4023a6:	684a      	ldr	r2, [r1, #4]
  4023a8:	10a4      	asrs	r4, r4, #2
  4023aa:	2001      	movs	r0, #1
  4023ac:	40a0      	lsls	r0, r4
  4023ae:	4302      	orrs	r2, r0
  4023b0:	604a      	str	r2, [r1, #4]
  4023b2:	461a      	mov	r2, r3
  4023b4:	e7bc      	b.n	402330 <_free_r+0xd0>
  4023b6:	f042 0301 	orr.w	r3, r2, #1
  4023ba:	614d      	str	r5, [r1, #20]
  4023bc:	610d      	str	r5, [r1, #16]
  4023be:	60ec      	str	r4, [r5, #12]
  4023c0:	60ac      	str	r4, [r5, #8]
  4023c2:	606b      	str	r3, [r5, #4]
  4023c4:	50aa      	str	r2, [r5, r2]
  4023c6:	e797      	b.n	4022f8 <_free_r+0x98>
  4023c8:	2b54      	cmp	r3, #84	; 0x54
  4023ca:	d804      	bhi.n	4023d6 <_free_r+0x176>
  4023cc:	0b13      	lsrs	r3, r2, #12
  4023ce:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  4023d2:	0060      	lsls	r0, r4, #1
  4023d4:	e79d      	b.n	402312 <_free_r+0xb2>
  4023d6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4023da:	d804      	bhi.n	4023e6 <_free_r+0x186>
  4023dc:	0bd3      	lsrs	r3, r2, #15
  4023de:	f103 0477 	add.w	r4, r3, #119	; 0x77
  4023e2:	0060      	lsls	r0, r4, #1
  4023e4:	e795      	b.n	402312 <_free_r+0xb2>
  4023e6:	f240 5054 	movw	r0, #1364	; 0x554
  4023ea:	4283      	cmp	r3, r0
  4023ec:	d804      	bhi.n	4023f8 <_free_r+0x198>
  4023ee:	0c93      	lsrs	r3, r2, #18
  4023f0:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  4023f4:	0060      	lsls	r0, r4, #1
  4023f6:	e78c      	b.n	402312 <_free_r+0xb2>
  4023f8:	20fc      	movs	r0, #252	; 0xfc
  4023fa:	247e      	movs	r4, #126	; 0x7e
  4023fc:	e789      	b.n	402312 <_free_r+0xb2>
  4023fe:	bf00      	nop
  402400:	20000434 	.word	0x20000434
  402404:	2000043c 	.word	0x2000043c
  402408:	2000083c 	.word	0x2000083c
  40240c:	200008e8 	.word	0x200008e8

00402410 <__sfvwrite_r>:
  402410:	6893      	ldr	r3, [r2, #8]
  402412:	2b00      	cmp	r3, #0
  402414:	d07a      	beq.n	40250c <__sfvwrite_r+0xfc>
  402416:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40241a:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  40241e:	f01e 0f08 	tst.w	lr, #8
  402422:	b083      	sub	sp, #12
  402424:	460c      	mov	r4, r1
  402426:	4681      	mov	r9, r0
  402428:	4616      	mov	r6, r2
  40242a:	d026      	beq.n	40247a <__sfvwrite_r+0x6a>
  40242c:	690b      	ldr	r3, [r1, #16]
  40242e:	b323      	cbz	r3, 40247a <__sfvwrite_r+0x6a>
  402430:	f00e 0802 	and.w	r8, lr, #2
  402434:	fa1f f088 	uxth.w	r0, r8
  402438:	6835      	ldr	r5, [r6, #0]
  40243a:	b370      	cbz	r0, 40249a <__sfvwrite_r+0x8a>
  40243c:	f04f 0a00 	mov.w	sl, #0
  402440:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 402724 <__sfvwrite_r+0x314>
  402444:	46d0      	mov	r8, sl
  402446:	45d8      	cmp	r8, fp
  402448:	4643      	mov	r3, r8
  40244a:	4652      	mov	r2, sl
  40244c:	bf28      	it	cs
  40244e:	465b      	movcs	r3, fp
  402450:	4648      	mov	r0, r9
  402452:	f1b8 0f00 	cmp.w	r8, #0
  402456:	d053      	beq.n	402500 <__sfvwrite_r+0xf0>
  402458:	69e1      	ldr	r1, [r4, #28]
  40245a:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40245c:	47b8      	blx	r7
  40245e:	2800      	cmp	r0, #0
  402460:	dd73      	ble.n	40254a <__sfvwrite_r+0x13a>
  402462:	68b3      	ldr	r3, [r6, #8]
  402464:	1a1b      	subs	r3, r3, r0
  402466:	4482      	add	sl, r0
  402468:	ebc0 0808 	rsb	r8, r0, r8
  40246c:	60b3      	str	r3, [r6, #8]
  40246e:	2b00      	cmp	r3, #0
  402470:	d1e9      	bne.n	402446 <__sfvwrite_r+0x36>
  402472:	2000      	movs	r0, #0
  402474:	b003      	add	sp, #12
  402476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40247a:	4648      	mov	r0, r9
  40247c:	4621      	mov	r1, r4
  40247e:	f7ff fcd1 	bl	401e24 <__swsetup_r>
  402482:	2800      	cmp	r0, #0
  402484:	f040 8145 	bne.w	402712 <__sfvwrite_r+0x302>
  402488:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  40248c:	6835      	ldr	r5, [r6, #0]
  40248e:	f00e 0802 	and.w	r8, lr, #2
  402492:	fa1f f088 	uxth.w	r0, r8
  402496:	2800      	cmp	r0, #0
  402498:	d1d0      	bne.n	40243c <__sfvwrite_r+0x2c>
  40249a:	f01e 0b01 	ands.w	fp, lr, #1
  40249e:	d15d      	bne.n	40255c <__sfvwrite_r+0x14c>
  4024a0:	46d8      	mov	r8, fp
  4024a2:	f1b8 0f00 	cmp.w	r8, #0
  4024a6:	d025      	beq.n	4024f4 <__sfvwrite_r+0xe4>
  4024a8:	f41e 7f00 	tst.w	lr, #512	; 0x200
  4024ac:	68a7      	ldr	r7, [r4, #8]
  4024ae:	d02f      	beq.n	402510 <__sfvwrite_r+0x100>
  4024b0:	45b8      	cmp	r8, r7
  4024b2:	46ba      	mov	sl, r7
  4024b4:	f0c0 80a9 	bcc.w	40260a <__sfvwrite_r+0x1fa>
  4024b8:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  4024bc:	f040 80b6 	bne.w	40262c <__sfvwrite_r+0x21c>
  4024c0:	6820      	ldr	r0, [r4, #0]
  4024c2:	4652      	mov	r2, sl
  4024c4:	4659      	mov	r1, fp
  4024c6:	f000 fd47 	bl	402f58 <memmove>
  4024ca:	68a0      	ldr	r0, [r4, #8]
  4024cc:	6822      	ldr	r2, [r4, #0]
  4024ce:	1bc0      	subs	r0, r0, r7
  4024d0:	eb02 030a 	add.w	r3, r2, sl
  4024d4:	60a0      	str	r0, [r4, #8]
  4024d6:	6023      	str	r3, [r4, #0]
  4024d8:	4640      	mov	r0, r8
  4024da:	68b3      	ldr	r3, [r6, #8]
  4024dc:	1a1b      	subs	r3, r3, r0
  4024de:	4483      	add	fp, r0
  4024e0:	ebc0 0808 	rsb	r8, r0, r8
  4024e4:	60b3      	str	r3, [r6, #8]
  4024e6:	2b00      	cmp	r3, #0
  4024e8:	d0c3      	beq.n	402472 <__sfvwrite_r+0x62>
  4024ea:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  4024ee:	f1b8 0f00 	cmp.w	r8, #0
  4024f2:	d1d9      	bne.n	4024a8 <__sfvwrite_r+0x98>
  4024f4:	f8d5 b000 	ldr.w	fp, [r5]
  4024f8:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4024fc:	3508      	adds	r5, #8
  4024fe:	e7d0      	b.n	4024a2 <__sfvwrite_r+0x92>
  402500:	f8d5 a000 	ldr.w	sl, [r5]
  402504:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402508:	3508      	adds	r5, #8
  40250a:	e79c      	b.n	402446 <__sfvwrite_r+0x36>
  40250c:	2000      	movs	r0, #0
  40250e:	4770      	bx	lr
  402510:	6820      	ldr	r0, [r4, #0]
  402512:	6923      	ldr	r3, [r4, #16]
  402514:	4298      	cmp	r0, r3
  402516:	d803      	bhi.n	402520 <__sfvwrite_r+0x110>
  402518:	6962      	ldr	r2, [r4, #20]
  40251a:	4590      	cmp	r8, r2
  40251c:	f080 80b9 	bcs.w	402692 <__sfvwrite_r+0x282>
  402520:	4547      	cmp	r7, r8
  402522:	bf28      	it	cs
  402524:	4647      	movcs	r7, r8
  402526:	463a      	mov	r2, r7
  402528:	4659      	mov	r1, fp
  40252a:	f000 fd15 	bl	402f58 <memmove>
  40252e:	68a3      	ldr	r3, [r4, #8]
  402530:	6822      	ldr	r2, [r4, #0]
  402532:	1bdb      	subs	r3, r3, r7
  402534:	443a      	add	r2, r7
  402536:	60a3      	str	r3, [r4, #8]
  402538:	6022      	str	r2, [r4, #0]
  40253a:	2b00      	cmp	r3, #0
  40253c:	d14a      	bne.n	4025d4 <__sfvwrite_r+0x1c4>
  40253e:	4648      	mov	r0, r9
  402540:	4621      	mov	r1, r4
  402542:	f7ff fd8b 	bl	40205c <_fflush_r>
  402546:	2800      	cmp	r0, #0
  402548:	d044      	beq.n	4025d4 <__sfvwrite_r+0x1c4>
  40254a:	89a3      	ldrh	r3, [r4, #12]
  40254c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402550:	f04f 30ff 	mov.w	r0, #4294967295
  402554:	81a3      	strh	r3, [r4, #12]
  402556:	b003      	add	sp, #12
  402558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40255c:	4680      	mov	r8, r0
  40255e:	9000      	str	r0, [sp, #0]
  402560:	4683      	mov	fp, r0
  402562:	4682      	mov	sl, r0
  402564:	f1ba 0f00 	cmp.w	sl, #0
  402568:	d02c      	beq.n	4025c4 <__sfvwrite_r+0x1b4>
  40256a:	9b00      	ldr	r3, [sp, #0]
  40256c:	2b00      	cmp	r3, #0
  40256e:	d050      	beq.n	402612 <__sfvwrite_r+0x202>
  402570:	6820      	ldr	r0, [r4, #0]
  402572:	6921      	ldr	r1, [r4, #16]
  402574:	f8d4 e008 	ldr.w	lr, [r4, #8]
  402578:	6962      	ldr	r2, [r4, #20]
  40257a:	45d0      	cmp	r8, sl
  40257c:	4643      	mov	r3, r8
  40257e:	bf28      	it	cs
  402580:	4653      	movcs	r3, sl
  402582:	4288      	cmp	r0, r1
  402584:	461f      	mov	r7, r3
  402586:	d904      	bls.n	402592 <__sfvwrite_r+0x182>
  402588:	eb0e 0c02 	add.w	ip, lr, r2
  40258c:	4563      	cmp	r3, ip
  40258e:	f300 8092 	bgt.w	4026b6 <__sfvwrite_r+0x2a6>
  402592:	4293      	cmp	r3, r2
  402594:	db20      	blt.n	4025d8 <__sfvwrite_r+0x1c8>
  402596:	4613      	mov	r3, r2
  402598:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40259a:	69e1      	ldr	r1, [r4, #28]
  40259c:	4648      	mov	r0, r9
  40259e:	465a      	mov	r2, fp
  4025a0:	47b8      	blx	r7
  4025a2:	1e07      	subs	r7, r0, #0
  4025a4:	ddd1      	ble.n	40254a <__sfvwrite_r+0x13a>
  4025a6:	ebb8 0807 	subs.w	r8, r8, r7
  4025aa:	d025      	beq.n	4025f8 <__sfvwrite_r+0x1e8>
  4025ac:	68b3      	ldr	r3, [r6, #8]
  4025ae:	1bdb      	subs	r3, r3, r7
  4025b0:	44bb      	add	fp, r7
  4025b2:	ebc7 0a0a 	rsb	sl, r7, sl
  4025b6:	60b3      	str	r3, [r6, #8]
  4025b8:	2b00      	cmp	r3, #0
  4025ba:	f43f af5a 	beq.w	402472 <__sfvwrite_r+0x62>
  4025be:	f1ba 0f00 	cmp.w	sl, #0
  4025c2:	d1d2      	bne.n	40256a <__sfvwrite_r+0x15a>
  4025c4:	2300      	movs	r3, #0
  4025c6:	f8d5 b000 	ldr.w	fp, [r5]
  4025ca:	f8d5 a004 	ldr.w	sl, [r5, #4]
  4025ce:	9300      	str	r3, [sp, #0]
  4025d0:	3508      	adds	r5, #8
  4025d2:	e7c7      	b.n	402564 <__sfvwrite_r+0x154>
  4025d4:	4638      	mov	r0, r7
  4025d6:	e780      	b.n	4024da <__sfvwrite_r+0xca>
  4025d8:	461a      	mov	r2, r3
  4025da:	4659      	mov	r1, fp
  4025dc:	9301      	str	r3, [sp, #4]
  4025de:	f000 fcbb 	bl	402f58 <memmove>
  4025e2:	68a2      	ldr	r2, [r4, #8]
  4025e4:	6821      	ldr	r1, [r4, #0]
  4025e6:	9b01      	ldr	r3, [sp, #4]
  4025e8:	ebb8 0807 	subs.w	r8, r8, r7
  4025ec:	eba2 0203 	sub.w	r2, r2, r3
  4025f0:	440b      	add	r3, r1
  4025f2:	60a2      	str	r2, [r4, #8]
  4025f4:	6023      	str	r3, [r4, #0]
  4025f6:	d1d9      	bne.n	4025ac <__sfvwrite_r+0x19c>
  4025f8:	4648      	mov	r0, r9
  4025fa:	4621      	mov	r1, r4
  4025fc:	f7ff fd2e 	bl	40205c <_fflush_r>
  402600:	2800      	cmp	r0, #0
  402602:	d1a2      	bne.n	40254a <__sfvwrite_r+0x13a>
  402604:	f8cd 8000 	str.w	r8, [sp]
  402608:	e7d0      	b.n	4025ac <__sfvwrite_r+0x19c>
  40260a:	6820      	ldr	r0, [r4, #0]
  40260c:	4647      	mov	r7, r8
  40260e:	46c2      	mov	sl, r8
  402610:	e757      	b.n	4024c2 <__sfvwrite_r+0xb2>
  402612:	4658      	mov	r0, fp
  402614:	210a      	movs	r1, #10
  402616:	4652      	mov	r2, sl
  402618:	f000 fbba 	bl	402d90 <memchr>
  40261c:	2800      	cmp	r0, #0
  40261e:	d073      	beq.n	402708 <__sfvwrite_r+0x2f8>
  402620:	3001      	adds	r0, #1
  402622:	2301      	movs	r3, #1
  402624:	ebcb 0800 	rsb	r8, fp, r0
  402628:	9300      	str	r3, [sp, #0]
  40262a:	e7a1      	b.n	402570 <__sfvwrite_r+0x160>
  40262c:	6967      	ldr	r7, [r4, #20]
  40262e:	6921      	ldr	r1, [r4, #16]
  402630:	6823      	ldr	r3, [r4, #0]
  402632:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  402636:	1a5b      	subs	r3, r3, r1
  402638:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40263c:	1c58      	adds	r0, r3, #1
  40263e:	107f      	asrs	r7, r7, #1
  402640:	4440      	add	r0, r8
  402642:	4287      	cmp	r7, r0
  402644:	463a      	mov	r2, r7
  402646:	bf3c      	itt	cc
  402648:	4607      	movcc	r7, r0
  40264a:	463a      	movcc	r2, r7
  40264c:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  402650:	9300      	str	r3, [sp, #0]
  402652:	d046      	beq.n	4026e2 <__sfvwrite_r+0x2d2>
  402654:	4611      	mov	r1, r2
  402656:	4648      	mov	r0, r9
  402658:	f000 f908 	bl	40286c <_malloc_r>
  40265c:	9b00      	ldr	r3, [sp, #0]
  40265e:	4682      	mov	sl, r0
  402660:	2800      	cmp	r0, #0
  402662:	d059      	beq.n	402718 <__sfvwrite_r+0x308>
  402664:	461a      	mov	r2, r3
  402666:	6921      	ldr	r1, [r4, #16]
  402668:	9300      	str	r3, [sp, #0]
  40266a:	f000 fbdb 	bl	402e24 <memcpy>
  40266e:	89a2      	ldrh	r2, [r4, #12]
  402670:	9b00      	ldr	r3, [sp, #0]
  402672:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  402676:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40267a:	81a2      	strh	r2, [r4, #12]
  40267c:	eb0a 0003 	add.w	r0, sl, r3
  402680:	1afb      	subs	r3, r7, r3
  402682:	f8c4 a010 	str.w	sl, [r4, #16]
  402686:	6167      	str	r7, [r4, #20]
  402688:	6020      	str	r0, [r4, #0]
  40268a:	60a3      	str	r3, [r4, #8]
  40268c:	4647      	mov	r7, r8
  40268e:	46c2      	mov	sl, r8
  402690:	e717      	b.n	4024c2 <__sfvwrite_r+0xb2>
  402692:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  402696:	4543      	cmp	r3, r8
  402698:	bf28      	it	cs
  40269a:	4643      	movcs	r3, r8
  40269c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40269e:	fb93 f3f2 	sdiv	r3, r3, r2
  4026a2:	4648      	mov	r0, r9
  4026a4:	fb03 f302 	mul.w	r3, r3, r2
  4026a8:	69e1      	ldr	r1, [r4, #28]
  4026aa:	465a      	mov	r2, fp
  4026ac:	47b8      	blx	r7
  4026ae:	2800      	cmp	r0, #0
  4026b0:	f73f af13 	bgt.w	4024da <__sfvwrite_r+0xca>
  4026b4:	e749      	b.n	40254a <__sfvwrite_r+0x13a>
  4026b6:	4662      	mov	r2, ip
  4026b8:	4659      	mov	r1, fp
  4026ba:	f8cd c004 	str.w	ip, [sp, #4]
  4026be:	f000 fc4b 	bl	402f58 <memmove>
  4026c2:	6823      	ldr	r3, [r4, #0]
  4026c4:	f8dd c004 	ldr.w	ip, [sp, #4]
  4026c8:	4463      	add	r3, ip
  4026ca:	6023      	str	r3, [r4, #0]
  4026cc:	4648      	mov	r0, r9
  4026ce:	4621      	mov	r1, r4
  4026d0:	f7ff fcc4 	bl	40205c <_fflush_r>
  4026d4:	f8dd c004 	ldr.w	ip, [sp, #4]
  4026d8:	2800      	cmp	r0, #0
  4026da:	f47f af36 	bne.w	40254a <__sfvwrite_r+0x13a>
  4026de:	4667      	mov	r7, ip
  4026e0:	e761      	b.n	4025a6 <__sfvwrite_r+0x196>
  4026e2:	4648      	mov	r0, r9
  4026e4:	f000 fca0 	bl	403028 <_realloc_r>
  4026e8:	9b00      	ldr	r3, [sp, #0]
  4026ea:	4682      	mov	sl, r0
  4026ec:	2800      	cmp	r0, #0
  4026ee:	d1c5      	bne.n	40267c <__sfvwrite_r+0x26c>
  4026f0:	4648      	mov	r0, r9
  4026f2:	6921      	ldr	r1, [r4, #16]
  4026f4:	f7ff fdb4 	bl	402260 <_free_r>
  4026f8:	89a3      	ldrh	r3, [r4, #12]
  4026fa:	220c      	movs	r2, #12
  4026fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402700:	b29b      	uxth	r3, r3
  402702:	f8c9 2000 	str.w	r2, [r9]
  402706:	e721      	b.n	40254c <__sfvwrite_r+0x13c>
  402708:	2301      	movs	r3, #1
  40270a:	f10a 0801 	add.w	r8, sl, #1
  40270e:	9300      	str	r3, [sp, #0]
  402710:	e72e      	b.n	402570 <__sfvwrite_r+0x160>
  402712:	f04f 30ff 	mov.w	r0, #4294967295
  402716:	e6ad      	b.n	402474 <__sfvwrite_r+0x64>
  402718:	230c      	movs	r3, #12
  40271a:	f8c9 3000 	str.w	r3, [r9]
  40271e:	89a3      	ldrh	r3, [r4, #12]
  402720:	e714      	b.n	40254c <__sfvwrite_r+0x13c>
  402722:	bf00      	nop
  402724:	7ffffc00 	.word	0x7ffffc00

00402728 <_fwalk_reent>:
  402728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40272c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402730:	d01f      	beq.n	402772 <_fwalk_reent+0x4a>
  402732:	4688      	mov	r8, r1
  402734:	4606      	mov	r6, r0
  402736:	f04f 0900 	mov.w	r9, #0
  40273a:	687d      	ldr	r5, [r7, #4]
  40273c:	68bc      	ldr	r4, [r7, #8]
  40273e:	3d01      	subs	r5, #1
  402740:	d411      	bmi.n	402766 <_fwalk_reent+0x3e>
  402742:	89a3      	ldrh	r3, [r4, #12]
  402744:	2b01      	cmp	r3, #1
  402746:	f105 35ff 	add.w	r5, r5, #4294967295
  40274a:	d908      	bls.n	40275e <_fwalk_reent+0x36>
  40274c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402750:	3301      	adds	r3, #1
  402752:	4621      	mov	r1, r4
  402754:	4630      	mov	r0, r6
  402756:	d002      	beq.n	40275e <_fwalk_reent+0x36>
  402758:	47c0      	blx	r8
  40275a:	ea49 0900 	orr.w	r9, r9, r0
  40275e:	1c6b      	adds	r3, r5, #1
  402760:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402764:	d1ed      	bne.n	402742 <_fwalk_reent+0x1a>
  402766:	683f      	ldr	r7, [r7, #0]
  402768:	2f00      	cmp	r7, #0
  40276a:	d1e6      	bne.n	40273a <_fwalk_reent+0x12>
  40276c:	4648      	mov	r0, r9
  40276e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402772:	46b9      	mov	r9, r7
  402774:	4648      	mov	r0, r9
  402776:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40277a:	bf00      	nop

0040277c <__smakebuf_r>:
  40277c:	898b      	ldrh	r3, [r1, #12]
  40277e:	b29a      	uxth	r2, r3
  402780:	f012 0f02 	tst.w	r2, #2
  402784:	d13c      	bne.n	402800 <__smakebuf_r+0x84>
  402786:	b5f0      	push	{r4, r5, r6, r7, lr}
  402788:	460c      	mov	r4, r1
  40278a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40278e:	2900      	cmp	r1, #0
  402790:	b091      	sub	sp, #68	; 0x44
  402792:	4605      	mov	r5, r0
  402794:	db19      	blt.n	4027ca <__smakebuf_r+0x4e>
  402796:	aa01      	add	r2, sp, #4
  402798:	f000 ff4a 	bl	403630 <_fstat_r>
  40279c:	2800      	cmp	r0, #0
  40279e:	db12      	blt.n	4027c6 <__smakebuf_r+0x4a>
  4027a0:	9b02      	ldr	r3, [sp, #8]
  4027a2:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  4027a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  4027aa:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  4027ae:	fab7 f787 	clz	r7, r7
  4027b2:	ea4f 1757 	mov.w	r7, r7, lsr #5
  4027b6:	d02a      	beq.n	40280e <__smakebuf_r+0x92>
  4027b8:	89a3      	ldrh	r3, [r4, #12]
  4027ba:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4027be:	81a3      	strh	r3, [r4, #12]
  4027c0:	f44f 6680 	mov.w	r6, #1024	; 0x400
  4027c4:	e00b      	b.n	4027de <__smakebuf_r+0x62>
  4027c6:	89a3      	ldrh	r3, [r4, #12]
  4027c8:	b29a      	uxth	r2, r3
  4027ca:	f012 0f80 	tst.w	r2, #128	; 0x80
  4027ce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4027d2:	81a3      	strh	r3, [r4, #12]
  4027d4:	bf0c      	ite	eq
  4027d6:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  4027da:	2640      	movne	r6, #64	; 0x40
  4027dc:	2700      	movs	r7, #0
  4027de:	4628      	mov	r0, r5
  4027e0:	4631      	mov	r1, r6
  4027e2:	f000 f843 	bl	40286c <_malloc_r>
  4027e6:	89a3      	ldrh	r3, [r4, #12]
  4027e8:	b340      	cbz	r0, 40283c <__smakebuf_r+0xc0>
  4027ea:	4a1a      	ldr	r2, [pc, #104]	; (402854 <__smakebuf_r+0xd8>)
  4027ec:	63ea      	str	r2, [r5, #60]	; 0x3c
  4027ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4027f2:	81a3      	strh	r3, [r4, #12]
  4027f4:	6020      	str	r0, [r4, #0]
  4027f6:	6120      	str	r0, [r4, #16]
  4027f8:	6166      	str	r6, [r4, #20]
  4027fa:	b99f      	cbnz	r7, 402824 <__smakebuf_r+0xa8>
  4027fc:	b011      	add	sp, #68	; 0x44
  4027fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402800:	f101 0343 	add.w	r3, r1, #67	; 0x43
  402804:	2201      	movs	r2, #1
  402806:	600b      	str	r3, [r1, #0]
  402808:	610b      	str	r3, [r1, #16]
  40280a:	614a      	str	r2, [r1, #20]
  40280c:	4770      	bx	lr
  40280e:	4b12      	ldr	r3, [pc, #72]	; (402858 <__smakebuf_r+0xdc>)
  402810:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  402812:	429a      	cmp	r2, r3
  402814:	d1d0      	bne.n	4027b8 <__smakebuf_r+0x3c>
  402816:	89a3      	ldrh	r3, [r4, #12]
  402818:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40281c:	4333      	orrs	r3, r6
  40281e:	81a3      	strh	r3, [r4, #12]
  402820:	64e6      	str	r6, [r4, #76]	; 0x4c
  402822:	e7dc      	b.n	4027de <__smakebuf_r+0x62>
  402824:	4628      	mov	r0, r5
  402826:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40282a:	f000 ff15 	bl	403658 <_isatty_r>
  40282e:	2800      	cmp	r0, #0
  402830:	d0e4      	beq.n	4027fc <__smakebuf_r+0x80>
  402832:	89a3      	ldrh	r3, [r4, #12]
  402834:	f043 0301 	orr.w	r3, r3, #1
  402838:	81a3      	strh	r3, [r4, #12]
  40283a:	e7df      	b.n	4027fc <__smakebuf_r+0x80>
  40283c:	059a      	lsls	r2, r3, #22
  40283e:	d4dd      	bmi.n	4027fc <__smakebuf_r+0x80>
  402840:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402844:	f043 0302 	orr.w	r3, r3, #2
  402848:	2101      	movs	r1, #1
  40284a:	81a3      	strh	r3, [r4, #12]
  40284c:	6022      	str	r2, [r4, #0]
  40284e:	6122      	str	r2, [r4, #16]
  402850:	6161      	str	r1, [r4, #20]
  402852:	e7d3      	b.n	4027fc <__smakebuf_r+0x80>
  402854:	00402089 	.word	0x00402089
  402858:	00403495 	.word	0x00403495

0040285c <malloc>:
  40285c:	4b02      	ldr	r3, [pc, #8]	; (402868 <malloc+0xc>)
  40285e:	4601      	mov	r1, r0
  402860:	6818      	ldr	r0, [r3, #0]
  402862:	f000 b803 	b.w	40286c <_malloc_r>
  402866:	bf00      	nop
  402868:	20000430 	.word	0x20000430

0040286c <_malloc_r>:
  40286c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402870:	f101 050b 	add.w	r5, r1, #11
  402874:	2d16      	cmp	r5, #22
  402876:	b083      	sub	sp, #12
  402878:	4606      	mov	r6, r0
  40287a:	d927      	bls.n	4028cc <_malloc_r+0x60>
  40287c:	f035 0507 	bics.w	r5, r5, #7
  402880:	f100 80b6 	bmi.w	4029f0 <_malloc_r+0x184>
  402884:	42a9      	cmp	r1, r5
  402886:	f200 80b3 	bhi.w	4029f0 <_malloc_r+0x184>
  40288a:	f000 fbc9 	bl	403020 <__malloc_lock>
  40288e:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  402892:	d222      	bcs.n	4028da <_malloc_r+0x6e>
  402894:	4fc2      	ldr	r7, [pc, #776]	; (402ba0 <_malloc_r+0x334>)
  402896:	08e8      	lsrs	r0, r5, #3
  402898:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  40289c:	68dc      	ldr	r4, [r3, #12]
  40289e:	429c      	cmp	r4, r3
  4028a0:	f000 81c8 	beq.w	402c34 <_malloc_r+0x3c8>
  4028a4:	6863      	ldr	r3, [r4, #4]
  4028a6:	68e1      	ldr	r1, [r4, #12]
  4028a8:	68a5      	ldr	r5, [r4, #8]
  4028aa:	f023 0303 	bic.w	r3, r3, #3
  4028ae:	4423      	add	r3, r4
  4028b0:	4630      	mov	r0, r6
  4028b2:	685a      	ldr	r2, [r3, #4]
  4028b4:	60e9      	str	r1, [r5, #12]
  4028b6:	f042 0201 	orr.w	r2, r2, #1
  4028ba:	608d      	str	r5, [r1, #8]
  4028bc:	605a      	str	r2, [r3, #4]
  4028be:	f000 fbb1 	bl	403024 <__malloc_unlock>
  4028c2:	3408      	adds	r4, #8
  4028c4:	4620      	mov	r0, r4
  4028c6:	b003      	add	sp, #12
  4028c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4028cc:	2910      	cmp	r1, #16
  4028ce:	f200 808f 	bhi.w	4029f0 <_malloc_r+0x184>
  4028d2:	f000 fba5 	bl	403020 <__malloc_lock>
  4028d6:	2510      	movs	r5, #16
  4028d8:	e7dc      	b.n	402894 <_malloc_r+0x28>
  4028da:	0a68      	lsrs	r0, r5, #9
  4028dc:	f000 808f 	beq.w	4029fe <_malloc_r+0x192>
  4028e0:	2804      	cmp	r0, #4
  4028e2:	f200 8154 	bhi.w	402b8e <_malloc_r+0x322>
  4028e6:	09a8      	lsrs	r0, r5, #6
  4028e8:	3038      	adds	r0, #56	; 0x38
  4028ea:	0041      	lsls	r1, r0, #1
  4028ec:	4fac      	ldr	r7, [pc, #688]	; (402ba0 <_malloc_r+0x334>)
  4028ee:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  4028f2:	68cc      	ldr	r4, [r1, #12]
  4028f4:	42a1      	cmp	r1, r4
  4028f6:	d106      	bne.n	402906 <_malloc_r+0x9a>
  4028f8:	e00c      	b.n	402914 <_malloc_r+0xa8>
  4028fa:	2a00      	cmp	r2, #0
  4028fc:	f280 8082 	bge.w	402a04 <_malloc_r+0x198>
  402900:	68e4      	ldr	r4, [r4, #12]
  402902:	42a1      	cmp	r1, r4
  402904:	d006      	beq.n	402914 <_malloc_r+0xa8>
  402906:	6863      	ldr	r3, [r4, #4]
  402908:	f023 0303 	bic.w	r3, r3, #3
  40290c:	1b5a      	subs	r2, r3, r5
  40290e:	2a0f      	cmp	r2, #15
  402910:	ddf3      	ble.n	4028fa <_malloc_r+0x8e>
  402912:	3801      	subs	r0, #1
  402914:	3001      	adds	r0, #1
  402916:	49a2      	ldr	r1, [pc, #648]	; (402ba0 <_malloc_r+0x334>)
  402918:	693c      	ldr	r4, [r7, #16]
  40291a:	f101 0e08 	add.w	lr, r1, #8
  40291e:	4574      	cmp	r4, lr
  402920:	f000 817d 	beq.w	402c1e <_malloc_r+0x3b2>
  402924:	6863      	ldr	r3, [r4, #4]
  402926:	f023 0303 	bic.w	r3, r3, #3
  40292a:	1b5a      	subs	r2, r3, r5
  40292c:	2a0f      	cmp	r2, #15
  40292e:	f300 8163 	bgt.w	402bf8 <_malloc_r+0x38c>
  402932:	2a00      	cmp	r2, #0
  402934:	f8c1 e014 	str.w	lr, [r1, #20]
  402938:	f8c1 e010 	str.w	lr, [r1, #16]
  40293c:	da73      	bge.n	402a26 <_malloc_r+0x1ba>
  40293e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402942:	f080 8139 	bcs.w	402bb8 <_malloc_r+0x34c>
  402946:	08db      	lsrs	r3, r3, #3
  402948:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  40294c:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  402950:	684a      	ldr	r2, [r1, #4]
  402952:	f8d8 9008 	ldr.w	r9, [r8, #8]
  402956:	f8c4 9008 	str.w	r9, [r4, #8]
  40295a:	2301      	movs	r3, #1
  40295c:	fa03 f30c 	lsl.w	r3, r3, ip
  402960:	4313      	orrs	r3, r2
  402962:	f8c4 800c 	str.w	r8, [r4, #12]
  402966:	604b      	str	r3, [r1, #4]
  402968:	f8c8 4008 	str.w	r4, [r8, #8]
  40296c:	f8c9 400c 	str.w	r4, [r9, #12]
  402970:	1082      	asrs	r2, r0, #2
  402972:	2401      	movs	r4, #1
  402974:	4094      	lsls	r4, r2
  402976:	429c      	cmp	r4, r3
  402978:	d862      	bhi.n	402a40 <_malloc_r+0x1d4>
  40297a:	4223      	tst	r3, r4
  40297c:	d106      	bne.n	40298c <_malloc_r+0x120>
  40297e:	f020 0003 	bic.w	r0, r0, #3
  402982:	0064      	lsls	r4, r4, #1
  402984:	4223      	tst	r3, r4
  402986:	f100 0004 	add.w	r0, r0, #4
  40298a:	d0fa      	beq.n	402982 <_malloc_r+0x116>
  40298c:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  402990:	46c4      	mov	ip, r8
  402992:	4681      	mov	r9, r0
  402994:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402998:	459c      	cmp	ip, r3
  40299a:	d107      	bne.n	4029ac <_malloc_r+0x140>
  40299c:	e141      	b.n	402c22 <_malloc_r+0x3b6>
  40299e:	2900      	cmp	r1, #0
  4029a0:	f280 8151 	bge.w	402c46 <_malloc_r+0x3da>
  4029a4:	68db      	ldr	r3, [r3, #12]
  4029a6:	459c      	cmp	ip, r3
  4029a8:	f000 813b 	beq.w	402c22 <_malloc_r+0x3b6>
  4029ac:	685a      	ldr	r2, [r3, #4]
  4029ae:	f022 0203 	bic.w	r2, r2, #3
  4029b2:	1b51      	subs	r1, r2, r5
  4029b4:	290f      	cmp	r1, #15
  4029b6:	ddf2      	ble.n	40299e <_malloc_r+0x132>
  4029b8:	461c      	mov	r4, r3
  4029ba:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4029be:	f854 8f08 	ldr.w	r8, [r4, #8]!
  4029c2:	195a      	adds	r2, r3, r5
  4029c4:	f045 0901 	orr.w	r9, r5, #1
  4029c8:	f041 0501 	orr.w	r5, r1, #1
  4029cc:	f8c3 9004 	str.w	r9, [r3, #4]
  4029d0:	4630      	mov	r0, r6
  4029d2:	f8c8 c00c 	str.w	ip, [r8, #12]
  4029d6:	f8cc 8008 	str.w	r8, [ip, #8]
  4029da:	617a      	str	r2, [r7, #20]
  4029dc:	613a      	str	r2, [r7, #16]
  4029de:	f8c2 e00c 	str.w	lr, [r2, #12]
  4029e2:	f8c2 e008 	str.w	lr, [r2, #8]
  4029e6:	6055      	str	r5, [r2, #4]
  4029e8:	5051      	str	r1, [r2, r1]
  4029ea:	f000 fb1b 	bl	403024 <__malloc_unlock>
  4029ee:	e769      	b.n	4028c4 <_malloc_r+0x58>
  4029f0:	2400      	movs	r4, #0
  4029f2:	230c      	movs	r3, #12
  4029f4:	4620      	mov	r0, r4
  4029f6:	6033      	str	r3, [r6, #0]
  4029f8:	b003      	add	sp, #12
  4029fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4029fe:	217e      	movs	r1, #126	; 0x7e
  402a00:	203f      	movs	r0, #63	; 0x3f
  402a02:	e773      	b.n	4028ec <_malloc_r+0x80>
  402a04:	4423      	add	r3, r4
  402a06:	68e1      	ldr	r1, [r4, #12]
  402a08:	685a      	ldr	r2, [r3, #4]
  402a0a:	68a5      	ldr	r5, [r4, #8]
  402a0c:	f042 0201 	orr.w	r2, r2, #1
  402a10:	60e9      	str	r1, [r5, #12]
  402a12:	4630      	mov	r0, r6
  402a14:	608d      	str	r5, [r1, #8]
  402a16:	605a      	str	r2, [r3, #4]
  402a18:	f000 fb04 	bl	403024 <__malloc_unlock>
  402a1c:	3408      	adds	r4, #8
  402a1e:	4620      	mov	r0, r4
  402a20:	b003      	add	sp, #12
  402a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a26:	4423      	add	r3, r4
  402a28:	4630      	mov	r0, r6
  402a2a:	685a      	ldr	r2, [r3, #4]
  402a2c:	f042 0201 	orr.w	r2, r2, #1
  402a30:	605a      	str	r2, [r3, #4]
  402a32:	f000 faf7 	bl	403024 <__malloc_unlock>
  402a36:	3408      	adds	r4, #8
  402a38:	4620      	mov	r0, r4
  402a3a:	b003      	add	sp, #12
  402a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a40:	68bc      	ldr	r4, [r7, #8]
  402a42:	6863      	ldr	r3, [r4, #4]
  402a44:	f023 0803 	bic.w	r8, r3, #3
  402a48:	4545      	cmp	r5, r8
  402a4a:	d804      	bhi.n	402a56 <_malloc_r+0x1ea>
  402a4c:	ebc5 0308 	rsb	r3, r5, r8
  402a50:	2b0f      	cmp	r3, #15
  402a52:	f300 808c 	bgt.w	402b6e <_malloc_r+0x302>
  402a56:	4b53      	ldr	r3, [pc, #332]	; (402ba4 <_malloc_r+0x338>)
  402a58:	f8df a158 	ldr.w	sl, [pc, #344]	; 402bb4 <_malloc_r+0x348>
  402a5c:	681a      	ldr	r2, [r3, #0]
  402a5e:	f8da 3000 	ldr.w	r3, [sl]
  402a62:	3301      	adds	r3, #1
  402a64:	442a      	add	r2, r5
  402a66:	eb04 0b08 	add.w	fp, r4, r8
  402a6a:	f000 8150 	beq.w	402d0e <_malloc_r+0x4a2>
  402a6e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  402a72:	320f      	adds	r2, #15
  402a74:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  402a78:	f022 020f 	bic.w	r2, r2, #15
  402a7c:	4611      	mov	r1, r2
  402a7e:	4630      	mov	r0, r6
  402a80:	9201      	str	r2, [sp, #4]
  402a82:	f000 fcc7 	bl	403414 <_sbrk_r>
  402a86:	f1b0 3fff 	cmp.w	r0, #4294967295
  402a8a:	4681      	mov	r9, r0
  402a8c:	9a01      	ldr	r2, [sp, #4]
  402a8e:	f000 8147 	beq.w	402d20 <_malloc_r+0x4b4>
  402a92:	4583      	cmp	fp, r0
  402a94:	f200 80ee 	bhi.w	402c74 <_malloc_r+0x408>
  402a98:	4b43      	ldr	r3, [pc, #268]	; (402ba8 <_malloc_r+0x33c>)
  402a9a:	6819      	ldr	r1, [r3, #0]
  402a9c:	45cb      	cmp	fp, r9
  402a9e:	4411      	add	r1, r2
  402aa0:	6019      	str	r1, [r3, #0]
  402aa2:	f000 8142 	beq.w	402d2a <_malloc_r+0x4be>
  402aa6:	f8da 0000 	ldr.w	r0, [sl]
  402aaa:	f8df e108 	ldr.w	lr, [pc, #264]	; 402bb4 <_malloc_r+0x348>
  402aae:	3001      	adds	r0, #1
  402ab0:	bf1b      	ittet	ne
  402ab2:	ebcb 0b09 	rsbne	fp, fp, r9
  402ab6:	4459      	addne	r1, fp
  402ab8:	f8ce 9000 	streq.w	r9, [lr]
  402abc:	6019      	strne	r1, [r3, #0]
  402abe:	f019 0107 	ands.w	r1, r9, #7
  402ac2:	f000 8107 	beq.w	402cd4 <_malloc_r+0x468>
  402ac6:	f1c1 0008 	rsb	r0, r1, #8
  402aca:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402ace:	4481      	add	r9, r0
  402ad0:	3108      	adds	r1, #8
  402ad2:	444a      	add	r2, r9
  402ad4:	f3c2 020b 	ubfx	r2, r2, #0, #12
  402ad8:	ebc2 0a01 	rsb	sl, r2, r1
  402adc:	4651      	mov	r1, sl
  402ade:	4630      	mov	r0, r6
  402ae0:	9301      	str	r3, [sp, #4]
  402ae2:	f000 fc97 	bl	403414 <_sbrk_r>
  402ae6:	1c43      	adds	r3, r0, #1
  402ae8:	9b01      	ldr	r3, [sp, #4]
  402aea:	f000 812c 	beq.w	402d46 <_malloc_r+0x4da>
  402aee:	ebc9 0200 	rsb	r2, r9, r0
  402af2:	4452      	add	r2, sl
  402af4:	f042 0201 	orr.w	r2, r2, #1
  402af8:	6819      	ldr	r1, [r3, #0]
  402afa:	f8c7 9008 	str.w	r9, [r7, #8]
  402afe:	4451      	add	r1, sl
  402b00:	42bc      	cmp	r4, r7
  402b02:	f8c9 2004 	str.w	r2, [r9, #4]
  402b06:	6019      	str	r1, [r3, #0]
  402b08:	f8df a09c 	ldr.w	sl, [pc, #156]	; 402ba8 <_malloc_r+0x33c>
  402b0c:	d016      	beq.n	402b3c <_malloc_r+0x2d0>
  402b0e:	f1b8 0f0f 	cmp.w	r8, #15
  402b12:	f240 80ee 	bls.w	402cf2 <_malloc_r+0x486>
  402b16:	6862      	ldr	r2, [r4, #4]
  402b18:	f1a8 030c 	sub.w	r3, r8, #12
  402b1c:	f023 0307 	bic.w	r3, r3, #7
  402b20:	18e0      	adds	r0, r4, r3
  402b22:	f002 0201 	and.w	r2, r2, #1
  402b26:	f04f 0e05 	mov.w	lr, #5
  402b2a:	431a      	orrs	r2, r3
  402b2c:	2b0f      	cmp	r3, #15
  402b2e:	6062      	str	r2, [r4, #4]
  402b30:	f8c0 e004 	str.w	lr, [r0, #4]
  402b34:	f8c0 e008 	str.w	lr, [r0, #8]
  402b38:	f200 8109 	bhi.w	402d4e <_malloc_r+0x4e2>
  402b3c:	4b1b      	ldr	r3, [pc, #108]	; (402bac <_malloc_r+0x340>)
  402b3e:	68bc      	ldr	r4, [r7, #8]
  402b40:	681a      	ldr	r2, [r3, #0]
  402b42:	4291      	cmp	r1, r2
  402b44:	bf88      	it	hi
  402b46:	6019      	strhi	r1, [r3, #0]
  402b48:	4b19      	ldr	r3, [pc, #100]	; (402bb0 <_malloc_r+0x344>)
  402b4a:	681a      	ldr	r2, [r3, #0]
  402b4c:	4291      	cmp	r1, r2
  402b4e:	6862      	ldr	r2, [r4, #4]
  402b50:	bf88      	it	hi
  402b52:	6019      	strhi	r1, [r3, #0]
  402b54:	f022 0203 	bic.w	r2, r2, #3
  402b58:	4295      	cmp	r5, r2
  402b5a:	eba2 0305 	sub.w	r3, r2, r5
  402b5e:	d801      	bhi.n	402b64 <_malloc_r+0x2f8>
  402b60:	2b0f      	cmp	r3, #15
  402b62:	dc04      	bgt.n	402b6e <_malloc_r+0x302>
  402b64:	4630      	mov	r0, r6
  402b66:	f000 fa5d 	bl	403024 <__malloc_unlock>
  402b6a:	2400      	movs	r4, #0
  402b6c:	e6aa      	b.n	4028c4 <_malloc_r+0x58>
  402b6e:	1962      	adds	r2, r4, r5
  402b70:	f043 0301 	orr.w	r3, r3, #1
  402b74:	f045 0501 	orr.w	r5, r5, #1
  402b78:	6065      	str	r5, [r4, #4]
  402b7a:	4630      	mov	r0, r6
  402b7c:	60ba      	str	r2, [r7, #8]
  402b7e:	6053      	str	r3, [r2, #4]
  402b80:	f000 fa50 	bl	403024 <__malloc_unlock>
  402b84:	3408      	adds	r4, #8
  402b86:	4620      	mov	r0, r4
  402b88:	b003      	add	sp, #12
  402b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b8e:	2814      	cmp	r0, #20
  402b90:	d968      	bls.n	402c64 <_malloc_r+0x3f8>
  402b92:	2854      	cmp	r0, #84	; 0x54
  402b94:	f200 8097 	bhi.w	402cc6 <_malloc_r+0x45a>
  402b98:	0b28      	lsrs	r0, r5, #12
  402b9a:	306e      	adds	r0, #110	; 0x6e
  402b9c:	0041      	lsls	r1, r0, #1
  402b9e:	e6a5      	b.n	4028ec <_malloc_r+0x80>
  402ba0:	20000434 	.word	0x20000434
  402ba4:	200008e8 	.word	0x200008e8
  402ba8:	200008ec 	.word	0x200008ec
  402bac:	200008e4 	.word	0x200008e4
  402bb0:	200008e0 	.word	0x200008e0
  402bb4:	20000840 	.word	0x20000840
  402bb8:	0a5a      	lsrs	r2, r3, #9
  402bba:	2a04      	cmp	r2, #4
  402bbc:	d955      	bls.n	402c6a <_malloc_r+0x3fe>
  402bbe:	2a14      	cmp	r2, #20
  402bc0:	f200 80a7 	bhi.w	402d12 <_malloc_r+0x4a6>
  402bc4:	325b      	adds	r2, #91	; 0x5b
  402bc6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402bca:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  402bce:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 402d8c <_malloc_r+0x520>
  402bd2:	f8dc 1008 	ldr.w	r1, [ip, #8]
  402bd6:	4561      	cmp	r1, ip
  402bd8:	d07f      	beq.n	402cda <_malloc_r+0x46e>
  402bda:	684a      	ldr	r2, [r1, #4]
  402bdc:	f022 0203 	bic.w	r2, r2, #3
  402be0:	4293      	cmp	r3, r2
  402be2:	d202      	bcs.n	402bea <_malloc_r+0x37e>
  402be4:	6889      	ldr	r1, [r1, #8]
  402be6:	458c      	cmp	ip, r1
  402be8:	d1f7      	bne.n	402bda <_malloc_r+0x36e>
  402bea:	68ca      	ldr	r2, [r1, #12]
  402bec:	687b      	ldr	r3, [r7, #4]
  402bee:	60e2      	str	r2, [r4, #12]
  402bf0:	60a1      	str	r1, [r4, #8]
  402bf2:	6094      	str	r4, [r2, #8]
  402bf4:	60cc      	str	r4, [r1, #12]
  402bf6:	e6bb      	b.n	402970 <_malloc_r+0x104>
  402bf8:	1963      	adds	r3, r4, r5
  402bfa:	f042 0701 	orr.w	r7, r2, #1
  402bfe:	f045 0501 	orr.w	r5, r5, #1
  402c02:	6065      	str	r5, [r4, #4]
  402c04:	4630      	mov	r0, r6
  402c06:	614b      	str	r3, [r1, #20]
  402c08:	610b      	str	r3, [r1, #16]
  402c0a:	f8c3 e00c 	str.w	lr, [r3, #12]
  402c0e:	f8c3 e008 	str.w	lr, [r3, #8]
  402c12:	605f      	str	r7, [r3, #4]
  402c14:	509a      	str	r2, [r3, r2]
  402c16:	3408      	adds	r4, #8
  402c18:	f000 fa04 	bl	403024 <__malloc_unlock>
  402c1c:	e652      	b.n	4028c4 <_malloc_r+0x58>
  402c1e:	684b      	ldr	r3, [r1, #4]
  402c20:	e6a6      	b.n	402970 <_malloc_r+0x104>
  402c22:	f109 0901 	add.w	r9, r9, #1
  402c26:	f019 0f03 	tst.w	r9, #3
  402c2a:	f10c 0c08 	add.w	ip, ip, #8
  402c2e:	f47f aeb1 	bne.w	402994 <_malloc_r+0x128>
  402c32:	e02c      	b.n	402c8e <_malloc_r+0x422>
  402c34:	f104 0308 	add.w	r3, r4, #8
  402c38:	6964      	ldr	r4, [r4, #20]
  402c3a:	42a3      	cmp	r3, r4
  402c3c:	bf08      	it	eq
  402c3e:	3002      	addeq	r0, #2
  402c40:	f43f ae69 	beq.w	402916 <_malloc_r+0xaa>
  402c44:	e62e      	b.n	4028a4 <_malloc_r+0x38>
  402c46:	441a      	add	r2, r3
  402c48:	461c      	mov	r4, r3
  402c4a:	6851      	ldr	r1, [r2, #4]
  402c4c:	68db      	ldr	r3, [r3, #12]
  402c4e:	f854 5f08 	ldr.w	r5, [r4, #8]!
  402c52:	f041 0101 	orr.w	r1, r1, #1
  402c56:	6051      	str	r1, [r2, #4]
  402c58:	4630      	mov	r0, r6
  402c5a:	60eb      	str	r3, [r5, #12]
  402c5c:	609d      	str	r5, [r3, #8]
  402c5e:	f000 f9e1 	bl	403024 <__malloc_unlock>
  402c62:	e62f      	b.n	4028c4 <_malloc_r+0x58>
  402c64:	305b      	adds	r0, #91	; 0x5b
  402c66:	0041      	lsls	r1, r0, #1
  402c68:	e640      	b.n	4028ec <_malloc_r+0x80>
  402c6a:	099a      	lsrs	r2, r3, #6
  402c6c:	3238      	adds	r2, #56	; 0x38
  402c6e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402c72:	e7aa      	b.n	402bca <_malloc_r+0x35e>
  402c74:	42bc      	cmp	r4, r7
  402c76:	4b45      	ldr	r3, [pc, #276]	; (402d8c <_malloc_r+0x520>)
  402c78:	f43f af0e 	beq.w	402a98 <_malloc_r+0x22c>
  402c7c:	689c      	ldr	r4, [r3, #8]
  402c7e:	6862      	ldr	r2, [r4, #4]
  402c80:	f022 0203 	bic.w	r2, r2, #3
  402c84:	e768      	b.n	402b58 <_malloc_r+0x2ec>
  402c86:	f8d8 8000 	ldr.w	r8, [r8]
  402c8a:	4598      	cmp	r8, r3
  402c8c:	d17c      	bne.n	402d88 <_malloc_r+0x51c>
  402c8e:	f010 0f03 	tst.w	r0, #3
  402c92:	f1a8 0308 	sub.w	r3, r8, #8
  402c96:	f100 30ff 	add.w	r0, r0, #4294967295
  402c9a:	d1f4      	bne.n	402c86 <_malloc_r+0x41a>
  402c9c:	687b      	ldr	r3, [r7, #4]
  402c9e:	ea23 0304 	bic.w	r3, r3, r4
  402ca2:	607b      	str	r3, [r7, #4]
  402ca4:	0064      	lsls	r4, r4, #1
  402ca6:	429c      	cmp	r4, r3
  402ca8:	f63f aeca 	bhi.w	402a40 <_malloc_r+0x1d4>
  402cac:	2c00      	cmp	r4, #0
  402cae:	f43f aec7 	beq.w	402a40 <_malloc_r+0x1d4>
  402cb2:	4223      	tst	r3, r4
  402cb4:	4648      	mov	r0, r9
  402cb6:	f47f ae69 	bne.w	40298c <_malloc_r+0x120>
  402cba:	0064      	lsls	r4, r4, #1
  402cbc:	4223      	tst	r3, r4
  402cbe:	f100 0004 	add.w	r0, r0, #4
  402cc2:	d0fa      	beq.n	402cba <_malloc_r+0x44e>
  402cc4:	e662      	b.n	40298c <_malloc_r+0x120>
  402cc6:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  402cca:	d818      	bhi.n	402cfe <_malloc_r+0x492>
  402ccc:	0be8      	lsrs	r0, r5, #15
  402cce:	3077      	adds	r0, #119	; 0x77
  402cd0:	0041      	lsls	r1, r0, #1
  402cd2:	e60b      	b.n	4028ec <_malloc_r+0x80>
  402cd4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402cd8:	e6fb      	b.n	402ad2 <_malloc_r+0x266>
  402cda:	f8d8 3004 	ldr.w	r3, [r8, #4]
  402cde:	1092      	asrs	r2, r2, #2
  402ce0:	f04f 0c01 	mov.w	ip, #1
  402ce4:	fa0c f202 	lsl.w	r2, ip, r2
  402ce8:	4313      	orrs	r3, r2
  402cea:	f8c8 3004 	str.w	r3, [r8, #4]
  402cee:	460a      	mov	r2, r1
  402cf0:	e77d      	b.n	402bee <_malloc_r+0x382>
  402cf2:	2301      	movs	r3, #1
  402cf4:	f8c9 3004 	str.w	r3, [r9, #4]
  402cf8:	464c      	mov	r4, r9
  402cfa:	2200      	movs	r2, #0
  402cfc:	e72c      	b.n	402b58 <_malloc_r+0x2ec>
  402cfe:	f240 5354 	movw	r3, #1364	; 0x554
  402d02:	4298      	cmp	r0, r3
  402d04:	d81c      	bhi.n	402d40 <_malloc_r+0x4d4>
  402d06:	0ca8      	lsrs	r0, r5, #18
  402d08:	307c      	adds	r0, #124	; 0x7c
  402d0a:	0041      	lsls	r1, r0, #1
  402d0c:	e5ee      	b.n	4028ec <_malloc_r+0x80>
  402d0e:	3210      	adds	r2, #16
  402d10:	e6b4      	b.n	402a7c <_malloc_r+0x210>
  402d12:	2a54      	cmp	r2, #84	; 0x54
  402d14:	d823      	bhi.n	402d5e <_malloc_r+0x4f2>
  402d16:	0b1a      	lsrs	r2, r3, #12
  402d18:	326e      	adds	r2, #110	; 0x6e
  402d1a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402d1e:	e754      	b.n	402bca <_malloc_r+0x35e>
  402d20:	68bc      	ldr	r4, [r7, #8]
  402d22:	6862      	ldr	r2, [r4, #4]
  402d24:	f022 0203 	bic.w	r2, r2, #3
  402d28:	e716      	b.n	402b58 <_malloc_r+0x2ec>
  402d2a:	f3cb 000b 	ubfx	r0, fp, #0, #12
  402d2e:	2800      	cmp	r0, #0
  402d30:	f47f aeb9 	bne.w	402aa6 <_malloc_r+0x23a>
  402d34:	4442      	add	r2, r8
  402d36:	68bb      	ldr	r3, [r7, #8]
  402d38:	f042 0201 	orr.w	r2, r2, #1
  402d3c:	605a      	str	r2, [r3, #4]
  402d3e:	e6fd      	b.n	402b3c <_malloc_r+0x2d0>
  402d40:	21fc      	movs	r1, #252	; 0xfc
  402d42:	207e      	movs	r0, #126	; 0x7e
  402d44:	e5d2      	b.n	4028ec <_malloc_r+0x80>
  402d46:	2201      	movs	r2, #1
  402d48:	f04f 0a00 	mov.w	sl, #0
  402d4c:	e6d4      	b.n	402af8 <_malloc_r+0x28c>
  402d4e:	f104 0108 	add.w	r1, r4, #8
  402d52:	4630      	mov	r0, r6
  402d54:	f7ff fa84 	bl	402260 <_free_r>
  402d58:	f8da 1000 	ldr.w	r1, [sl]
  402d5c:	e6ee      	b.n	402b3c <_malloc_r+0x2d0>
  402d5e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402d62:	d804      	bhi.n	402d6e <_malloc_r+0x502>
  402d64:	0bda      	lsrs	r2, r3, #15
  402d66:	3277      	adds	r2, #119	; 0x77
  402d68:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402d6c:	e72d      	b.n	402bca <_malloc_r+0x35e>
  402d6e:	f240 5154 	movw	r1, #1364	; 0x554
  402d72:	428a      	cmp	r2, r1
  402d74:	d804      	bhi.n	402d80 <_malloc_r+0x514>
  402d76:	0c9a      	lsrs	r2, r3, #18
  402d78:	327c      	adds	r2, #124	; 0x7c
  402d7a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402d7e:	e724      	b.n	402bca <_malloc_r+0x35e>
  402d80:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  402d84:	227e      	movs	r2, #126	; 0x7e
  402d86:	e720      	b.n	402bca <_malloc_r+0x35e>
  402d88:	687b      	ldr	r3, [r7, #4]
  402d8a:	e78b      	b.n	402ca4 <_malloc_r+0x438>
  402d8c:	20000434 	.word	0x20000434

00402d90 <memchr>:
  402d90:	0783      	lsls	r3, r0, #30
  402d92:	b470      	push	{r4, r5, r6}
  402d94:	b2c9      	uxtb	r1, r1
  402d96:	d040      	beq.n	402e1a <memchr+0x8a>
  402d98:	1e54      	subs	r4, r2, #1
  402d9a:	2a00      	cmp	r2, #0
  402d9c:	d03f      	beq.n	402e1e <memchr+0x8e>
  402d9e:	7803      	ldrb	r3, [r0, #0]
  402da0:	428b      	cmp	r3, r1
  402da2:	bf18      	it	ne
  402da4:	1c43      	addne	r3, r0, #1
  402da6:	d106      	bne.n	402db6 <memchr+0x26>
  402da8:	e01d      	b.n	402de6 <memchr+0x56>
  402daa:	b1f4      	cbz	r4, 402dea <memchr+0x5a>
  402dac:	7802      	ldrb	r2, [r0, #0]
  402dae:	428a      	cmp	r2, r1
  402db0:	f104 34ff 	add.w	r4, r4, #4294967295
  402db4:	d017      	beq.n	402de6 <memchr+0x56>
  402db6:	f013 0f03 	tst.w	r3, #3
  402dba:	4618      	mov	r0, r3
  402dbc:	f103 0301 	add.w	r3, r3, #1
  402dc0:	d1f3      	bne.n	402daa <memchr+0x1a>
  402dc2:	2c03      	cmp	r4, #3
  402dc4:	d814      	bhi.n	402df0 <memchr+0x60>
  402dc6:	b184      	cbz	r4, 402dea <memchr+0x5a>
  402dc8:	7803      	ldrb	r3, [r0, #0]
  402dca:	428b      	cmp	r3, r1
  402dcc:	d00b      	beq.n	402de6 <memchr+0x56>
  402dce:	1905      	adds	r5, r0, r4
  402dd0:	1c43      	adds	r3, r0, #1
  402dd2:	e002      	b.n	402dda <memchr+0x4a>
  402dd4:	7802      	ldrb	r2, [r0, #0]
  402dd6:	428a      	cmp	r2, r1
  402dd8:	d005      	beq.n	402de6 <memchr+0x56>
  402dda:	42ab      	cmp	r3, r5
  402ddc:	4618      	mov	r0, r3
  402dde:	f103 0301 	add.w	r3, r3, #1
  402de2:	d1f7      	bne.n	402dd4 <memchr+0x44>
  402de4:	2000      	movs	r0, #0
  402de6:	bc70      	pop	{r4, r5, r6}
  402de8:	4770      	bx	lr
  402dea:	4620      	mov	r0, r4
  402dec:	bc70      	pop	{r4, r5, r6}
  402dee:	4770      	bx	lr
  402df0:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  402df4:	4602      	mov	r2, r0
  402df6:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  402dfa:	4610      	mov	r0, r2
  402dfc:	3204      	adds	r2, #4
  402dfe:	6803      	ldr	r3, [r0, #0]
  402e00:	4073      	eors	r3, r6
  402e02:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  402e06:	ea25 0303 	bic.w	r3, r5, r3
  402e0a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  402e0e:	d1da      	bne.n	402dc6 <memchr+0x36>
  402e10:	3c04      	subs	r4, #4
  402e12:	2c03      	cmp	r4, #3
  402e14:	4610      	mov	r0, r2
  402e16:	d8f0      	bhi.n	402dfa <memchr+0x6a>
  402e18:	e7d5      	b.n	402dc6 <memchr+0x36>
  402e1a:	4614      	mov	r4, r2
  402e1c:	e7d1      	b.n	402dc2 <memchr+0x32>
  402e1e:	4610      	mov	r0, r2
  402e20:	e7e1      	b.n	402de6 <memchr+0x56>
  402e22:	bf00      	nop

00402e24 <memcpy>:
  402e24:	4684      	mov	ip, r0
  402e26:	ea41 0300 	orr.w	r3, r1, r0
  402e2a:	f013 0303 	ands.w	r3, r3, #3
  402e2e:	d16d      	bne.n	402f0c <memcpy+0xe8>
  402e30:	3a40      	subs	r2, #64	; 0x40
  402e32:	d341      	bcc.n	402eb8 <memcpy+0x94>
  402e34:	f851 3b04 	ldr.w	r3, [r1], #4
  402e38:	f840 3b04 	str.w	r3, [r0], #4
  402e3c:	f851 3b04 	ldr.w	r3, [r1], #4
  402e40:	f840 3b04 	str.w	r3, [r0], #4
  402e44:	f851 3b04 	ldr.w	r3, [r1], #4
  402e48:	f840 3b04 	str.w	r3, [r0], #4
  402e4c:	f851 3b04 	ldr.w	r3, [r1], #4
  402e50:	f840 3b04 	str.w	r3, [r0], #4
  402e54:	f851 3b04 	ldr.w	r3, [r1], #4
  402e58:	f840 3b04 	str.w	r3, [r0], #4
  402e5c:	f851 3b04 	ldr.w	r3, [r1], #4
  402e60:	f840 3b04 	str.w	r3, [r0], #4
  402e64:	f851 3b04 	ldr.w	r3, [r1], #4
  402e68:	f840 3b04 	str.w	r3, [r0], #4
  402e6c:	f851 3b04 	ldr.w	r3, [r1], #4
  402e70:	f840 3b04 	str.w	r3, [r0], #4
  402e74:	f851 3b04 	ldr.w	r3, [r1], #4
  402e78:	f840 3b04 	str.w	r3, [r0], #4
  402e7c:	f851 3b04 	ldr.w	r3, [r1], #4
  402e80:	f840 3b04 	str.w	r3, [r0], #4
  402e84:	f851 3b04 	ldr.w	r3, [r1], #4
  402e88:	f840 3b04 	str.w	r3, [r0], #4
  402e8c:	f851 3b04 	ldr.w	r3, [r1], #4
  402e90:	f840 3b04 	str.w	r3, [r0], #4
  402e94:	f851 3b04 	ldr.w	r3, [r1], #4
  402e98:	f840 3b04 	str.w	r3, [r0], #4
  402e9c:	f851 3b04 	ldr.w	r3, [r1], #4
  402ea0:	f840 3b04 	str.w	r3, [r0], #4
  402ea4:	f851 3b04 	ldr.w	r3, [r1], #4
  402ea8:	f840 3b04 	str.w	r3, [r0], #4
  402eac:	f851 3b04 	ldr.w	r3, [r1], #4
  402eb0:	f840 3b04 	str.w	r3, [r0], #4
  402eb4:	3a40      	subs	r2, #64	; 0x40
  402eb6:	d2bd      	bcs.n	402e34 <memcpy+0x10>
  402eb8:	3230      	adds	r2, #48	; 0x30
  402eba:	d311      	bcc.n	402ee0 <memcpy+0xbc>
  402ebc:	f851 3b04 	ldr.w	r3, [r1], #4
  402ec0:	f840 3b04 	str.w	r3, [r0], #4
  402ec4:	f851 3b04 	ldr.w	r3, [r1], #4
  402ec8:	f840 3b04 	str.w	r3, [r0], #4
  402ecc:	f851 3b04 	ldr.w	r3, [r1], #4
  402ed0:	f840 3b04 	str.w	r3, [r0], #4
  402ed4:	f851 3b04 	ldr.w	r3, [r1], #4
  402ed8:	f840 3b04 	str.w	r3, [r0], #4
  402edc:	3a10      	subs	r2, #16
  402ede:	d2ed      	bcs.n	402ebc <memcpy+0x98>
  402ee0:	320c      	adds	r2, #12
  402ee2:	d305      	bcc.n	402ef0 <memcpy+0xcc>
  402ee4:	f851 3b04 	ldr.w	r3, [r1], #4
  402ee8:	f840 3b04 	str.w	r3, [r0], #4
  402eec:	3a04      	subs	r2, #4
  402eee:	d2f9      	bcs.n	402ee4 <memcpy+0xc0>
  402ef0:	3204      	adds	r2, #4
  402ef2:	d008      	beq.n	402f06 <memcpy+0xe2>
  402ef4:	07d2      	lsls	r2, r2, #31
  402ef6:	bf1c      	itt	ne
  402ef8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402efc:	f800 3b01 	strbne.w	r3, [r0], #1
  402f00:	d301      	bcc.n	402f06 <memcpy+0xe2>
  402f02:	880b      	ldrh	r3, [r1, #0]
  402f04:	8003      	strh	r3, [r0, #0]
  402f06:	4660      	mov	r0, ip
  402f08:	4770      	bx	lr
  402f0a:	bf00      	nop
  402f0c:	2a08      	cmp	r2, #8
  402f0e:	d313      	bcc.n	402f38 <memcpy+0x114>
  402f10:	078b      	lsls	r3, r1, #30
  402f12:	d08d      	beq.n	402e30 <memcpy+0xc>
  402f14:	f010 0303 	ands.w	r3, r0, #3
  402f18:	d08a      	beq.n	402e30 <memcpy+0xc>
  402f1a:	f1c3 0304 	rsb	r3, r3, #4
  402f1e:	1ad2      	subs	r2, r2, r3
  402f20:	07db      	lsls	r3, r3, #31
  402f22:	bf1c      	itt	ne
  402f24:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402f28:	f800 3b01 	strbne.w	r3, [r0], #1
  402f2c:	d380      	bcc.n	402e30 <memcpy+0xc>
  402f2e:	f831 3b02 	ldrh.w	r3, [r1], #2
  402f32:	f820 3b02 	strh.w	r3, [r0], #2
  402f36:	e77b      	b.n	402e30 <memcpy+0xc>
  402f38:	3a04      	subs	r2, #4
  402f3a:	d3d9      	bcc.n	402ef0 <memcpy+0xcc>
  402f3c:	3a01      	subs	r2, #1
  402f3e:	f811 3b01 	ldrb.w	r3, [r1], #1
  402f42:	f800 3b01 	strb.w	r3, [r0], #1
  402f46:	d2f9      	bcs.n	402f3c <memcpy+0x118>
  402f48:	780b      	ldrb	r3, [r1, #0]
  402f4a:	7003      	strb	r3, [r0, #0]
  402f4c:	784b      	ldrb	r3, [r1, #1]
  402f4e:	7043      	strb	r3, [r0, #1]
  402f50:	788b      	ldrb	r3, [r1, #2]
  402f52:	7083      	strb	r3, [r0, #2]
  402f54:	4660      	mov	r0, ip
  402f56:	4770      	bx	lr

00402f58 <memmove>:
  402f58:	4288      	cmp	r0, r1
  402f5a:	b5f0      	push	{r4, r5, r6, r7, lr}
  402f5c:	d90d      	bls.n	402f7a <memmove+0x22>
  402f5e:	188b      	adds	r3, r1, r2
  402f60:	4298      	cmp	r0, r3
  402f62:	d20a      	bcs.n	402f7a <memmove+0x22>
  402f64:	1881      	adds	r1, r0, r2
  402f66:	2a00      	cmp	r2, #0
  402f68:	d054      	beq.n	403014 <memmove+0xbc>
  402f6a:	1a9a      	subs	r2, r3, r2
  402f6c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  402f70:	f801 4d01 	strb.w	r4, [r1, #-1]!
  402f74:	4293      	cmp	r3, r2
  402f76:	d1f9      	bne.n	402f6c <memmove+0x14>
  402f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402f7a:	2a0f      	cmp	r2, #15
  402f7c:	d948      	bls.n	403010 <memmove+0xb8>
  402f7e:	ea40 0301 	orr.w	r3, r0, r1
  402f82:	079b      	lsls	r3, r3, #30
  402f84:	d147      	bne.n	403016 <memmove+0xbe>
  402f86:	f100 0410 	add.w	r4, r0, #16
  402f8a:	f101 0310 	add.w	r3, r1, #16
  402f8e:	4615      	mov	r5, r2
  402f90:	f853 6c10 	ldr.w	r6, [r3, #-16]
  402f94:	f844 6c10 	str.w	r6, [r4, #-16]
  402f98:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  402f9c:	f844 6c0c 	str.w	r6, [r4, #-12]
  402fa0:	f853 6c08 	ldr.w	r6, [r3, #-8]
  402fa4:	f844 6c08 	str.w	r6, [r4, #-8]
  402fa8:	3d10      	subs	r5, #16
  402faa:	f853 6c04 	ldr.w	r6, [r3, #-4]
  402fae:	f844 6c04 	str.w	r6, [r4, #-4]
  402fb2:	2d0f      	cmp	r5, #15
  402fb4:	f103 0310 	add.w	r3, r3, #16
  402fb8:	f104 0410 	add.w	r4, r4, #16
  402fbc:	d8e8      	bhi.n	402f90 <memmove+0x38>
  402fbe:	f1a2 0310 	sub.w	r3, r2, #16
  402fc2:	f023 030f 	bic.w	r3, r3, #15
  402fc6:	f002 0e0f 	and.w	lr, r2, #15
  402fca:	3310      	adds	r3, #16
  402fcc:	f1be 0f03 	cmp.w	lr, #3
  402fd0:	4419      	add	r1, r3
  402fd2:	4403      	add	r3, r0
  402fd4:	d921      	bls.n	40301a <memmove+0xc2>
  402fd6:	1f1e      	subs	r6, r3, #4
  402fd8:	460d      	mov	r5, r1
  402fda:	4674      	mov	r4, lr
  402fdc:	3c04      	subs	r4, #4
  402fde:	f855 7b04 	ldr.w	r7, [r5], #4
  402fe2:	f846 7f04 	str.w	r7, [r6, #4]!
  402fe6:	2c03      	cmp	r4, #3
  402fe8:	d8f8      	bhi.n	402fdc <memmove+0x84>
  402fea:	f1ae 0404 	sub.w	r4, lr, #4
  402fee:	f024 0403 	bic.w	r4, r4, #3
  402ff2:	3404      	adds	r4, #4
  402ff4:	4423      	add	r3, r4
  402ff6:	4421      	add	r1, r4
  402ff8:	f002 0203 	and.w	r2, r2, #3
  402ffc:	b152      	cbz	r2, 403014 <memmove+0xbc>
  402ffe:	3b01      	subs	r3, #1
  403000:	440a      	add	r2, r1
  403002:	f811 4b01 	ldrb.w	r4, [r1], #1
  403006:	f803 4f01 	strb.w	r4, [r3, #1]!
  40300a:	4291      	cmp	r1, r2
  40300c:	d1f9      	bne.n	403002 <memmove+0xaa>
  40300e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403010:	4603      	mov	r3, r0
  403012:	e7f3      	b.n	402ffc <memmove+0xa4>
  403014:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403016:	4603      	mov	r3, r0
  403018:	e7f1      	b.n	402ffe <memmove+0xa6>
  40301a:	4672      	mov	r2, lr
  40301c:	e7ee      	b.n	402ffc <memmove+0xa4>
  40301e:	bf00      	nop

00403020 <__malloc_lock>:
  403020:	4770      	bx	lr
  403022:	bf00      	nop

00403024 <__malloc_unlock>:
  403024:	4770      	bx	lr
  403026:	bf00      	nop

00403028 <_realloc_r>:
  403028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40302c:	4617      	mov	r7, r2
  40302e:	b083      	sub	sp, #12
  403030:	460e      	mov	r6, r1
  403032:	2900      	cmp	r1, #0
  403034:	f000 80e7 	beq.w	403206 <_realloc_r+0x1de>
  403038:	4681      	mov	r9, r0
  40303a:	f107 050b 	add.w	r5, r7, #11
  40303e:	f7ff ffef 	bl	403020 <__malloc_lock>
  403042:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403046:	2d16      	cmp	r5, #22
  403048:	f023 0403 	bic.w	r4, r3, #3
  40304c:	f1a6 0808 	sub.w	r8, r6, #8
  403050:	d84c      	bhi.n	4030ec <_realloc_r+0xc4>
  403052:	2210      	movs	r2, #16
  403054:	4615      	mov	r5, r2
  403056:	42af      	cmp	r7, r5
  403058:	d84d      	bhi.n	4030f6 <_realloc_r+0xce>
  40305a:	4294      	cmp	r4, r2
  40305c:	f280 8084 	bge.w	403168 <_realloc_r+0x140>
  403060:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 403410 <_realloc_r+0x3e8>
  403064:	f8db 0008 	ldr.w	r0, [fp, #8]
  403068:	eb08 0104 	add.w	r1, r8, r4
  40306c:	4288      	cmp	r0, r1
  40306e:	f000 80d6 	beq.w	40321e <_realloc_r+0x1f6>
  403072:	6848      	ldr	r0, [r1, #4]
  403074:	f020 0e01 	bic.w	lr, r0, #1
  403078:	448e      	add	lr, r1
  40307a:	f8de e004 	ldr.w	lr, [lr, #4]
  40307e:	f01e 0f01 	tst.w	lr, #1
  403082:	d13f      	bne.n	403104 <_realloc_r+0xdc>
  403084:	f020 0003 	bic.w	r0, r0, #3
  403088:	4420      	add	r0, r4
  40308a:	4290      	cmp	r0, r2
  40308c:	f280 80c1 	bge.w	403212 <_realloc_r+0x1ea>
  403090:	07db      	lsls	r3, r3, #31
  403092:	f100 808f 	bmi.w	4031b4 <_realloc_r+0x18c>
  403096:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40309a:	ebc3 0a08 	rsb	sl, r3, r8
  40309e:	f8da 3004 	ldr.w	r3, [sl, #4]
  4030a2:	f023 0303 	bic.w	r3, r3, #3
  4030a6:	eb00 0e03 	add.w	lr, r0, r3
  4030aa:	4596      	cmp	lr, r2
  4030ac:	db34      	blt.n	403118 <_realloc_r+0xf0>
  4030ae:	68cb      	ldr	r3, [r1, #12]
  4030b0:	688a      	ldr	r2, [r1, #8]
  4030b2:	4657      	mov	r7, sl
  4030b4:	60d3      	str	r3, [r2, #12]
  4030b6:	609a      	str	r2, [r3, #8]
  4030b8:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4030bc:	f8da 300c 	ldr.w	r3, [sl, #12]
  4030c0:	60cb      	str	r3, [r1, #12]
  4030c2:	1f22      	subs	r2, r4, #4
  4030c4:	2a24      	cmp	r2, #36	; 0x24
  4030c6:	6099      	str	r1, [r3, #8]
  4030c8:	f200 8136 	bhi.w	403338 <_realloc_r+0x310>
  4030cc:	2a13      	cmp	r2, #19
  4030ce:	f240 80fd 	bls.w	4032cc <_realloc_r+0x2a4>
  4030d2:	6833      	ldr	r3, [r6, #0]
  4030d4:	f8ca 3008 	str.w	r3, [sl, #8]
  4030d8:	6873      	ldr	r3, [r6, #4]
  4030da:	f8ca 300c 	str.w	r3, [sl, #12]
  4030de:	2a1b      	cmp	r2, #27
  4030e0:	f200 8140 	bhi.w	403364 <_realloc_r+0x33c>
  4030e4:	3608      	adds	r6, #8
  4030e6:	f10a 0310 	add.w	r3, sl, #16
  4030ea:	e0f0      	b.n	4032ce <_realloc_r+0x2a6>
  4030ec:	f025 0507 	bic.w	r5, r5, #7
  4030f0:	2d00      	cmp	r5, #0
  4030f2:	462a      	mov	r2, r5
  4030f4:	daaf      	bge.n	403056 <_realloc_r+0x2e>
  4030f6:	230c      	movs	r3, #12
  4030f8:	2000      	movs	r0, #0
  4030fa:	f8c9 3000 	str.w	r3, [r9]
  4030fe:	b003      	add	sp, #12
  403100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403104:	07d9      	lsls	r1, r3, #31
  403106:	d455      	bmi.n	4031b4 <_realloc_r+0x18c>
  403108:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40310c:	ebc3 0a08 	rsb	sl, r3, r8
  403110:	f8da 3004 	ldr.w	r3, [sl, #4]
  403114:	f023 0303 	bic.w	r3, r3, #3
  403118:	4423      	add	r3, r4
  40311a:	4293      	cmp	r3, r2
  40311c:	db4a      	blt.n	4031b4 <_realloc_r+0x18c>
  40311e:	4657      	mov	r7, sl
  403120:	f8da 100c 	ldr.w	r1, [sl, #12]
  403124:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403128:	1f22      	subs	r2, r4, #4
  40312a:	2a24      	cmp	r2, #36	; 0x24
  40312c:	60c1      	str	r1, [r0, #12]
  40312e:	6088      	str	r0, [r1, #8]
  403130:	f200 810e 	bhi.w	403350 <_realloc_r+0x328>
  403134:	2a13      	cmp	r2, #19
  403136:	f240 8109 	bls.w	40334c <_realloc_r+0x324>
  40313a:	6831      	ldr	r1, [r6, #0]
  40313c:	f8ca 1008 	str.w	r1, [sl, #8]
  403140:	6871      	ldr	r1, [r6, #4]
  403142:	f8ca 100c 	str.w	r1, [sl, #12]
  403146:	2a1b      	cmp	r2, #27
  403148:	f200 8121 	bhi.w	40338e <_realloc_r+0x366>
  40314c:	3608      	adds	r6, #8
  40314e:	f10a 0210 	add.w	r2, sl, #16
  403152:	6831      	ldr	r1, [r6, #0]
  403154:	6011      	str	r1, [r2, #0]
  403156:	6871      	ldr	r1, [r6, #4]
  403158:	6051      	str	r1, [r2, #4]
  40315a:	68b1      	ldr	r1, [r6, #8]
  40315c:	6091      	str	r1, [r2, #8]
  40315e:	461c      	mov	r4, r3
  403160:	f8da 3004 	ldr.w	r3, [sl, #4]
  403164:	463e      	mov	r6, r7
  403166:	46d0      	mov	r8, sl
  403168:	1b62      	subs	r2, r4, r5
  40316a:	2a0f      	cmp	r2, #15
  40316c:	f003 0301 	and.w	r3, r3, #1
  403170:	d80e      	bhi.n	403190 <_realloc_r+0x168>
  403172:	4323      	orrs	r3, r4
  403174:	4444      	add	r4, r8
  403176:	f8c8 3004 	str.w	r3, [r8, #4]
  40317a:	6863      	ldr	r3, [r4, #4]
  40317c:	f043 0301 	orr.w	r3, r3, #1
  403180:	6063      	str	r3, [r4, #4]
  403182:	4648      	mov	r0, r9
  403184:	f7ff ff4e 	bl	403024 <__malloc_unlock>
  403188:	4630      	mov	r0, r6
  40318a:	b003      	add	sp, #12
  40318c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403190:	eb08 0105 	add.w	r1, r8, r5
  403194:	431d      	orrs	r5, r3
  403196:	f042 0301 	orr.w	r3, r2, #1
  40319a:	440a      	add	r2, r1
  40319c:	f8c8 5004 	str.w	r5, [r8, #4]
  4031a0:	604b      	str	r3, [r1, #4]
  4031a2:	6853      	ldr	r3, [r2, #4]
  4031a4:	f043 0301 	orr.w	r3, r3, #1
  4031a8:	3108      	adds	r1, #8
  4031aa:	6053      	str	r3, [r2, #4]
  4031ac:	4648      	mov	r0, r9
  4031ae:	f7ff f857 	bl	402260 <_free_r>
  4031b2:	e7e6      	b.n	403182 <_realloc_r+0x15a>
  4031b4:	4639      	mov	r1, r7
  4031b6:	4648      	mov	r0, r9
  4031b8:	f7ff fb58 	bl	40286c <_malloc_r>
  4031bc:	4607      	mov	r7, r0
  4031be:	b1d8      	cbz	r0, 4031f8 <_realloc_r+0x1d0>
  4031c0:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4031c4:	f023 0201 	bic.w	r2, r3, #1
  4031c8:	4442      	add	r2, r8
  4031ca:	f1a0 0108 	sub.w	r1, r0, #8
  4031ce:	4291      	cmp	r1, r2
  4031d0:	f000 80ac 	beq.w	40332c <_realloc_r+0x304>
  4031d4:	1f22      	subs	r2, r4, #4
  4031d6:	2a24      	cmp	r2, #36	; 0x24
  4031d8:	f200 8099 	bhi.w	40330e <_realloc_r+0x2e6>
  4031dc:	2a13      	cmp	r2, #19
  4031de:	d86a      	bhi.n	4032b6 <_realloc_r+0x28e>
  4031e0:	4603      	mov	r3, r0
  4031e2:	4632      	mov	r2, r6
  4031e4:	6811      	ldr	r1, [r2, #0]
  4031e6:	6019      	str	r1, [r3, #0]
  4031e8:	6851      	ldr	r1, [r2, #4]
  4031ea:	6059      	str	r1, [r3, #4]
  4031ec:	6892      	ldr	r2, [r2, #8]
  4031ee:	609a      	str	r2, [r3, #8]
  4031f0:	4631      	mov	r1, r6
  4031f2:	4648      	mov	r0, r9
  4031f4:	f7ff f834 	bl	402260 <_free_r>
  4031f8:	4648      	mov	r0, r9
  4031fa:	f7ff ff13 	bl	403024 <__malloc_unlock>
  4031fe:	4638      	mov	r0, r7
  403200:	b003      	add	sp, #12
  403202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403206:	4611      	mov	r1, r2
  403208:	b003      	add	sp, #12
  40320a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40320e:	f7ff bb2d 	b.w	40286c <_malloc_r>
  403212:	68ca      	ldr	r2, [r1, #12]
  403214:	6889      	ldr	r1, [r1, #8]
  403216:	4604      	mov	r4, r0
  403218:	60ca      	str	r2, [r1, #12]
  40321a:	6091      	str	r1, [r2, #8]
  40321c:	e7a4      	b.n	403168 <_realloc_r+0x140>
  40321e:	6841      	ldr	r1, [r0, #4]
  403220:	f021 0103 	bic.w	r1, r1, #3
  403224:	4421      	add	r1, r4
  403226:	f105 0010 	add.w	r0, r5, #16
  40322a:	4281      	cmp	r1, r0
  40322c:	da5b      	bge.n	4032e6 <_realloc_r+0x2be>
  40322e:	07db      	lsls	r3, r3, #31
  403230:	d4c0      	bmi.n	4031b4 <_realloc_r+0x18c>
  403232:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403236:	ebc3 0a08 	rsb	sl, r3, r8
  40323a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40323e:	f023 0303 	bic.w	r3, r3, #3
  403242:	eb01 0c03 	add.w	ip, r1, r3
  403246:	4560      	cmp	r0, ip
  403248:	f73f af66 	bgt.w	403118 <_realloc_r+0xf0>
  40324c:	4657      	mov	r7, sl
  40324e:	f8da 300c 	ldr.w	r3, [sl, #12]
  403252:	f857 1f08 	ldr.w	r1, [r7, #8]!
  403256:	1f22      	subs	r2, r4, #4
  403258:	2a24      	cmp	r2, #36	; 0x24
  40325a:	60cb      	str	r3, [r1, #12]
  40325c:	6099      	str	r1, [r3, #8]
  40325e:	f200 80b8 	bhi.w	4033d2 <_realloc_r+0x3aa>
  403262:	2a13      	cmp	r2, #19
  403264:	f240 80a9 	bls.w	4033ba <_realloc_r+0x392>
  403268:	6833      	ldr	r3, [r6, #0]
  40326a:	f8ca 3008 	str.w	r3, [sl, #8]
  40326e:	6873      	ldr	r3, [r6, #4]
  403270:	f8ca 300c 	str.w	r3, [sl, #12]
  403274:	2a1b      	cmp	r2, #27
  403276:	f200 80b5 	bhi.w	4033e4 <_realloc_r+0x3bc>
  40327a:	3608      	adds	r6, #8
  40327c:	f10a 0310 	add.w	r3, sl, #16
  403280:	6832      	ldr	r2, [r6, #0]
  403282:	601a      	str	r2, [r3, #0]
  403284:	6872      	ldr	r2, [r6, #4]
  403286:	605a      	str	r2, [r3, #4]
  403288:	68b2      	ldr	r2, [r6, #8]
  40328a:	609a      	str	r2, [r3, #8]
  40328c:	eb0a 0205 	add.w	r2, sl, r5
  403290:	ebc5 030c 	rsb	r3, r5, ip
  403294:	f043 0301 	orr.w	r3, r3, #1
  403298:	f8cb 2008 	str.w	r2, [fp, #8]
  40329c:	6053      	str	r3, [r2, #4]
  40329e:	f8da 3004 	ldr.w	r3, [sl, #4]
  4032a2:	f003 0301 	and.w	r3, r3, #1
  4032a6:	431d      	orrs	r5, r3
  4032a8:	4648      	mov	r0, r9
  4032aa:	f8ca 5004 	str.w	r5, [sl, #4]
  4032ae:	f7ff feb9 	bl	403024 <__malloc_unlock>
  4032b2:	4638      	mov	r0, r7
  4032b4:	e769      	b.n	40318a <_realloc_r+0x162>
  4032b6:	6833      	ldr	r3, [r6, #0]
  4032b8:	6003      	str	r3, [r0, #0]
  4032ba:	6873      	ldr	r3, [r6, #4]
  4032bc:	6043      	str	r3, [r0, #4]
  4032be:	2a1b      	cmp	r2, #27
  4032c0:	d829      	bhi.n	403316 <_realloc_r+0x2ee>
  4032c2:	f100 0308 	add.w	r3, r0, #8
  4032c6:	f106 0208 	add.w	r2, r6, #8
  4032ca:	e78b      	b.n	4031e4 <_realloc_r+0x1bc>
  4032cc:	463b      	mov	r3, r7
  4032ce:	6832      	ldr	r2, [r6, #0]
  4032d0:	601a      	str	r2, [r3, #0]
  4032d2:	6872      	ldr	r2, [r6, #4]
  4032d4:	605a      	str	r2, [r3, #4]
  4032d6:	68b2      	ldr	r2, [r6, #8]
  4032d8:	609a      	str	r2, [r3, #8]
  4032da:	463e      	mov	r6, r7
  4032dc:	4674      	mov	r4, lr
  4032de:	f8da 3004 	ldr.w	r3, [sl, #4]
  4032e2:	46d0      	mov	r8, sl
  4032e4:	e740      	b.n	403168 <_realloc_r+0x140>
  4032e6:	eb08 0205 	add.w	r2, r8, r5
  4032ea:	1b4b      	subs	r3, r1, r5
  4032ec:	f043 0301 	orr.w	r3, r3, #1
  4032f0:	f8cb 2008 	str.w	r2, [fp, #8]
  4032f4:	6053      	str	r3, [r2, #4]
  4032f6:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4032fa:	f003 0301 	and.w	r3, r3, #1
  4032fe:	431d      	orrs	r5, r3
  403300:	4648      	mov	r0, r9
  403302:	f846 5c04 	str.w	r5, [r6, #-4]
  403306:	f7ff fe8d 	bl	403024 <__malloc_unlock>
  40330a:	4630      	mov	r0, r6
  40330c:	e73d      	b.n	40318a <_realloc_r+0x162>
  40330e:	4631      	mov	r1, r6
  403310:	f7ff fe22 	bl	402f58 <memmove>
  403314:	e76c      	b.n	4031f0 <_realloc_r+0x1c8>
  403316:	68b3      	ldr	r3, [r6, #8]
  403318:	6083      	str	r3, [r0, #8]
  40331a:	68f3      	ldr	r3, [r6, #12]
  40331c:	60c3      	str	r3, [r0, #12]
  40331e:	2a24      	cmp	r2, #36	; 0x24
  403320:	d02c      	beq.n	40337c <_realloc_r+0x354>
  403322:	f100 0310 	add.w	r3, r0, #16
  403326:	f106 0210 	add.w	r2, r6, #16
  40332a:	e75b      	b.n	4031e4 <_realloc_r+0x1bc>
  40332c:	f850 2c04 	ldr.w	r2, [r0, #-4]
  403330:	f022 0203 	bic.w	r2, r2, #3
  403334:	4414      	add	r4, r2
  403336:	e717      	b.n	403168 <_realloc_r+0x140>
  403338:	4631      	mov	r1, r6
  40333a:	4638      	mov	r0, r7
  40333c:	4674      	mov	r4, lr
  40333e:	463e      	mov	r6, r7
  403340:	f7ff fe0a 	bl	402f58 <memmove>
  403344:	46d0      	mov	r8, sl
  403346:	f8da 3004 	ldr.w	r3, [sl, #4]
  40334a:	e70d      	b.n	403168 <_realloc_r+0x140>
  40334c:	463a      	mov	r2, r7
  40334e:	e700      	b.n	403152 <_realloc_r+0x12a>
  403350:	4631      	mov	r1, r6
  403352:	4638      	mov	r0, r7
  403354:	461c      	mov	r4, r3
  403356:	463e      	mov	r6, r7
  403358:	f7ff fdfe 	bl	402f58 <memmove>
  40335c:	46d0      	mov	r8, sl
  40335e:	f8da 3004 	ldr.w	r3, [sl, #4]
  403362:	e701      	b.n	403168 <_realloc_r+0x140>
  403364:	68b3      	ldr	r3, [r6, #8]
  403366:	f8ca 3010 	str.w	r3, [sl, #16]
  40336a:	68f3      	ldr	r3, [r6, #12]
  40336c:	f8ca 3014 	str.w	r3, [sl, #20]
  403370:	2a24      	cmp	r2, #36	; 0x24
  403372:	d018      	beq.n	4033a6 <_realloc_r+0x37e>
  403374:	3610      	adds	r6, #16
  403376:	f10a 0318 	add.w	r3, sl, #24
  40337a:	e7a8      	b.n	4032ce <_realloc_r+0x2a6>
  40337c:	6933      	ldr	r3, [r6, #16]
  40337e:	6103      	str	r3, [r0, #16]
  403380:	6973      	ldr	r3, [r6, #20]
  403382:	6143      	str	r3, [r0, #20]
  403384:	f106 0218 	add.w	r2, r6, #24
  403388:	f100 0318 	add.w	r3, r0, #24
  40338c:	e72a      	b.n	4031e4 <_realloc_r+0x1bc>
  40338e:	68b1      	ldr	r1, [r6, #8]
  403390:	f8ca 1010 	str.w	r1, [sl, #16]
  403394:	68f1      	ldr	r1, [r6, #12]
  403396:	f8ca 1014 	str.w	r1, [sl, #20]
  40339a:	2a24      	cmp	r2, #36	; 0x24
  40339c:	d00f      	beq.n	4033be <_realloc_r+0x396>
  40339e:	3610      	adds	r6, #16
  4033a0:	f10a 0218 	add.w	r2, sl, #24
  4033a4:	e6d5      	b.n	403152 <_realloc_r+0x12a>
  4033a6:	6933      	ldr	r3, [r6, #16]
  4033a8:	f8ca 3018 	str.w	r3, [sl, #24]
  4033ac:	6973      	ldr	r3, [r6, #20]
  4033ae:	f8ca 301c 	str.w	r3, [sl, #28]
  4033b2:	3618      	adds	r6, #24
  4033b4:	f10a 0320 	add.w	r3, sl, #32
  4033b8:	e789      	b.n	4032ce <_realloc_r+0x2a6>
  4033ba:	463b      	mov	r3, r7
  4033bc:	e760      	b.n	403280 <_realloc_r+0x258>
  4033be:	6932      	ldr	r2, [r6, #16]
  4033c0:	f8ca 2018 	str.w	r2, [sl, #24]
  4033c4:	6972      	ldr	r2, [r6, #20]
  4033c6:	f8ca 201c 	str.w	r2, [sl, #28]
  4033ca:	3618      	adds	r6, #24
  4033cc:	f10a 0220 	add.w	r2, sl, #32
  4033d0:	e6bf      	b.n	403152 <_realloc_r+0x12a>
  4033d2:	4631      	mov	r1, r6
  4033d4:	4638      	mov	r0, r7
  4033d6:	f8cd c004 	str.w	ip, [sp, #4]
  4033da:	f7ff fdbd 	bl	402f58 <memmove>
  4033de:	f8dd c004 	ldr.w	ip, [sp, #4]
  4033e2:	e753      	b.n	40328c <_realloc_r+0x264>
  4033e4:	68b3      	ldr	r3, [r6, #8]
  4033e6:	f8ca 3010 	str.w	r3, [sl, #16]
  4033ea:	68f3      	ldr	r3, [r6, #12]
  4033ec:	f8ca 3014 	str.w	r3, [sl, #20]
  4033f0:	2a24      	cmp	r2, #36	; 0x24
  4033f2:	d003      	beq.n	4033fc <_realloc_r+0x3d4>
  4033f4:	3610      	adds	r6, #16
  4033f6:	f10a 0318 	add.w	r3, sl, #24
  4033fa:	e741      	b.n	403280 <_realloc_r+0x258>
  4033fc:	6933      	ldr	r3, [r6, #16]
  4033fe:	f8ca 3018 	str.w	r3, [sl, #24]
  403402:	6973      	ldr	r3, [r6, #20]
  403404:	f8ca 301c 	str.w	r3, [sl, #28]
  403408:	3618      	adds	r6, #24
  40340a:	f10a 0320 	add.w	r3, sl, #32
  40340e:	e737      	b.n	403280 <_realloc_r+0x258>
  403410:	20000434 	.word	0x20000434

00403414 <_sbrk_r>:
  403414:	b538      	push	{r3, r4, r5, lr}
  403416:	4c07      	ldr	r4, [pc, #28]	; (403434 <_sbrk_r+0x20>)
  403418:	2300      	movs	r3, #0
  40341a:	4605      	mov	r5, r0
  40341c:	4608      	mov	r0, r1
  40341e:	6023      	str	r3, [r4, #0]
  403420:	f7fe f8d8 	bl	4015d4 <_sbrk>
  403424:	1c43      	adds	r3, r0, #1
  403426:	d000      	beq.n	40342a <_sbrk_r+0x16>
  403428:	bd38      	pop	{r3, r4, r5, pc}
  40342a:	6823      	ldr	r3, [r4, #0]
  40342c:	2b00      	cmp	r3, #0
  40342e:	d0fb      	beq.n	403428 <_sbrk_r+0x14>
  403430:	602b      	str	r3, [r5, #0]
  403432:	bd38      	pop	{r3, r4, r5, pc}
  403434:	20000930 	.word	0x20000930

00403438 <__sread>:
  403438:	b510      	push	{r4, lr}
  40343a:	460c      	mov	r4, r1
  40343c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403440:	f000 f930 	bl	4036a4 <_read_r>
  403444:	2800      	cmp	r0, #0
  403446:	db03      	blt.n	403450 <__sread+0x18>
  403448:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40344a:	4403      	add	r3, r0
  40344c:	6523      	str	r3, [r4, #80]	; 0x50
  40344e:	bd10      	pop	{r4, pc}
  403450:	89a3      	ldrh	r3, [r4, #12]
  403452:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403456:	81a3      	strh	r3, [r4, #12]
  403458:	bd10      	pop	{r4, pc}
  40345a:	bf00      	nop

0040345c <__swrite>:
  40345c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403460:	4616      	mov	r6, r2
  403462:	898a      	ldrh	r2, [r1, #12]
  403464:	461d      	mov	r5, r3
  403466:	05d3      	lsls	r3, r2, #23
  403468:	460c      	mov	r4, r1
  40346a:	4607      	mov	r7, r0
  40346c:	d506      	bpl.n	40347c <__swrite+0x20>
  40346e:	2200      	movs	r2, #0
  403470:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403474:	2302      	movs	r3, #2
  403476:	f000 f901 	bl	40367c <_lseek_r>
  40347a:	89a2      	ldrh	r2, [r4, #12]
  40347c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403480:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403484:	81a2      	strh	r2, [r4, #12]
  403486:	4638      	mov	r0, r7
  403488:	4632      	mov	r2, r6
  40348a:	462b      	mov	r3, r5
  40348c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403490:	f000 b814 	b.w	4034bc <_write_r>

00403494 <__sseek>:
  403494:	b510      	push	{r4, lr}
  403496:	460c      	mov	r4, r1
  403498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40349c:	f000 f8ee 	bl	40367c <_lseek_r>
  4034a0:	89a3      	ldrh	r3, [r4, #12]
  4034a2:	1c42      	adds	r2, r0, #1
  4034a4:	bf0e      	itee	eq
  4034a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4034aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4034ae:	6520      	strne	r0, [r4, #80]	; 0x50
  4034b0:	81a3      	strh	r3, [r4, #12]
  4034b2:	bd10      	pop	{r4, pc}

004034b4 <__sclose>:
  4034b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4034b8:	f000 b866 	b.w	403588 <_close_r>

004034bc <_write_r>:
  4034bc:	b570      	push	{r4, r5, r6, lr}
  4034be:	4c08      	ldr	r4, [pc, #32]	; (4034e0 <_write_r+0x24>)
  4034c0:	4606      	mov	r6, r0
  4034c2:	2500      	movs	r5, #0
  4034c4:	4608      	mov	r0, r1
  4034c6:	4611      	mov	r1, r2
  4034c8:	461a      	mov	r2, r3
  4034ca:	6025      	str	r5, [r4, #0]
  4034cc:	f7fc fffe 	bl	4004cc <_write>
  4034d0:	1c43      	adds	r3, r0, #1
  4034d2:	d000      	beq.n	4034d6 <_write_r+0x1a>
  4034d4:	bd70      	pop	{r4, r5, r6, pc}
  4034d6:	6823      	ldr	r3, [r4, #0]
  4034d8:	2b00      	cmp	r3, #0
  4034da:	d0fb      	beq.n	4034d4 <_write_r+0x18>
  4034dc:	6033      	str	r3, [r6, #0]
  4034de:	bd70      	pop	{r4, r5, r6, pc}
  4034e0:	20000930 	.word	0x20000930

004034e4 <__register_exitproc>:
  4034e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4034e8:	4c25      	ldr	r4, [pc, #148]	; (403580 <__register_exitproc+0x9c>)
  4034ea:	6825      	ldr	r5, [r4, #0]
  4034ec:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4034f0:	4606      	mov	r6, r0
  4034f2:	4688      	mov	r8, r1
  4034f4:	4692      	mov	sl, r2
  4034f6:	4699      	mov	r9, r3
  4034f8:	b3cc      	cbz	r4, 40356e <__register_exitproc+0x8a>
  4034fa:	6860      	ldr	r0, [r4, #4]
  4034fc:	281f      	cmp	r0, #31
  4034fe:	dc18      	bgt.n	403532 <__register_exitproc+0x4e>
  403500:	1c43      	adds	r3, r0, #1
  403502:	b17e      	cbz	r6, 403524 <__register_exitproc+0x40>
  403504:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  403508:	2101      	movs	r1, #1
  40350a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40350e:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  403512:	fa01 f200 	lsl.w	r2, r1, r0
  403516:	4317      	orrs	r7, r2
  403518:	2e02      	cmp	r6, #2
  40351a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40351e:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  403522:	d01e      	beq.n	403562 <__register_exitproc+0x7e>
  403524:	3002      	adds	r0, #2
  403526:	6063      	str	r3, [r4, #4]
  403528:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40352c:	2000      	movs	r0, #0
  40352e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403532:	4b14      	ldr	r3, [pc, #80]	; (403584 <__register_exitproc+0xa0>)
  403534:	b303      	cbz	r3, 403578 <__register_exitproc+0x94>
  403536:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40353a:	f7ff f98f 	bl	40285c <malloc>
  40353e:	4604      	mov	r4, r0
  403540:	b1d0      	cbz	r0, 403578 <__register_exitproc+0x94>
  403542:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  403546:	2700      	movs	r7, #0
  403548:	e880 0088 	stmia.w	r0, {r3, r7}
  40354c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403550:	4638      	mov	r0, r7
  403552:	2301      	movs	r3, #1
  403554:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403558:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40355c:	2e00      	cmp	r6, #0
  40355e:	d0e1      	beq.n	403524 <__register_exitproc+0x40>
  403560:	e7d0      	b.n	403504 <__register_exitproc+0x20>
  403562:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  403566:	430a      	orrs	r2, r1
  403568:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40356c:	e7da      	b.n	403524 <__register_exitproc+0x40>
  40356e:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  403572:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403576:	e7c0      	b.n	4034fa <__register_exitproc+0x16>
  403578:	f04f 30ff 	mov.w	r0, #4294967295
  40357c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403580:	00403778 	.word	0x00403778
  403584:	0040285d 	.word	0x0040285d

00403588 <_close_r>:
  403588:	b538      	push	{r3, r4, r5, lr}
  40358a:	4c07      	ldr	r4, [pc, #28]	; (4035a8 <_close_r+0x20>)
  40358c:	2300      	movs	r3, #0
  40358e:	4605      	mov	r5, r0
  403590:	4608      	mov	r0, r1
  403592:	6023      	str	r3, [r4, #0]
  403594:	f7fe f84a 	bl	40162c <_close>
  403598:	1c43      	adds	r3, r0, #1
  40359a:	d000      	beq.n	40359e <_close_r+0x16>
  40359c:	bd38      	pop	{r3, r4, r5, pc}
  40359e:	6823      	ldr	r3, [r4, #0]
  4035a0:	2b00      	cmp	r3, #0
  4035a2:	d0fb      	beq.n	40359c <_close_r+0x14>
  4035a4:	602b      	str	r3, [r5, #0]
  4035a6:	bd38      	pop	{r3, r4, r5, pc}
  4035a8:	20000930 	.word	0x20000930

004035ac <_fclose_r>:
  4035ac:	2900      	cmp	r1, #0
  4035ae:	d03d      	beq.n	40362c <_fclose_r+0x80>
  4035b0:	b570      	push	{r4, r5, r6, lr}
  4035b2:	4605      	mov	r5, r0
  4035b4:	460c      	mov	r4, r1
  4035b6:	b108      	cbz	r0, 4035bc <_fclose_r+0x10>
  4035b8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4035ba:	b37b      	cbz	r3, 40361c <_fclose_r+0x70>
  4035bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4035c0:	b90b      	cbnz	r3, 4035c6 <_fclose_r+0x1a>
  4035c2:	2000      	movs	r0, #0
  4035c4:	bd70      	pop	{r4, r5, r6, pc}
  4035c6:	4628      	mov	r0, r5
  4035c8:	4621      	mov	r1, r4
  4035ca:	f7fe fc9d 	bl	401f08 <__sflush_r>
  4035ce:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4035d0:	4606      	mov	r6, r0
  4035d2:	b133      	cbz	r3, 4035e2 <_fclose_r+0x36>
  4035d4:	4628      	mov	r0, r5
  4035d6:	69e1      	ldr	r1, [r4, #28]
  4035d8:	4798      	blx	r3
  4035da:	2800      	cmp	r0, #0
  4035dc:	bfb8      	it	lt
  4035de:	f04f 36ff 	movlt.w	r6, #4294967295
  4035e2:	89a3      	ldrh	r3, [r4, #12]
  4035e4:	061b      	lsls	r3, r3, #24
  4035e6:	d41c      	bmi.n	403622 <_fclose_r+0x76>
  4035e8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4035ea:	b141      	cbz	r1, 4035fe <_fclose_r+0x52>
  4035ec:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4035f0:	4299      	cmp	r1, r3
  4035f2:	d002      	beq.n	4035fa <_fclose_r+0x4e>
  4035f4:	4628      	mov	r0, r5
  4035f6:	f7fe fe33 	bl	402260 <_free_r>
  4035fa:	2300      	movs	r3, #0
  4035fc:	6323      	str	r3, [r4, #48]	; 0x30
  4035fe:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403600:	b121      	cbz	r1, 40360c <_fclose_r+0x60>
  403602:	4628      	mov	r0, r5
  403604:	f7fe fe2c 	bl	402260 <_free_r>
  403608:	2300      	movs	r3, #0
  40360a:	6463      	str	r3, [r4, #68]	; 0x44
  40360c:	f7fe fdc0 	bl	402190 <__sfp_lock_acquire>
  403610:	2300      	movs	r3, #0
  403612:	81a3      	strh	r3, [r4, #12]
  403614:	f7fe fdbe 	bl	402194 <__sfp_lock_release>
  403618:	4630      	mov	r0, r6
  40361a:	bd70      	pop	{r4, r5, r6, pc}
  40361c:	f7fe fdb2 	bl	402184 <__sinit>
  403620:	e7cc      	b.n	4035bc <_fclose_r+0x10>
  403622:	4628      	mov	r0, r5
  403624:	6921      	ldr	r1, [r4, #16]
  403626:	f7fe fe1b 	bl	402260 <_free_r>
  40362a:	e7dd      	b.n	4035e8 <_fclose_r+0x3c>
  40362c:	2000      	movs	r0, #0
  40362e:	4770      	bx	lr

00403630 <_fstat_r>:
  403630:	b538      	push	{r3, r4, r5, lr}
  403632:	4c08      	ldr	r4, [pc, #32]	; (403654 <_fstat_r+0x24>)
  403634:	2300      	movs	r3, #0
  403636:	4605      	mov	r5, r0
  403638:	4608      	mov	r0, r1
  40363a:	4611      	mov	r1, r2
  40363c:	6023      	str	r3, [r4, #0]
  40363e:	f7fe f801 	bl	401644 <_fstat>
  403642:	1c43      	adds	r3, r0, #1
  403644:	d000      	beq.n	403648 <_fstat_r+0x18>
  403646:	bd38      	pop	{r3, r4, r5, pc}
  403648:	6823      	ldr	r3, [r4, #0]
  40364a:	2b00      	cmp	r3, #0
  40364c:	d0fb      	beq.n	403646 <_fstat_r+0x16>
  40364e:	602b      	str	r3, [r5, #0]
  403650:	bd38      	pop	{r3, r4, r5, pc}
  403652:	bf00      	nop
  403654:	20000930 	.word	0x20000930

00403658 <_isatty_r>:
  403658:	b538      	push	{r3, r4, r5, lr}
  40365a:	4c07      	ldr	r4, [pc, #28]	; (403678 <_isatty_r+0x20>)
  40365c:	2300      	movs	r3, #0
  40365e:	4605      	mov	r5, r0
  403660:	4608      	mov	r0, r1
  403662:	6023      	str	r3, [r4, #0]
  403664:	f7fd fffe 	bl	401664 <_isatty>
  403668:	1c43      	adds	r3, r0, #1
  40366a:	d000      	beq.n	40366e <_isatty_r+0x16>
  40366c:	bd38      	pop	{r3, r4, r5, pc}
  40366e:	6823      	ldr	r3, [r4, #0]
  403670:	2b00      	cmp	r3, #0
  403672:	d0fb      	beq.n	40366c <_isatty_r+0x14>
  403674:	602b      	str	r3, [r5, #0]
  403676:	bd38      	pop	{r3, r4, r5, pc}
  403678:	20000930 	.word	0x20000930

0040367c <_lseek_r>:
  40367c:	b570      	push	{r4, r5, r6, lr}
  40367e:	4c08      	ldr	r4, [pc, #32]	; (4036a0 <_lseek_r+0x24>)
  403680:	4606      	mov	r6, r0
  403682:	2500      	movs	r5, #0
  403684:	4608      	mov	r0, r1
  403686:	4611      	mov	r1, r2
  403688:	461a      	mov	r2, r3
  40368a:	6025      	str	r5, [r4, #0]
  40368c:	f7fd fff6 	bl	40167c <_lseek>
  403690:	1c43      	adds	r3, r0, #1
  403692:	d000      	beq.n	403696 <_lseek_r+0x1a>
  403694:	bd70      	pop	{r4, r5, r6, pc}
  403696:	6823      	ldr	r3, [r4, #0]
  403698:	2b00      	cmp	r3, #0
  40369a:	d0fb      	beq.n	403694 <_lseek_r+0x18>
  40369c:	6033      	str	r3, [r6, #0]
  40369e:	bd70      	pop	{r4, r5, r6, pc}
  4036a0:	20000930 	.word	0x20000930

004036a4 <_read_r>:
  4036a4:	b570      	push	{r4, r5, r6, lr}
  4036a6:	4c08      	ldr	r4, [pc, #32]	; (4036c8 <_read_r+0x24>)
  4036a8:	4606      	mov	r6, r0
  4036aa:	2500      	movs	r5, #0
  4036ac:	4608      	mov	r0, r1
  4036ae:	4611      	mov	r1, r2
  4036b0:	461a      	mov	r2, r3
  4036b2:	6025      	str	r5, [r4, #0]
  4036b4:	f7fc fede 	bl	400474 <_read>
  4036b8:	1c43      	adds	r3, r0, #1
  4036ba:	d000      	beq.n	4036be <_read_r+0x1a>
  4036bc:	bd70      	pop	{r4, r5, r6, pc}
  4036be:	6823      	ldr	r3, [r4, #0]
  4036c0:	2b00      	cmp	r3, #0
  4036c2:	d0fb      	beq.n	4036bc <_read_r+0x18>
  4036c4:	6033      	str	r3, [r6, #0]
  4036c6:	bd70      	pop	{r4, r5, r6, pc}
  4036c8:	20000930 	.word	0x20000930
  4036cc:	3a203120 	.word	0x3a203120
  4036d0:	69786520 	.word	0x69786520
  4036d4:	6e206562 	.word	0x6e206562
  4036d8:	6d61766f 	.word	0x6d61766f
  4036dc:	65746e65 	.word	0x65746e65
  4036e0:	73736520 	.word	0x73736520
  4036e4:	656d2065 	.word	0x656d2065
  4036e8:	0a20756e 	.word	0x0a20756e
  4036ec:	2032200d 	.word	0x2032200d
  4036f0:	7441203a 	.word	0x7441203a
  4036f4:	20617669 	.word	0x20617669
  4036f8:	454c206f 	.word	0x454c206f
  4036fc:	0a202044 	.word	0x0a202044
  403700:	2033200d 	.word	0x2033200d
  403704:	6544203a 	.word	0x6544203a
  403708:	67696c73 	.word	0x67696c73
  40370c:	206f2061 	.word	0x206f2061
  403710:	2044454c 	.word	0x2044454c
  403714:	00200d0a 	.word	0x00200d0a
  403718:	2d2d2d20 	.word	0x2d2d2d20
  40371c:	2d2d2d2d 	.word	0x2d2d2d2d
  403720:	2d2d2d2d 	.word	0x2d2d2d2d
  403724:	2d2d2d2d 	.word	0x2d2d2d2d
  403728:	2d2d2d2d 	.word	0x2d2d2d2d
  40372c:	2d2d2d2d 	.word	0x2d2d2d2d
  403730:	2d2d2d2d 	.word	0x2d2d2d2d
  403734:	0d0a202d 	.word	0x0d0a202d
  403738:	6d654220 	.word	0x6d654220
  40373c:	6e697620 	.word	0x6e697620
  403740:	74206f64 	.word	0x74206f64
  403744:	61727265 	.word	0x61727265
  403748:	6f697571 	.word	0x6f697571
  40374c:	09092120 	.word	0x09092120
  403750:	2d200d0a 	.word	0x2d200d0a
  403754:	2d2d2d2d 	.word	0x2d2d2d2d
  403758:	2d2d2d2d 	.word	0x2d2d2d2d
  40375c:	2d2d2d2d 	.word	0x2d2d2d2d
  403760:	2d2d2d2d 	.word	0x2d2d2d2d
  403764:	2d2d2d2d 	.word	0x2d2d2d2d
  403768:	2d2d2d2d 	.word	0x2d2d2d2d
  40376c:	202d2d2d 	.word	0x202d2d2d
  403770:	00000d0a 	.word	0x00000d0a
  403774:	00000043 	.word	0x00000043

00403778 <_global_impure_ptr>:
  403778:	20000008 0000000a                       ... ....

00403780 <_init>:
  403780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403782:	bf00      	nop
  403784:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403786:	bc08      	pop	{r3}
  403788:	469e      	mov	lr, r3
  40378a:	4770      	bx	lr

0040378c <__init_array_start>:
  40378c:	00401ee9 	.word	0x00401ee9

00403790 <__frame_dummy_init_array_entry>:
  403790:	004000f1                                ..@.

00403794 <_fini>:
  403794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403796:	bf00      	nop
  403798:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40379a:	bc08      	pop	{r3}
  40379c:	469e      	mov	lr, r3
  40379e:	4770      	bx	lr

004037a0 <__fini_array_start>:
  4037a0:	004000cd 	.word	0x004000cd
