{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479044247476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479044247476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 21:37:27 2016 " "Processing started: Sun Nov 13 21:37:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479044247476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479044247476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KEY_DETECT_TRIGGER -c KEY_DETECT_TRIGGER " "Command: quartus_map --read_settings_files=on --write_settings_files=off KEY_DETECT_TRIGGER -c KEY_DETECT_TRIGGER" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479044247476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479044247694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/top_module.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479044247726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479044247726 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 KEY_DETECT_MODULE.v(20) " "Verilog HDL Expression warning at KEY_DETECT_MODULE.v(20): truncated literal to match 11 bits" {  } { { "KEY_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/KEY_DETECT_MODULE.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1479044247726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_detect_module.v 1 1 " "Found 1 design units, including 1 entities, in source file key_detect_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_DETECT_MODULE " "Found entity 1: KEY_DETECT_MODULE" {  } { { "KEY_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/KEY_DETECT_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479044247726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479044247726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_module.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 DELAY_MODULE " "Found entity 1: DELAY_MODULE" {  } { { "DELAY_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/DELAY_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479044247726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479044247726 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479044247757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_DETECT_MODULE KEY_DETECT_MODULE:U_key_detect_module_Inst " "Elaborating entity \"KEY_DETECT_MODULE\" for hierarchy \"KEY_DETECT_MODULE:U_key_detect_module_Inst\"" {  } { { "top_module.v" "U_key_detect_module_Inst" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/top_module.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479044247757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DELAY_MODULE DELAY_MODULE:U_delay_module_Inst " "Elaborating entity \"DELAY_MODULE\" for hierarchy \"DELAY_MODULE:U_delay_module_Inst\"" {  } { { "top_module.v" "U_delay_module_Inst" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/top_module.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479044247757 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rPin_Out DELAY_MODULE.v(68) " "Verilog HDL Always Construct warning at DELAY_MODULE.v(68): inferring latch(es) for variable \"rPin_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "DELAY_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/DELAY_MODULE.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1479044247757 "|top_module|DELAY_MODULE:U_delay_module_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rPin_Out DELAY_MODULE.v(68) " "Inferred latch for \"rPin_Out\" at DELAY_MODULE.v(68)" {  } { { "DELAY_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/DELAY_MODULE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479044247757 "|top_module|DELAY_MODULE:U_delay_module_Inst"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rPin_Out DELAY_MODULE.v(58) " "Can't resolve multiple constant drivers for net \"rPin_Out\" at DELAY_MODULE.v(58)" {  } { { "DELAY_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/DELAY_MODULE.v" 58 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479044247757 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "DELAY_MODULE.v(68) " "Constant driver at DELAY_MODULE.v(68)" {  } { { "DELAY_MODULE.v" "" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/DELAY_MODULE.v" 68 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "" 0 -1 1479044247757 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "DELAY_MODULE:U_delay_module_Inst " "Can't elaborate user hierarchy \"DELAY_MODULE:U_delay_module_Inst\"" {  } { { "top_module.v" "U_delay_module_Inst" { Text "D:/FPGA_PROC/KEY_DETECT_TRIGGER/top_module.v" 42 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1479044247757 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479044247819 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 13 21:37:27 2016 " "Processing ended: Sun Nov 13 21:37:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479044247819 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479044247819 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479044247819 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479044247819 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479044248396 ""}
