{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1465109597607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465109597607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 23:53:17 2016 " "Processing started: Sat Jun 04 23:53:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465109597607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109597607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Computer_Integration_HW_test -c Computer_Integration_HW_test " "Command: quartus_sta Computer_Integration_HW_test -c Computer_Integration_HW_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109597607 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1465109597737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109601737 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109601817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109601817 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "136 " "TimeQuest Timing Analyzer is analyzing 136 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109602987 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1465109603427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1465109603427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1465109603427 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1465109603427 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603427 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_Integration_HW_test.sdc " "Reading SDC File: 'Computer_Integration_HW_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 10 CLOCK2_50 port " "Ignored filter at Computer_Integration_HW_test.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603547 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 11 CLOCK3_50 port " "Ignored filter at Computer_Integration_HW_test.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603547 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 12 CLOCK4_50 port " "Ignored filter at Computer_Integration_HW_test.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603547 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 14 TD_CLK27 port " "Ignored filter at Computer_Integration_HW_test.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603547 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 15 DRAM_CLK port " "Ignored filter at Computer_Integration_HW_test.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603547 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 20 VGA_CLK port " "Ignored filter at Computer_Integration_HW_test.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Computer_Integration_HW_test.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at Computer_Integration_HW_test.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603547 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 53 DRAM_DQ* port " "Ignored filter at Computer_Integration_HW_test.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 53 clk_dram clock " "Ignored filter at Computer_Integration_HW_test.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603547 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(53): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603547 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603547 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(54): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 56 TD_DATA* port " "Ignored filter at Computer_Integration_HW_test.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 56 tv_27m clock " "Ignored filter at Computer_Integration_HW_test.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(56): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(57): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 58 TD_HS port " "Ignored filter at Computer_Integration_HW_test.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(58): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(59): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 60 TD_VS port " "Ignored filter at Computer_Integration_HW_test.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(60): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Computer_Integration_HW_test.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at Computer_Integration_HW_test.sdc(61): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(68): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(69): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 70 DRAM_ADDR* port " "Ignored filter at Computer_Integration_HW_test.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(70): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(71): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 72 DRAM_*DQM port " "Ignored filter at Computer_Integration_HW_test.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(72): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(73): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 74 DRAM_BA* port " "Ignored filter at Computer_Integration_HW_test.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(74): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(75): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 76 DRAM_RAS_N port " "Ignored filter at Computer_Integration_HW_test.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(76): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(77): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 78 DRAM_CAS_N port " "Ignored filter at Computer_Integration_HW_test.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(78): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(79): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 80 DRAM_WE_N port " "Ignored filter at Computer_Integration_HW_test.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(80): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(81): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 82 DRAM_CKE port " "Ignored filter at Computer_Integration_HW_test.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(82): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(83): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 84 DRAM_CS_N port " "Ignored filter at Computer_Integration_HW_test.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(84): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(85): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 87 VGA_R* port " "Ignored filter at Computer_Integration_HW_test.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 87 clk_vga clock " "Ignored filter at Computer_Integration_HW_test.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(87): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(88): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 89 VGA_G* port " "Ignored filter at Computer_Integration_HW_test.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(89): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(90): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 91 VGA_B* port " "Ignored filter at Computer_Integration_HW_test.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(91): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(92): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_Integration_HW_test.sdc 93 VGA_BLANK port " "Ignored filter at Computer_Integration_HW_test.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(93): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1465109603557 ""}  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Computer_Integration_HW_test.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at Computer_Integration_HW_test.sdc(94): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" "" { Text "C:/git/EE469/Lab5/verilog/computer_integration_HW/Computer_Integration_HW_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603557 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[5\] SW\[0\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[5\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465109603617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603617 "|computer_integration_HW_test|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Node: computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[0\] computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[0\] is being clocked by computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465109603617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603617 "|computer_integration_HW_test|computer_integration:Computer|id_ex_buffer:IDEX|instruction_saved[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[18\] " "Node: div_clock:clock_divider\|div_clks\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] div_clock:clock_divider\|div_clks\[18\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] is being clocked by div_clock:clock_divider\|div_clks\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465109603617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603617 "|computer_integration_HW_test|div_clock:clock_divider|div_clks[18]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109603687 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1465109603707 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465109603747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.380 " "Worst-case setup slack is 4.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.380               0.000 CLOCK_50  " "    4.380               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.506               0.000 altera_reserved_tck  " "    9.506               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109604197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.739 " "Worst-case hold slack is 0.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.739               0.000 CLOCK_50  " "    0.739               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.946               0.000 altera_reserved_tck  " "    0.946               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109604287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.652 " "Worst-case recovery slack is 11.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.652               0.000 CLOCK_50  " "   11.652               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.645               0.000 altera_reserved_tck  " "   14.645               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109604317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.806 " "Worst-case removal slack is 0.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.806               0.000 altera_reserved_tck  " "    0.806               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.066               0.000 CLOCK_50  " "    1.066               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109604347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.135 " "Worst-case minimum pulse width slack is 9.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.135               0.000 CLOCK_50  " "    9.135               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.477               0.000 altera_reserved_tck  " "   15.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109604357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109604357 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465109604547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109604637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109611386 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[5\] SW\[0\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[5\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465109612046 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109612046 "|computer_integration_HW_test|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Node: computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[0\] computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[0\] is being clocked by computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465109612046 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109612046 "|computer_integration_HW_test|computer_integration:Computer|id_ex_buffer:IDEX|instruction_saved[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[18\] " "Node: div_clock:clock_divider\|div_clks\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] div_clock:clock_divider\|div_clks\[18\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] is being clocked by div_clock:clock_divider\|div_clks\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465109612046 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109612046 "|computer_integration_HW_test|div_clock:clock_divider|div_clks[18]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109612066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.551 " "Worst-case setup slack is 4.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.551               0.000 CLOCK_50  " "    4.551               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.694               0.000 altera_reserved_tck  " "    9.694               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109612336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.659 " "Worst-case hold slack is 0.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.659               0.000 CLOCK_50  " "    0.659               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.910               0.000 altera_reserved_tck  " "    0.910               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109612436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.018 " "Worst-case recovery slack is 12.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.018               0.000 CLOCK_50  " "   12.018               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.713               0.000 altera_reserved_tck  " "   14.713               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109612466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.763 " "Worst-case removal slack is 0.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.763               0.000 altera_reserved_tck  " "    0.763               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027               0.000 CLOCK_50  " "    1.027               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109612496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.157 " "Worst-case minimum pulse width slack is 9.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.157               0.000 CLOCK_50  " "    9.157               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.475               0.000 altera_reserved_tck  " "   15.475               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109612526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109612526 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465109612726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109612936 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109619540 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[5\] SW\[0\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[5\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465109620180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109620180 "|computer_integration_HW_test|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Node: computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[0\] computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[0\] is being clocked by computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465109620180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109620180 "|computer_integration_HW_test|computer_integration:Computer|id_ex_buffer:IDEX|instruction_saved[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[18\] " "Node: div_clock:clock_divider\|div_clks\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] div_clock:clock_divider\|div_clks\[18\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] is being clocked by div_clock:clock_divider\|div_clks\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465109620180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109620180 "|computer_integration_HW_test|div_clock:clock_divider|div_clks[18]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109620200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.831 " "Worst-case setup slack is 10.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.831               0.000 CLOCK_50  " "   10.831               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.616               0.000 altera_reserved_tck  " "   12.616               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109620310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.460 " "Worst-case hold slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 CLOCK_50  " "    0.460               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 altera_reserved_tck  " "    0.514               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109620400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.890 " "Worst-case recovery slack is 13.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.890               0.000 CLOCK_50  " "   13.890               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.776               0.000 altera_reserved_tck  " "   15.776               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109620430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.447 " "Worst-case removal slack is 0.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 altera_reserved_tck  " "    0.447               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 CLOCK_50  " "    0.566               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109620470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.078 " "Worst-case minimum pulse width slack is 9.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.078               0.000 CLOCK_50  " "    9.078               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.124               0.000 altera_reserved_tck  " "   15.124               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109620480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109620480 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465109620670 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[5\] SW\[0\] " "Latch computer_integration_HW_SM:Computer_Control_SM\|num_of_instr\[5\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465109621200 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109621200 "|computer_integration_HW_test|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Node: computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[0\] computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\] " "Latch computer_integration:Computer\|dataForwarding:DF_HAZ_CONTROL\|exmemD\[0\] is being clocked by computer_integration:Computer\|id_ex_buffer:IDEX\|instruction_saved\[26\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465109621200 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109621200 "|computer_integration_HW_test|computer_integration:Computer|id_ex_buffer:IDEX|instruction_saved[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[18\] " "Node: div_clock:clock_divider\|div_clks\[18\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] div_clock:clock_divider\|div_clks\[18\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] is being clocked by div_clock:clock_divider\|div_clks\[18\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465109621200 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109621200 "|computer_integration_HW_test|div_clock:clock_divider|div_clks[18]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109621220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.677 " "Worst-case setup slack is 11.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.677               0.000 CLOCK_50  " "   11.677               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.055               0.000 altera_reserved_tck  " "   13.055               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109621330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 CLOCK_50  " "    0.382               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 altera_reserved_tck  " "    0.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109621420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.674 " "Worst-case recovery slack is 14.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.674               0.000 CLOCK_50  " "   14.674               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.903               0.000 altera_reserved_tck  " "   15.903               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109621440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.401 " "Worst-case removal slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 CLOCK_50  " "    0.517               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109621480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.099 " "Worst-case minimum pulse width slack is 9.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.099               0.000 CLOCK_50  " "    9.099               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.139               0.000 altera_reserved_tck  " "   15.139               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465109621490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109621490 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109623440 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109623440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 112 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1475 " "Peak virtual memory: 1475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465109623670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 04 23:53:43 2016 " "Processing ended: Sat Jun 04 23:53:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465109623670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465109623670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465109623670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465109623670 ""}
