#ifndef _VTSS_VENICE_REGS_HOST_PLL5G_H_
#define _VTSS_VENICE_REGS_HOST_PLL5G_H_

/*


 Copyright (c) 2002-2017 Microsemi Corporation "Microsemi". All Rights Reserved.

 Unpublished rights reserved under the copyright laws of the United States of
 America, other countries and international treaties. Permission to use, copy,
 store and modify, the software and its source code is granted but only in
 connection with products utilizing the Microsemi switch and PHY products.
 Permission is also granted for you to integrate into other products, disclose,
 transmit and distribute the software only in an absolute machine readable format
 (e.g. HEX file) and only in or with products utilizing the Microsemi switch and
 PHY products.  The source code of the software may not be disclosed, transmitted
 or distributed without the prior written permission of Microsemi.

 This copyright notice must appear in any copy, modification, disclosure,
 transmission or distribution of the software.  Microsemi retains all ownership,
 copyright, trade secret and proprietary rights in the software and its source code,
 including all modifications thereto.

 THIS SOFTWARE HAS BEEN PROVIDED "AS IS". MICROSEMI HEREBY DISCLAIMS ALL WARRANTIES
 OF ANY KIND WITH RESPECT TO THE SOFTWARE, WHETHER SUCH WARRANTIES ARE EXPRESS,
 IMPLIED, STATUTORY OR OTHERWISE INCLUDING, WITHOUT LIMITATION, WARRANTIES OF
 MERCHANTABILITY, FITNESS FOR A PARTICULAR USE OR PURPOSE AND NON-INFRINGEMENT.

*/

#include "vtss_venice_regs_common.h"

/*********************************************************************** 
 *
 * Target: \a HOST_PLL5G
 *
 * 
 *
 ***********************************************************************/

/**
 * Register Group: \a HOST_PLL5G:H_PLL5G
 *
 * H_PLL5G Configuration Registers
 */


/** 
 * \brief H_PLL5G Configuration 0A
 *
 * \details
 * Configuration register 0A for H_PLL5G
 *
 * Register: \a HOST_PLL5G:H_PLL5G:H_PLL5G_CFG0A
 */
#define VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A  VTSS_IOREG(0x1e, 0, 0x8100)

/** 
 * \brief
 * setting for core clock divider 0:625MHz, 1:312.5MHz, 2:500MHz,
 * 3:277.77MHz, 4:500MHz, 5:250MHz, 6:416.66MHz, 7:227.27MHz, 8:416.66MHz,
 * 9:208.33MHz, 10:357.14MHz, 11:192.3MHz, 12:357.14MHz, 13:178.57MHz,
 * 14:312.5MHz, 15:166.66,MHz, 17:156,25MHz
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A . CORE_CLK_DIV
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A_CORE_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A_CORE_CLK_DIV     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A_CORE_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/** 
 * \brief
 * Setting for CPU clock divider
 *
 * \details 
 * 2: 500 MHz
 * 5: 250 MHz
 * 6: 416.66 MHz
 * 14: 312.5 MHz
 * 15: 166.66 MHz
 * Others: Reserved
 *
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A . CPU_CLK_DIV
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A_CPU_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A_CPU_CLK_DIV     VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A_CPU_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,6,6)

/** 
 * \brief
 * enable BIAS circuitry incl. Bandgap, voltage regulators, etc.
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A . ENA_BIAS
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A_ENA_BIAS  VTSS_BIT(12)

/** 
 * \brief
 * enable BIAS for LCPLL VCO output buffer
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A . ENA_VCO_BUF
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A_ENA_VCO_BUF  VTSS_BIT(13)

/** 
 * \brief
 * enable current mode chargepump, normal mode
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A . ENA_CP1
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A_ENA_CP1  VTSS_BIT(14)

/** 
 * \brief
 * enable fine VCO operating point regulator
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A . ENA_VCO_CONTRH
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0A_ENA_VCO_CONTRH  VTSS_BIT(15)


/** 
 * \brief H_PLL5G Configuration 0B
 *
 * \details
 * Configuration register 0B for H_PLL5G
 *
 * Register: \a HOST_PLL5G:H_PLL5G:H_PLL5G_CFG0B
 */
#define VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B  VTSS_IOREG(0x1e, 0, 0x8101)

/** 
 * \brief
 * setting for chargepump current 0: lowest current, 3: highest current
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B . SELCPI
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B_SELCPI(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B_SELCPI     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B_SELCPI(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/** 
 * \brief
 * setting for filter resistor value 0: biggest resistance, 31: lowest
 * resistance
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B . LOOP_BW_RES
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B_LOOP_BW_RES(x)  VTSS_ENCODE_BITFIELD(x,2,5)
#define  VTSS_M_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B_LOOP_BW_RES     VTSS_ENCODE_BITMASK(2,5)
#define  VTSS_X_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B_LOOP_BW_RES(x)  VTSS_EXTRACT_BITFIELD(x,2,5)

/** 
 * \brief
 * fine tune of bandgap voltage distribution 0: lowest voltage, 15: highest
 * voltage
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B . SELBGV820
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B_SELBGV820(x)  VTSS_ENCODE_BITFIELD(x,7,4)
#define  VTSS_M_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B_SELBGV820     VTSS_ENCODE_BITMASK(7,4)
#define  VTSS_X_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B_SELBGV820(x)  VTSS_EXTRACT_BITFIELD(x,7,4)

/** 
 * \brief
 * enable fine locking, last stage in startup locking sequence
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B . ENA_LOCK_FINE
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B_ENA_LOCK_FINE  VTSS_BIT(11)

/** 
 * \brief
 * RCPLL feedback divider setting
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B . DIV4
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B_DIV4  VTSS_BIT(12)

/** 
 * \brief
 * RCPLL enable BIAS for clocktree buffer (active low) 0: enable BIAS, 1:
 * disable BIAS
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B . ENA_CLKTREE
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B_ENA_CLKTREE  VTSS_BIT(13)

/** 
 * \brief
 * RCPLL Global enable for serdes lane.
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B . ENA_LANE
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B_ENA_LANE  VTSS_BIT(14)

/** 
 * \brief
 * RCPLL feedback divider setting
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B . ENA_ROT
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG0B_ENA_ROT  VTSS_BIT(15)


/** 
 * \brief H_PLL5G Configuration 1A
 *
 * \details
 * Configuration register 1A for H_PLL5G
 *
 * Register: \a HOST_PLL5G:H_PLL5G:H_PLL5G_CFG1A
 */
#define VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A  VTSS_IOREG(0x1e, 0, 0x8102)

/** 
 * \brief
 * RCPLL When set to '1' the value at sx_pll_fsm_ctrl_data_I is not taken
 * as reference value for the FSM, but is directly apllied to the PLL as
 * frequency range setting.
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A . FORCE_SET_ENA
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A_FORCE_SET_ENA  VTSS_BIT(0)

/** 
 * \brief
 * RCPLL Enable for half rate mode
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A . HALF_RATE
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A_HALF_RATE  VTSS_BIT(1)

/** 
 * \brief
 * RCPLL Enable recalibration of PLL when out of range is detected
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A . OUT_OF_RANGE_RECAL_ENA
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A_OUT_OF_RANGE_RECAL_ENA  VTSS_BIT(2)

/** 
 * \brief
 * RCPLL Power down for the RX-path
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A . PWD_RX
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A_PWD_RX  VTSS_BIT(3)

/** 
 * \brief
 * RCPLL Power down for the TX-path
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A . PWD_TX
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A_PWD_TX  VTSS_BIT(4)

/** 
 * \brief
 * RCPLL Enable for quarter rate mode
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A . QUARTER_RATE
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A_QUARTER_RATE  VTSS_BIT(5)

/** 
 * \brief
 * RCPLL Control input for startup FSM
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A . RC_CTRL_DATA
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A_RC_CTRL_DATA(x)  VTSS_ENCODE_BITFIELD(x,6,8)
#define  VTSS_M_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A_RC_CTRL_DATA     VTSS_ENCODE_BITMASK(6,8)
#define  VTSS_X_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A_RC_CTRL_DATA(x)  VTSS_EXTRACT_BITFIELD(x,6,8)

/** 
 * \brief
 * RCPLL Enable for startup FSM
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A . RC_ENABLE
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A_RC_ENABLE  VTSS_BIT(14)

/** 
 * \brief
 * RCPLL Selects whether (when set to '1') the frequency range setting from
 * the FSM can be read back at sx_pll_rb_data_o or (when cleared to 0) the
 * measured period.
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A . READBACK_DATA_SEL
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1A_READBACK_DATA_SEL  VTSS_BIT(15)


/** 
 * \brief H_PLL5G Configuration 1B
 *
 * \details
 * Configuration register 1B for H_PLL5G
 *
 * Register: \a HOST_PLL5G:H_PLL5G:H_PLL5G_CFG1B
 */
#define VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1B  VTSS_IOREG(0x1e, 0, 0x8103)

/** 
 * \brief
 * RCPLL feedback divider setting
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1B . ROT_DIR
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1B_ROT_DIR  VTSS_BIT(0)

/** 
 * \brief
 * RCPLL feedback divider setting
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1B . ROT_SPEED
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1B_ROT_SPEED  VTSS_BIT(1)

/** 
 * \brief
 * enable for direct data mode (ATPG/JTAG) reference clock input buffer and
 * test output buffer
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1B . ENA_DIRECT
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG1B_ENA_DIRECT  VTSS_BIT(2)


/** 
 * \brief H_PLL5G Configuration 2A
 *
 * \details
 * Configuration register 2A for H_PLL5G
 *
 * Register: \a HOST_PLL5G:H_PLL5G:H_PLL5G_CFG2A
 */
#define VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A  VTSS_IOREG(0x1e, 0, 0x8104)

/** 
 * \brief
 * enable static VCO frequency stepping
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A . ENA_GAIN_TEST
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_ENA_GAIN_TEST  VTSS_BIT(0)

/** 
 * \brief
 * disable automatic FSM startup frequency stepping
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A . DISABLE_FSM
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_DISABLE_FSM  VTSS_BIT(1)

/** 
 * \brief
 * enable FSM frequency deviation detection
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A . EN_RESET_FRQ_DET
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_EN_RESET_FRQ_DET  VTSS_BIT(2)

/** 
 * \brief
 * enable FSM limiter detection
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A . EN_RESET_LIM_DET
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_EN_RESET_LIM_DET  VTSS_BIT(3)

/** 
 * \brief
 * enable FSM frequency deviation overrun
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A . EN_RESET_OVERRUN
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_EN_RESET_OVERRUN  VTSS_BIT(4)

/** 
 * \brief
 * setting for static VCO frequency stepping 0: lowest frequency,31:
 * highest frequency
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A . GAIN_TEST
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_GAIN_TEST(x)  VTSS_ENCODE_BITFIELD(x,5,5)
#define  VTSS_M_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_GAIN_TEST     VTSS_ENCODE_BITMASK(5,5)
#define  VTSS_X_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_GAIN_TEST(x)  VTSS_EXTRACT_BITFIELD(x,5,5)

/** 
 * \brief
 * disables the startup FSM to start ramp up the frequency from POR 0:
 * normal,1: disable
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A . DISABLE_FSM_POR
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_DISABLE_FSM_POR  VTSS_BIT(10)

/** 
 * \brief
 * forces the startup FSM to start ramp up the frequency by POR 0: no
 * force,1: force
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A . FRC_FSM_POR
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_FRC_FSM_POR  VTSS_BIT(11)

/** 
 * \brief
 * enable static VCO amplitude control
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A . ENA_AMP_CTRL_FORCE
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_ENA_AMP_CTRL_FORCE  VTSS_BIT(12)

/** 
 * \brief
 * enable automatic VCO amplitude control
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A . ENA_AMPCTRL
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_ENA_AMPCTRL  VTSS_BIT(13)

/** 
 * \brief
 * force VCO amplitude control output to low (no VCO current) 0:force, 1:
 * no force
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A . PWD_AMPCTRL_N
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_PWD_AMPCTRL_N  VTSS_BIT(14)

/** 
 * \brief
 * enable clock bypass for all output clocks to come from ref clock pad
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A . ENA_CLK_BYPASS
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2A_ENA_CLK_BYPASS  VTSS_BIT(15)


/** 
 * \brief H_PLL5G Configuration 2B
 *
 * \details
 * Configuration register 2B for H_PLL5G
 *
 * Register: \a HOST_PLL5G:H_PLL5G:H_PLL5G_CFG2B
 */
#define VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B  VTSS_IOREG(0x1e, 0, 0x8105)

/** 
 * \brief
 * static VCO amplitude control, active w/ ena_amp_ctrl_force 0: lowest
 * current, 255: highest current
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B . AMPC_SEL
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B_AMPC_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B_AMPC_SEL     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B_AMPC_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/** 
 * \brief
 * enable clock bypass for all output clocks to come from extra dividers
 * (125MHz, 250MHz, 312.5MHz)
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B . ENA_CLK_BYPASS1
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B_ENA_CLK_BYPASS1  VTSS_BIT(8)

/** 
 * \brief
 * enable resistor mode chargepump, test mode
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B . ENA_CP2
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B_ENA_CP2  VTSS_BIT(9)

/** 
 * \brief
 * enable RCPLL clock buffer in LCPLL VCO (sx_ena_vco_buf_i must be set to
 * 0)
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B . ENA_RCPLL
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B_ENA_RCPLL  VTSS_BIT(10)

/** 
 * \brief
 * enable feedback divider output to test output buffer
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B . ENA_FBTESTOUT
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B_ENA_FBTESTOUT  VTSS_BIT(11)

/** 
 * \brief
 * enable VCO frequency control output
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B . ENA_VCO_NREF_TESTOUT
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B_ENA_VCO_NREF_TESTOUT  VTSS_BIT(12)

/** 
 * \brief
 * enable flip of refclk and fbclk at PFD, used for 2nd chargepump
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B . ENA_PFD_IN_FLIP
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B_ENA_PFD_IN_FLIP  VTSS_BIT(13)

/** 
 * \brief
 * enables test modes, e.g. fbdivsel
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B . ENA_TEST_MODE
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG2B_ENA_TEST_MODE  VTSS_BIT(14)


/** 
 * \brief H_PLL5G Configuration 3A
 *
 * \details
 * Configuration register 3A for H_PLL5G
 *
 * Register: \a HOST_PLL5G:H_PLL5G:H_PLL5G_CFG3A
 */
#define VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A  VTSS_IOREG(0x1e, 0, 0x8106)

/** 
 * \brief
 * setting for feedback divider, divide by 12..255
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A . FBDIVSEL
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A_FBDIVSEL(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A_FBDIVSEL     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A_FBDIVSEL(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/** 
 * \brief
 * enable feedback divider testmode
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A . FBDIVSEL_TST_ENA
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A_FBDIVSEL_TST_ENA  VTSS_BIT(8)

/** 
 * \brief
 * force chargepump output to nominal VCO operating point
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A . FORCE_CP
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A_FORCE_CP  VTSS_BIT(9)

/** 
 * \brief
 * enable force VCO frequency high/low (force_hi/lo)
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A . FORCE_ENA
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A_FORCE_ENA  VTSS_BIT(10)

/** 
 * \brief
 * force chargepump output to high, gives highest VCO frequency
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A . FORCE_HI
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A_FORCE_HI  VTSS_BIT(11)

/** 
 * \brief
 * force chargepump output to low, gives lowest VCO frequency
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A . FORCE_LO
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A_FORCE_LO  VTSS_BIT(12)

/** 
 * \brief
 * force vco contrh input to mid level (mid CML level)
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A . FORCE_VCO_CONTRH
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A_FORCE_VCO_CONTRH  VTSS_BIT(13)

/** 
 * \brief
 * reset for feedback divider, active low 0: reset,1:no reset
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A . RST_FB_N
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A_RST_FB_N  VTSS_BIT(14)

/** 
 * \brief
 * select CML or CMOS phase/frequency detector 0: CML, 1: CMOS
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A . SEL_CML_CMOS_PFD
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3A_SEL_CML_CMOS_PFD  VTSS_BIT(15)


/** 
 * \brief H_PLL5G Configuration 3B
 *
 * \details
 * Configuration register 3B for H_PLL5G
 *
 * Register: \a HOST_PLL5G:H_PLL5G:H_PLL5G_CFG3B
 */
#define VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3B  VTSS_IOREG(0x1e, 0, 0x8107)

/** 
 * \brief
 * enable symmetric feedback divider clock output 0: fbclk/2, 1: fbclk
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3B . SEL_FBDCLK
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3B_SEL_FBDCLK  VTSS_BIT(0)

/** 
 * \brief
 * enable differential test output
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3B . ENA_TEST_OUT
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3B_ENA_TEST_OUT  VTSS_BIT(1)

/** 
 * \brief
 * enable analog test output
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3B . ENA_ANA_TEST_OUT
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3B_ENA_ANA_TEST_OUT  VTSS_BIT(2)

/** 
 * \brief
 * select test output buffer input signal
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3B . TESTOUT_SEL
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3B_TESTOUT_SEL(x)  VTSS_ENCODE_BITFIELD(x,3,3)
#define  VTSS_M_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3B_TESTOUT_SEL     VTSS_ENCODE_BITMASK(3,3)
#define  VTSS_X_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3B_TESTOUT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,3,3)

/** 
 * \brief
 * select analog test output input signal
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3B . TEST_ANA_OUT_SEL
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3B_TEST_ANA_OUT_SEL(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3B_TEST_ANA_OUT_SEL     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG3B_TEST_ANA_OUT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,6,2)


/** 
 * \brief H_PLL5G Configuration 6
 *
 * \details
 * Configuration register 6 for H_PLL5G
 *
 * Register: \a HOST_PLL5G:H_PLL5G:H_PLL5G_CFG6
 */
#define VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG6  VTSS_IOREG(0x1e, 0, 0x810c)

/** 
 * \brief
 * Setting for DDR clock divider (see core_clk_div)
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG6 . DDR_CLK_DIV
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG6_DDR_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG6_DDR_CLK_DIV     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_HOST_PLL5G_H_PLL5G_H_PLL5G_CFG6_DDR_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,0,6)


/** 
 * \brief H_PLL5G Status 0
 *
 * \details
 * Status register 0 for the H_PLL5G
 *
 * Register: \a HOST_PLL5G:H_PLL5G:H_PLL5G_STATUS0
 */
#define VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0  VTSS_IOREG(0x1e, 0, 0x810d)

/** 
 * \brief
 * PLL lock status 0: not locked, 1: locked
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0 . LOCK_STATUS
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0_LOCK_STATUS  VTSS_BIT(0)

/** 
 * \brief
 * RCPLL Interface to read back internal data of the FSM.
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0 . READBACK_DATA
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0_READBACK_DATA(x)  VTSS_ENCODE_BITFIELD(x,1,8)
#define  VTSS_M_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0_READBACK_DATA     VTSS_ENCODE_BITMASK(1,8)
#define  VTSS_X_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0_READBACK_DATA(x)  VTSS_EXTRACT_BITFIELD(x,1,8)

/** 
 * \brief
 * RCPLL Flag that indicates that the calibration procedure has finished.
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0 . CALIBRATION_DONE
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0_CALIBRATION_DONE  VTSS_BIT(9)

/** 
 * \brief
 * RCPLL Flag that indicates errors that may occur during the calibration
 * procedure.
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0 . CALIBRATION_ERR
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0_CALIBRATION_ERR  VTSS_BIT(10)

/** 
 * \brief
 * RCPLL Flag that indicates a out of range condition while NOT in
 * calibration mode.
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0 . OUT_OF_RANGE_ERR
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0_OUT_OF_RANGE_ERR  VTSS_BIT(11)

/** 
 * \brief
 * RCPLL Flag range limiter signaling
 *
 * \details 
 * Field: VTSS_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0 . RANGE_LIM
 */
#define  VTSS_F_HOST_PLL5G_H_PLL5G_H_PLL5G_STATUS0_RANGE_LIM  VTSS_BIT(12)

/**
 * Register Group: \a HOST_PLL5G:H_PLL5G_BIST
 *
 * Host PLL5G BIST Configuration Register set
 */


/** 
 * \brief PLL5G BIST Configuration register 0A
 *
 * \details
 * Configuration register 0A for PLL5G BIST.
 *
 * Register: \a HOST_PLL5G:H_PLL5G_BIST:H_PLL5G_BIST_CFG0A
 */
#define VTSS_HOST_PLL5G_H_PLL5G_BIST_H_PLL5G_BIST_CFG0A  VTSS_IOREG(0x1e, 0, 0x8120)


/** 
 * \brief PLL5G BIST Configuration register 0B
 *
 * \details
 * Configuration register 0B for PLL5G BIST.
 *
 * Register: \a HOST_PLL5G:H_PLL5G_BIST:H_PLL5G_BIST_CFG0B
 */
#define VTSS_HOST_PLL5G_H_PLL5G_BIST_H_PLL5G_BIST_CFG0B  VTSS_IOREG(0x1e, 0, 0x8121)


/** 
 * \brief PLL5G BIST Configuration register 1
 *
 * \details
 * Configuration register 1 for PLL5G BIST.
 *
 * Register: \a HOST_PLL5G:H_PLL5G_BIST:H_PLL5G_BIST_CFG1
 */
#define VTSS_HOST_PLL5G_H_PLL5G_BIST_H_PLL5G_BIST_CFG1  VTSS_IOREG(0x1e, 0, 0x8122)


/** 
 * \brief PLL5G BIST Configuration register 2
 *
 * \details
 * Configuration register 2 for PLL5G BIST.
 *
 * Register: \a HOST_PLL5G:H_PLL5G_BIST:H_PLL5G_BIST_CFG2
 */
#define VTSS_HOST_PLL5G_H_PLL5G_BIST_H_PLL5G_BIST_CFG2  VTSS_IOREG(0x1e, 0, 0x8123)


/** 
 * \brief PLL5G BIST Status register 0
 *
 * \details
 * Status register 0 for PLL5G BIST.
 *
 * Register: \a HOST_PLL5G:H_PLL5G_BIST:H_PLL5G_BIST_STAT0
 */
#define VTSS_HOST_PLL5G_H_PLL5G_BIST_H_PLL5G_BIST_STAT0  VTSS_IOREG(0x1e, 0, 0x8124)


/** 
 * \brief PLL5G BIST Status register 1A
 *
 * \details
 * Status register 1A for PLL5G BIST.
 *
 * Register: \a HOST_PLL5G:H_PLL5G_BIST:H_PLL5G_BIST_STAT1A
 */
#define VTSS_HOST_PLL5G_H_PLL5G_BIST_H_PLL5G_BIST_STAT1A  VTSS_IOREG(0x1e, 0, 0x8125)


/** 
 * \brief PLL5G BIST Status register 1B
 *
 * \details
 * Status register 1B for PLL5G BIST.
 *
 * Register: \a HOST_PLL5G:H_PLL5G_BIST:H_PLL5G_BIST_STAT1B
 */
#define VTSS_HOST_PLL5G_H_PLL5G_BIST_H_PLL5G_BIST_STAT1B  VTSS_IOREG(0x1e, 0, 0x8126)


#endif /* _VTSS_VENICE_REGS_HOST_PLL5G_H_ */
