<stg><name>nn_inference</name>


<trans_list>

<trans id="258" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="7" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="10" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="12" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="15" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="16" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="24" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:4 %temp_output_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_output_0_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="24" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:5 %temp_output2_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_output2_0_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:6 %temp_output_0_V_addr = getelementptr i24 %temp_output_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="24" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:7 %store_ln731 = store i24 524288, i7 %temp_output_0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:8 %temp_output2_0_V_addr = getelementptr i24 %temp_output2_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:9 %store_ln731 = store i24 524288, i3 %temp_output2_0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit:10 %br_ln6 = br void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j = phi i7 %add_ln6, void, i7 0, void %_ZN8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln6 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %icmp_ln6 = icmp_eq  i7 %j, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln6 = br i1 %icmp_ln6, void %.split11, void %_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="7">
<![CDATA[
.split11:0 %zext_ln6 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="7">
<![CDATA[
.split11:1 %zext_ln6_1 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln6_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:2 %specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.split11:3 %br_ln10 = br void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit.preheader:0 %br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:0 %k = phi i10 %add_ln10, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i10 0, void %.split11

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:3 %icmp_ln10 = icmp_ult  i10 %k, i10 576

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:5 %br_ln10 = br i1 %icmp_ln10, void, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:0 %add_ln10 = add i10 %k, i10 2

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:1 %k_cast14 = zext i10 %k

]]></Node>
<StgValue><ssdm name="k_cast14"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:2 %tmp_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %k, i6 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:3 %tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %k, i4 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:4 %zext_ln1118 = zext i14 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:5 %add_ln1118 = add i16 %tmp_2, i16 %zext_ln1118

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:6 %add_ln1118_1 = add i16 %add_ln1118, i16 %zext_ln6_1

]]></Node>
<StgValue><ssdm name="add_ln1118_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:7 %zext_ln1118_1 = zext i16 %add_ln1118_1

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:8 %weights_layer1_weights_V_addr = getelementptr i20 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:10 %input_img_addr = getelementptr i32 %input_img, i64 0, i64 %k_cast14

]]></Node>
<StgValue><ssdm name="input_img_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:11 %input_img_load = load i10 %input_img_addr

]]></Node>
<StgValue><ssdm name="input_img_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="20" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:14 %weights_layer1_weights_V_load = load i16 %weights_layer1_weights_V_addr

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:24 %or_ln10 = or i10 %k, i10 1

]]></Node>
<StgValue><ssdm name="or_ln10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %sum_V_10 = phi i24 %sum_V_4, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i24 0, void %.split11

]]></Node>
<StgValue><ssdm name="sum_V_10"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:4 %empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:11 %input_img_load = load i10 %input_img_addr

]]></Node>
<StgValue><ssdm name="input_img_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:12 %r_V = trunc i32 %input_img_load

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="44" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:13 %sext_ln1115 = sext i24 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1115"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="20" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:14 %weights_layer1_weights_V_load = load i16 %weights_layer1_weights_V_addr

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="44" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:15 %sext_ln1118 = sext i20 %weights_layer1_weights_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:16 %r_V_1 = mul i44 %sext_ln1118, i44 %sext_ln1115

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="43" op_0_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:18 %trunc_ln1192 = trunc i44 %r_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln1192"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:21 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %r_V_1, i32 18

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:25 %zext_ln8 = zext i10 %or_ln10

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:26 %tmp_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %or_ln10, i6 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:27 %tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %or_ln10, i4 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:28 %zext_ln1118_2 = zext i14 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:29 %add_ln1118_2 = add i16 %tmp_4, i16 %zext_ln1118_2

]]></Node>
<StgValue><ssdm name="add_ln1118_2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:30 %add_ln1118_3 = add i16 %add_ln1118_2, i16 %zext_ln6_1

]]></Node>
<StgValue><ssdm name="add_ln1118_3"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:31 %zext_ln1118_3 = zext i16 %add_ln1118_3

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:32 %weights_layer1_weights_V_addr_1 = getelementptr i20 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_3

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:33 %input_img_addr_1 = getelementptr i32 %input_img, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="input_img_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:34 %input_img_load_1 = load i10 %input_img_addr_1

]]></Node>
<StgValue><ssdm name="input_img_load_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="20" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:37 %weights_layer1_weights_V_load_1 = load i16 %weights_layer1_weights_V_addr_1

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:9 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="43" op_0_bw="43" op_1_bw="24" op_2_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:17 %lhs_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i24.i19, i24 %sum_V_10, i19 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:19 %ret_V = add i43 %lhs_1, i43 %trunc_ln1192

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:20 %sum_V = partselect i24 @_ssdm_op_PartSelect.i24.i43.i32.i32, i43 %ret_V, i32 19, i32 42

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:22 %zext_ln415 = zext i1 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:23 %sum_V_11 = add i24 %zext_ln415, i24 %sum_V

]]></Node>
<StgValue><ssdm name="sum_V_11"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:34 %input_img_load_1 = load i10 %input_img_addr_1

]]></Node>
<StgValue><ssdm name="input_img_load_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:35 %r_V_2 = trunc i32 %input_img_load_1

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="44" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:36 %sext_ln1115_1 = sext i24 %r_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1115_1"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="20" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:37 %weights_layer1_weights_V_load_1 = load i16 %weights_layer1_weights_V_addr_1

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_load_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="44" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:38 %sext_ln1118_1 = sext i20 %weights_layer1_weights_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:39 %r_V_3 = mul i44 %sext_ln1118_1, i44 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="43" op_0_bw="43" op_1_bw="24" op_2_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:40 %lhs_3 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i24.i19, i24 %sum_V_11, i19 0

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="43" op_0_bw="44">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:41 %trunc_ln1192_1 = trunc i44 %r_V_3

]]></Node>
<StgValue><ssdm name="trunc_ln1192_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:42 %ret_V_1 = add i43 %lhs_3, i43 %trunc_ln1192_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:43 %sum_V_2 = partselect i24 @_ssdm_op_PartSelect.i24.i43.i32.i32, i43 %ret_V_1, i32 19, i32 42

]]></Node>
<StgValue><ssdm name="sum_V_2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:44 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %r_V_3, i32 18

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:45 %zext_ln415_1 = zext i1 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:46 %sum_V_4 = add i24 %zext_ln415_1, i24 %sum_V_2

]]></Node>
<StgValue><ssdm name="sum_V_4"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:47 %br_ln0 = br void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %temp_output_0_V_addr_2 = getelementptr i24 %temp_output_0_V, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="24" op_1_bw="7">
<![CDATA[
:1 %store_ln15 = store i24 %sum_V_10, i7 %temp_output_0_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit:0 %i = phi i7 %add_ln48, void %_ZNK13ap_fixed_baseILi24ELi5ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEltEd.exit.i.thread, i7 0, void %_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit:1 %add_ln48 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit:3 %icmp_ln48 = icmp_eq  i7 %i, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit:4 %empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit:5 %br_ln48 = br i1 %icmp_ln48, void %.split8, void %_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="7">
<![CDATA[
.split8:0 %i_cast = zext i7 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:2 %temp_output_0_V_addr_1 = getelementptr i24 %temp_output_0_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_1"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="7">
<![CDATA[
.split8:3 %p_Val2_2 = load i7 %temp_output_0_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi5ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEltEd.exit.i.thread:0 %br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:1 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="7">
<![CDATA[
.split8:3 %p_Val2_2 = load i7 %temp_output_0_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split8:4 %icmp_ln885 = icmp_eq  i24 %p_Val2_2, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln885"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8:5 %br_ln885 = br i1 %icmp_ln885, void %_ifconv, void %_ZNK13ap_fixed_baseILi24ELi5ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEltEd.exit.i.thread

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ifconv:0 %p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_Val2_2, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:1 %tmp_V = sub i24 0, i24 %p_Val2_2

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:2 %tmp_V_2 = select i1 %p_Result_7, i24 %tmp_V, i24 %p_Val2_2

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3 %p_Result_s = partselect i24 @llvm.part.select.i24, i24 %tmp_V_2, i32 23, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
_ifconv:4 %p_Result_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 255, i24 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:5 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_8, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6 %sub_ln894 = sub i32 24, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln894"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="32">
<![CDATA[
_ifconv:7 %trunc_ln894 = trunc i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="trunc_ln894"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8 %lsb_index = add i32 %sub_ln894, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9 %tmp_11 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:10 %icmp_ln896 = icmp_sgt  i31 %tmp_11, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln896"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="32">
<![CDATA[
_ifconv:11 %trunc_ln897 = trunc i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:12 %sub_ln897 = sub i5 14, i5 %trunc_ln897

]]></Node>
<StgValue><ssdm name="sub_ln897"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="5">
<![CDATA[
_ifconv:13 %zext_ln897 = zext i5 %sub_ln897

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:14 %lshr_ln897 = lshr i24 16777215, i24 %zext_ln897

]]></Node>
<StgValue><ssdm name="lshr_ln897"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:15 %p_Result_4 = and i24 %tmp_V_2, i24 %lshr_ln897

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:16 %icmp_ln897 = icmp_ne  i24 %p_Result_4, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln897"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:17 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18 %xor_ln899 = xor i1 %tmp_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19 %and_ln896 = and i1 %icmp_ln896, i1 %icmp_ln897

]]></Node>
<StgValue><ssdm name="and_ln896"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:20 %add_ln899 = add i24 %trunc_ln894, i24 16777163

]]></Node>
<StgValue><ssdm name="add_ln899"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:21 %p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %tmp_V_2, i24 %add_ln899

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22 %a = or i1 %p_Result_3, i1 %and_ln896

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24 %icmp_ln908 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25 %add_ln908 = add i32 %sub_ln894, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28 %sub_ln909 = sub i32 54, i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="sub_ln909"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:31 %tobool34_i_i_i105 = and i1 %a, i1 %xor_ln899

]]></Node>
<StgValue><ssdm name="tobool34_i_i_i105"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:39 %trunc_ln893 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln893"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="24">
<![CDATA[
_ifconv:23 %zext_ln907 = zext i24 %tmp_V_2

]]></Node>
<StgValue><ssdm name="zext_ln907"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:26 %zext_ln908 = zext i32 %add_ln908

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:27 %lshr_ln908 = lshr i64 %zext_ln907, i64 %zext_ln908

]]></Node>
<StgValue><ssdm name="lshr_ln908"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:29 %zext_ln909 = zext i32 %sub_ln909

]]></Node>
<StgValue><ssdm name="zext_ln909"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:30 %shl_ln909 = shl i64 %zext_ln907, i64 %zext_ln909

]]></Node>
<StgValue><ssdm name="shl_ln909"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:32 %m_1 = select i1 %icmp_ln908, i64 %lshr_ln908, i64 %shl_ln909

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:33 %zext_ln911 = zext i1 %tobool34_i_i_i105

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:34 %m_3 = add i64 %m_1, i64 %zext_ln911

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:35 %m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:36 %zext_ln912 = zext i63 %m

]]></Node>
<StgValue><ssdm name="zext_ln912"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:37 %p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:38 %select_ln893 = select i1 %p_Result_5, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln893"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:40 %sub_ln915 = sub i11 5, i11 %trunc_ln893

]]></Node>
<StgValue><ssdm name="sub_ln915"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:41 %add_ln915 = add i11 %sub_ln915, i11 %select_ln893

]]></Node>
<StgValue><ssdm name="add_ln915"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv:42 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_7, i11 %add_ln915

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:43 %p_Result_9 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912, i12 %tmp, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:44 %bitcast_ln734 = bitcast i64 %p_Result_9

]]></Node>
<StgValue><ssdm name="bitcast_ln734"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:45 %trunc_ln4 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_3, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:46 %icmp_ln1506 = icmp_ne  i11 %add_ln915, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1506"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:47 %icmp_ln1506_1 = icmp_eq  i52 %trunc_ln4, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1506_1"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:49 %tmp_1 = fcmp_olt  i64 %bitcast_ln734, i64 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="165" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48 %or_ln1506 = or i1 %icmp_ln1506_1, i1 %icmp_ln1506

]]></Node>
<StgValue><ssdm name="or_ln1506"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:49 %tmp_1 = fcmp_olt  i64 %bitcast_ln734, i64 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50 %and_ln1506 = and i1 %or_ln1506, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln1506"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:51 %br_ln50 = br i1 %and_ln1506, void %_ZNK13ap_fixed_baseILi24ELi5ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEltEd.exit.i.thread, void

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="24" op_1_bw="7" op_2_bw="0">
<![CDATA[
:0 %store_ln51 = store i24 0, i7 %temp_output_0_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln51 = br void %_ZNK13ap_fixed_baseILi24ELi5ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEltEd.exit.i.thread

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit.preheader:0 %br_ln26 = br void %_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit:0 %j_1 = phi i3 %add_ln26, void, i3 0, void %_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit.preheader

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit:1 %add_ln26 = add i3 %j_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit:2 %icmp_ln26 = icmp_eq  i3 %j_1, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit:3 %empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit:4 %br_ln26 = br i1 %icmp_ln26, void %.split6, void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="3">
<![CDATA[
.split6:0 %zext_ln26 = zext i3 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="3">
<![CDATA[
.split6:1 %zext_ln26_1 = zext i3 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:2 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
.split6:3 %br_ln30 = br void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit.preheader:0 %br_ln0 = br void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61:0 %k_1 = phi i7 %add_ln30, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split, i7 0, void %.split6

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61:3 %icmp_ln30 = icmp_ult  i7 %k_1, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61:5 %br_ln30 = br i1 %icmp_ln30, void, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:0 %add_ln30 = add i7 %k_1, i7 2

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:1 %k_1_cast16 = zext i7 %k_1

]]></Node>
<StgValue><ssdm name="k_1_cast16"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:2 %zext_ln1118_4 = zext i7 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln1118_4"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:3 %tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %k_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:4 %add_ln1118_4 = add i9 %tmp_6, i9 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="add_ln1118_4"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:5 %add_ln1118_5 = add i9 %add_ln1118_4, i9 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="add_ln1118_5"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:6 %zext_ln1118_5 = zext i9 %add_ln1118_5

]]></Node>
<StgValue><ssdm name="zext_ln1118_5"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:7 %weights_layer2_weights_V_addr = getelementptr i21 %weights_layer2_weights_V, i64 0, i64 %zext_ln1118_5

]]></Node>
<StgValue><ssdm name="weights_layer2_weights_V_addr"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:9 %temp_output_0_V_addr_3 = getelementptr i24 %temp_output_0_V, i64 0, i64 %k_1_cast16

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_3"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:10 %r_V_4 = load i7 %temp_output_0_V_addr_3

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="21" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:12 %weights_layer2_weights_V_load = load i9 %weights_layer2_weights_V_addr

]]></Node>
<StgValue><ssdm name="weights_layer2_weights_V_load"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:22 %or_ln30 = or i7 %k_1, i7 1

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:23 %zext_ln28 = zext i7 %or_ln30

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:30 %temp_output_0_V_addr_4 = getelementptr i24 %temp_output_0_V, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_4"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:31 %r_V_6 = load i7 %temp_output_0_V_addr_4

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61:1 %sum_V_12 = phi i24 %sum_V_9, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split, i24 0, void %.split6

]]></Node>
<StgValue><ssdm name="sum_V_12"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61:4 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:10 %r_V_4 = load i7 %temp_output_0_V_addr_3

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="45" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:11 %sext_ln1115_2 = sext i24 %r_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1115_2"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="21" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:12 %weights_layer2_weights_V_load = load i9 %weights_layer2_weights_V_addr

]]></Node>
<StgValue><ssdm name="weights_layer2_weights_V_load"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="45" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:13 %sext_ln1118_2 = sext i21 %weights_layer2_weights_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:14 %r_V_5 = mul i45 %sext_ln1118_2, i45 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="43" op_0_bw="45">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:16 %trunc_ln1192_2 = trunc i45 %r_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln1192_2"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:19 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %r_V_5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:24 %zext_ln1118_6 = zext i7 %or_ln30

]]></Node>
<StgValue><ssdm name="zext_ln1118_6"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:25 %tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %or_ln30, i2 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:26 %add_ln1118_6 = add i9 %tmp_7, i9 %zext_ln1118_6

]]></Node>
<StgValue><ssdm name="add_ln1118_6"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:27 %add_ln1118_7 = add i9 %add_ln1118_6, i9 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="add_ln1118_7"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:28 %zext_ln1118_7 = zext i9 %add_ln1118_7

]]></Node>
<StgValue><ssdm name="zext_ln1118_7"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:29 %weights_layer2_weights_V_addr_1 = getelementptr i21 %weights_layer2_weights_V, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="weights_layer2_weights_V_addr_1"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:31 %r_V_6 = load i7 %temp_output_0_V_addr_4

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="21" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:33 %weights_layer2_weights_V_load_1 = load i9 %weights_layer2_weights_V_addr_1

]]></Node>
<StgValue><ssdm name="weights_layer2_weights_V_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:8 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="43" op_0_bw="43" op_1_bw="24" op_2_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:15 %lhs_5 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i24.i19, i24 %sum_V_12, i19 0

]]></Node>
<StgValue><ssdm name="lhs_5"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:17 %ret_V_2 = add i43 %lhs_5, i43 %trunc_ln1192_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="24" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:18 %sum_V_5 = partselect i24 @_ssdm_op_PartSelect.i24.i43.i32.i32, i43 %ret_V_2, i32 19, i32 42

]]></Node>
<StgValue><ssdm name="sum_V_5"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:20 %zext_ln415_2 = zext i1 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln415_2"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:21 %sum_V_13 = add i24 %zext_ln415_2, i24 %sum_V_5

]]></Node>
<StgValue><ssdm name="sum_V_13"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="45" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:32 %sext_ln1115_3 = sext i24 %r_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1115_3"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="21" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:33 %weights_layer2_weights_V_load_1 = load i9 %weights_layer2_weights_V_addr_1

]]></Node>
<StgValue><ssdm name="weights_layer2_weights_V_load_1"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="45" op_0_bw="21">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:34 %sext_ln1118_3 = sext i21 %weights_layer2_weights_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:35 %r_V_7 = mul i45 %sext_ln1118_3, i45 %sext_ln1115_3

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="43" op_0_bw="43" op_1_bw="24" op_2_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:36 %lhs_7 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i24.i19, i24 %sum_V_13, i19 0

]]></Node>
<StgValue><ssdm name="lhs_7"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="43" op_0_bw="45">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:37 %trunc_ln1192_3 = trunc i45 %r_V_7

]]></Node>
<StgValue><ssdm name="trunc_ln1192_3"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:38 %ret_V_3 = add i43 %lhs_7, i43 %trunc_ln1192_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="24" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:39 %sum_V_7 = partselect i24 @_ssdm_op_PartSelect.i24.i43.i32.i32, i43 %ret_V_3, i32 19, i32 42

]]></Node>
<StgValue><ssdm name="sum_V_7"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:40 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %r_V_7, i32 18

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:41 %zext_ln415_3 = zext i1 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln415_3"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:42 %sum_V_9 = add i24 %zext_ln415_3, i24 %sum_V_7

]]></Node>
<StgValue><ssdm name="sum_V_9"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split:43 %br_ln0 = br void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %temp_output2_0_V_addr_2 = getelementptr i24 %temp_output2_0_V, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_2"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
:1 %store_ln34 = store i24 %sum_V_12, i3 %temp_output2_0_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void %_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit:0 %i_1 = phi i3 %add_ln65, void %.split, i3 0, void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit:3 %add_ln65 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit:5 %icmp_ln65 = icmp_eq  i3 %i_1, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit:7 %br_ln65 = br i1 %icmp_ln65, void %.split, void %_Z13hw_act_layer2PA5_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EERi.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="3">
<![CDATA[
.split:0 %trunc_ln67_cast = zext i3 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln67_cast"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %temp_output2_0_V_addr_1 = getelementptr i24 %temp_output2_0_V, i64 0, i64 %trunc_ln67_cast

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_1"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="3">
<![CDATA[
.split:3 %temp_output2_0_V_load = load i3 %temp_output2_0_V_addr_1

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit:1 %max_idx = phi i32 %max_idx_1, void %.split, i32 4294967295, void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="max_idx"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit:2 %empty_24 = phi i24 %select_ln67, void %.split, i24 12635341, void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit:6 %empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="3">
<![CDATA[
.split:3 %temp_output2_0_V_load = load i3 %temp_output2_0_V_addr_1

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:4 %icmp_ln1494 = icmp_sgt  i24 %temp_output2_0_V_load, i24 %empty_24

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split:5 %select_ln67 = select i1 %icmp_ln1494, i24 %temp_output2_0_V_load, i24 %empty_24

]]></Node>
<StgValue><ssdm name="select_ln67"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="3">
<![CDATA[
.split:6 %zext_ln67 = zext i3 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:7 %max_idx_1 = select i1 %icmp_ln1494, i32 %zext_ln67, i32 %max_idx

]]></Node>
<StgValue><ssdm name="max_idx_1"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
.split:8 %br_ln0 = br void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA5_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EERi.exit:0 %ret_ln91 = ret i32 %max_idx

]]></Node>
<StgValue><ssdm name="ret_ln91"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
