

================================================================
== Vivado HLS Report for 'dut_my_to_float_31_1_s'
================================================================
* Date:           Sun Dec 11 21:30:29 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mfcc.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.98|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|   10|    6|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    2|    2|         1|          -|          -|      2|    no    |
        |- Loop 2  |    2|    5|         2|          -|          -| 1 ~ 2 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 
	4  / true
4 --> 
	3  / (!tmp_25 & tmp_16)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: prescale_read [1/1] 0.00ns
.preheader.preheader:0  %prescale_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %prescale)

ST_1: in_V_read [1/1] 0.00ns
.preheader.preheader:1  %in_V_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %in_V)

ST_1: p_Result_2 [1/1] 0.00ns
.preheader.preheader:2  %p_Result_2 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %in_V_read, i32 15, i32 30)

ST_1: tmp [1/1] 0.00ns
.preheader.preheader:3  %tmp = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %p_Result_2, i1 true)

ST_1: out_bits_0_V [1/1] 0.00ns
.preheader.preheader:4  %out_bits_0_V = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 undef, i17 %tmp, i32 15, i32 31)

ST_1: tmp_24 [1/1] 0.00ns
.preheader.preheader:5  %tmp_24 = trunc i31 %in_V_read to i15

ST_1: tmp_s [1/1] 0.00ns
.preheader.preheader:6  %tmp_s = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %tmp_24, i1 true)

ST_1: p_Result_s [1/1] 0.00ns
.preheader.preheader:7  %p_Result_s = call i32 @_ssdm_op_PartSet.i32.i32.i16.i32.i32(i32 undef, i16 %tmp_s, i32 16, i32 31)

ST_1: stg_13 [1/1] 1.57ns
.preheader.preheader:8  br label %0


 <State 2>: 5.90ns
ST_2: c_0_s [1/1] 0.00ns
:0  %c_0_s = phi i32 [ undef, %.preheader.preheader ], [ %c_1_1, %1 ]

ST_2: c_1_s [1/1] 0.00ns
:1  %c_1_s = phi i32 [ undef, %.preheader.preheader ], [ %c_1_2, %1 ]

ST_2: i1 [1/1] 0.00ns
:2  %i1 = phi i2 [ 0, %.preheader.preheader ], [ %i, %1 ]

ST_2: exitcond [1/1] 1.36ns
:3  %exitcond = icmp eq i2 %i1, -2

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_2: i [1/1] 0.80ns
:5  %i = add i2 %i1, 1

ST_2: stg_20 [1/1] 1.57ns
:6  br i1 %exitcond, label %.preheader3, label %1

ST_2: tmp_26 [1/1] 0.00ns
:0  %tmp_26 = trunc i2 %i1 to i1

ST_2: out_bits_V_load_phi [1/1] 1.37ns
:1  %out_bits_V_load_phi = select i1 %tmp_26, i32 %p_Result_s, i32 %out_bits_0_V

ST_2: c_0 [1/1] 3.16ns
:2  %c_0 = call i32 @llvm.ctlz.i32(i32 %out_bits_V_load_phi, i1 true)

ST_2: c_1_1 [1/1] 1.37ns
:3  %c_1_1 = select i1 %tmp_26, i32 %c_0_s, i32 %c_0

ST_2: c_1_2 [1/1] 1.37ns
:4  %c_1_2 = select i1 %tmp_26, i32 %c_0, i32 %c_1_s

ST_2: stg_26 [1/1] 0.00ns
:5  br label %0


 <State 3>: 7.98ns
ST_3: in_shift [1/1] 0.00ns
.preheader3:0  %in_shift = phi i31 [ %in_shift_V, %_ifconv ], [ %in_V_read, %0 ]

ST_3: shift [1/1] 0.00ns
.preheader3:1  %shift = phi i32 [ %shift_2, %_ifconv ], [ 0, %0 ]

ST_3: i2 [1/1] 0.00ns
.preheader3:2  %i2 = phi i2 [ %i_1, %_ifconv ], [ 0, %0 ]

ST_3: tmp_25 [1/1] 0.00ns
.preheader3:3  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %i2, i32 1)

ST_3: empty_46 [1/1] 0.00ns
.preheader3:4  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

ST_3: i_1 [1/1] 0.80ns
.preheader3:5  %i_1 = add i2 %i2, 1

ST_3: stg_33 [1/1] 1.57ns
.preheader3:6  br i1 %tmp_25, label %.loopexit_ifconv, label %_ifconv

ST_3: tmp_27 [1/1] 0.00ns
_ifconv:0  %tmp_27 = trunc i2 %i2 to i1

ST_3: sh_assign [1/1] 1.37ns
_ifconv:1  %sh_assign = select i1 %tmp_27, i32 %c_1_s, i32 %c_0_s

ST_3: isNeg [1/1] 0.00ns
_ifconv:3  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sh_assign, i32 31)

ST_3: tmp_11 [1/1] 2.44ns
_ifconv:4  %tmp_11 = sub nsw i32 0, %sh_assign

ST_3: sh_assign_2 [1/1] 1.37ns
_ifconv:5  %sh_assign_2 = select i1 %isNeg, i32 %tmp_11, i32 %sh_assign

ST_3: tmp_12 [1/1] 0.00ns
_ifconv:6  %tmp_12 = sext i31 %in_shift to i32

ST_3: tmp_14 [1/1] 0.00ns (grouped into LUT with out node in_shift_V)
_ifconv:7  %tmp_14 = ashr i32 %tmp_12, %sh_assign_2

ST_3: tmp_15 [1/1] 0.00ns (grouped into LUT with out node in_shift_V)
_ifconv:8  %tmp_15 = shl i32 %tmp_12, %sh_assign_2

ST_3: tmp_29 [1/1] 0.00ns (grouped into LUT with out node in_shift_V)
_ifconv:9  %tmp_29 = trunc i32 %tmp_14 to i31

ST_3: tmp_30 [1/1] 0.00ns (grouped into LUT with out node in_shift_V)
_ifconv:10  %tmp_30 = trunc i32 %tmp_15 to i31

ST_3: in_shift_V [1/1] 2.80ns (out node of the LUT)
_ifconv:11  %in_shift_V = select i1 %isNeg, i31 %tmp_29, i31 %tmp_30


 <State 4>: 6.77ns
ST_4: shift_2 [1/1] 2.44ns
_ifconv:2  %shift_2 = add nsw i32 %shift, %sh_assign

ST_4: tmp_16 [1/1] 2.52ns
_ifconv:12  %tmp_16 = icmp eq i32 %sh_assign, 16

ST_4: stg_47 [1/1] 1.57ns
_ifconv:13  br i1 %tmp_16, label %.preheader3, label %.loopexit_ifconv

ST_4: p_Val2_in [1/1] 0.00ns
.loopexit_ifconv:0  %p_Val2_in = phi i31 [ %in_shift, %.preheader3 ], [ %in_shift_V, %_ifconv ]

ST_4: shift_1 [1/1] 0.00ns
.loopexit_ifconv:1  %shift_1 = phi i32 [ %shift, %.preheader3 ], [ %shift_2, %_ifconv ]

ST_4: p_Val2_s [1/1] 0.00ns
.loopexit_ifconv:2  %p_Val2_s = call i23 @_ssdm_op_PartSelect.i23.i31.i32.i32(i31 %p_Val2_in, i32 7, i32 29)

ST_4: tmp_17 [1/1] 2.50ns
.loopexit_ifconv:3  %tmp_17 = icmp eq i31 %in_V_read, 0

ST_4: tmp_32 [1/1] 0.00ns
.loopexit_ifconv:4  %tmp_32 = trunc i9 %prescale_read to i8

ST_4: tmp_13 [1/1] 1.31ns
.loopexit_ifconv:5  %tmp_13 = sub i8 127, %tmp_32

ST_4: tmp_33 [1/1] 0.00ns
.loopexit_ifconv:6  %tmp_33 = trunc i32 %shift_1 to i8

ST_4: phitmp [1/1] 1.31ns
.loopexit_ifconv:7  %phitmp = sub i8 %tmp_13, %tmp_33

ST_4: out_exp_V [1/1] 1.37ns
.loopexit_ifconv:8  %out_exp_V = select i1 %tmp_17, i8 0, i8 %phitmp

ST_4: p_Result_21 [1/1] 0.00ns
.loopexit_ifconv:9  %p_Result_21 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 false, i8 %out_exp_V, i23 %p_Val2_s)

ST_4: result_write_assign [1/1] 0.00ns
.loopexit_ifconv:10  %result_write_assign = bitcast i32 %p_Result_21 to float

ST_4: stg_59 [1/1] 0.00ns
.loopexit_ifconv:11  ret float %result_write_assign



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prescale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
prescale_read       (read             ) [ 00111]
in_V_read           (read             ) [ 00111]
p_Result_2          (partselect       ) [ 00000]
tmp                 (bitconcatenate   ) [ 00000]
out_bits_0_V        (partset          ) [ 00100]
tmp_24              (trunc            ) [ 00000]
tmp_s               (bitconcatenate   ) [ 00000]
p_Result_s          (partset          ) [ 00100]
stg_13              (br               ) [ 01100]
c_0_s               (phi              ) [ 00111]
c_1_s               (phi              ) [ 00111]
i1                  (phi              ) [ 00100]
exitcond            (icmp             ) [ 00100]
empty               (speclooptripcount) [ 00000]
i                   (add              ) [ 01100]
stg_20              (br               ) [ 00111]
tmp_26              (trunc            ) [ 00000]
out_bits_V_load_phi (select           ) [ 00000]
c_0                 (ctlz             ) [ 00000]
c_1_1               (select           ) [ 01100]
c_1_2               (select           ) [ 01100]
stg_26              (br               ) [ 01100]
in_shift            (phi              ) [ 00011]
shift               (phi              ) [ 00011]
i2                  (phi              ) [ 00010]
tmp_25              (bitselect        ) [ 00011]
empty_46            (speclooptripcount) [ 00000]
i_1                 (add              ) [ 00111]
stg_33              (br               ) [ 00011]
tmp_27              (trunc            ) [ 00000]
sh_assign           (select           ) [ 00001]
isNeg               (bitselect        ) [ 00000]
tmp_11              (sub              ) [ 00000]
sh_assign_2         (select           ) [ 00000]
tmp_12              (sext             ) [ 00000]
tmp_14              (ashr             ) [ 00000]
tmp_15              (shl              ) [ 00000]
tmp_29              (trunc            ) [ 00000]
tmp_30              (trunc            ) [ 00000]
in_shift_V          (select           ) [ 00111]
shift_2             (add              ) [ 00111]
tmp_16              (icmp             ) [ 00011]
stg_47              (br               ) [ 00111]
p_Val2_in           (phi              ) [ 00001]
shift_1             (phi              ) [ 00001]
p_Val2_s            (partselect       ) [ 00000]
tmp_17              (icmp             ) [ 00000]
tmp_32              (trunc            ) [ 00000]
tmp_13              (sub              ) [ 00000]
tmp_33              (trunc            ) [ 00000]
phitmp              (sub              ) [ 00000]
out_exp_V           (select           ) [ 00000]
p_Result_21         (bitconcatenate   ) [ 00000]
result_write_assign (bitcast          ) [ 00000]
stg_59              (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prescale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prescale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="prescale_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="9" slack="0"/>
<pin id="70" dir="0" index="1" bw="9" slack="0"/>
<pin id="71" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prescale_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="in_V_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="31" slack="0"/>
<pin id="76" dir="0" index="1" bw="31" slack="0"/>
<pin id="77" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="80" class="1005" name="c_0_s_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_0_s (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="c_0_s_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_s/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="c_1_s_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_1_s (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="c_1_s_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_1_s/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i1_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="1"/>
<pin id="106" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i1_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="2" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="in_shift_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="31" slack="1"/>
<pin id="117" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="in_shift (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="in_shift_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="31" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="31" slack="2"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_shift/3 "/>
</bind>
</comp>

<comp id="125" class="1005" name="shift_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="shift_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="1" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i2_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="1"/>
<pin id="139" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i2_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="p_Val2_in_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="150" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_in (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_Val2_in_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="31" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="31" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_in/4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="shift_1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="shift_1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="shift_1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_1/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_Result_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="31" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="0" index="3" bw="6" slack="0"/>
<pin id="173" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="17" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="out_bits_0_V_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="17" slack="0"/>
<pin id="190" dir="0" index="3" bw="5" slack="0"/>
<pin id="191" dir="0" index="4" bw="6" slack="0"/>
<pin id="192" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="out_bits_0_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_24_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="31" slack="0"/>
<pin id="200" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_s_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="15" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Result_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="16" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="0" index="4" bw="6" slack="0"/>
<pin id="216" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="exitcond_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_26_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="out_bits_V_load_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="0" index="2" bw="32" slack="1"/>
<pin id="242" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_bits_V_load_phi/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="c_0_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="c_1_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_1_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="c_1_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="32" slack="0"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_1_2/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_25_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="2" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_27_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sh_assign_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="1"/>
<pin id="289" dir="0" index="2" bw="32" slack="1"/>
<pin id="290" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="isNeg_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_11_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sh_assign_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_2/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_12_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="31" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_14_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="31" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_15_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="31" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_29_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_30_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="in_shift_V_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="31" slack="0"/>
<pin id="343" dir="0" index="2" bw="31" slack="0"/>
<pin id="344" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_shift_V/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="shift_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="0" index="1" bw="32" slack="1"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_2/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_16_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="0" index="1" bw="6" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_Val2_s_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="23" slack="0"/>
<pin id="361" dir="0" index="1" bw="31" slack="0"/>
<pin id="362" dir="0" index="2" bw="4" slack="0"/>
<pin id="363" dir="0" index="3" bw="6" slack="0"/>
<pin id="364" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_17_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="31" slack="3"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_32_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="3"/>
<pin id="376" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_13_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_33_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="phitmp_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="phitmp/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="out_exp_V_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="8" slack="0"/>
<pin id="397" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_exp_V/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_Result_21_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="8" slack="0"/>
<pin id="405" dir="0" index="3" bw="23" slack="0"/>
<pin id="406" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_21/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="result_write_assign_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="result_write_assign/4 "/>
</bind>
</comp>

<comp id="415" class="1005" name="prescale_read_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="3"/>
<pin id="417" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="prescale_read "/>
</bind>
</comp>

<comp id="420" class="1005" name="in_V_read_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="31" slack="2"/>
<pin id="422" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="in_V_read "/>
</bind>
</comp>

<comp id="426" class="1005" name="out_bits_0_V_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_0_V "/>
</bind>
</comp>

<comp id="431" class="1005" name="p_Result_s_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="439" class="1005" name="i_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="444" class="1005" name="c_1_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_1_1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="c_1_2_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_1_2 "/>
</bind>
</comp>

<comp id="454" class="1005" name="tmp_25_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="458" class="1005" name="i_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="sh_assign_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign "/>
</bind>
</comp>

<comp id="469" class="1005" name="in_shift_V_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="31" slack="0"/>
<pin id="471" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="in_shift_V "/>
</bind>
</comp>

<comp id="475" class="1005" name="shift_2_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="84" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="96" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="124"><net_src comp="118" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="157"><net_src comp="115" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="167"><net_src comp="125" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="74" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="168" pin="4"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="178" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="201"><net_src comp="74" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="202" pin="3"/><net_sink comp="210" pin=2"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="210" pin=4"/></net>

<net id="226"><net_src comp="108" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="108" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="108" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="234" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="84" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="244" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="234" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="244" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="96" pin="4"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="141" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="141" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="141" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="92" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="80" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="286" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="286" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="294" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="286" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="118" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="308" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="316" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="308" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="320" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="326" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="294" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="332" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="125" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="348" pin="2"/><net_sink comp="161" pin=2"/></net>

<net id="358"><net_src comp="28" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="52" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="151" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="54" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="373"><net_src comp="58" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="161" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="377" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="369" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="62" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="387" pin="2"/><net_sink comp="393" pin=2"/></net>

<net id="407"><net_src comp="64" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="66" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="393" pin="3"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="359" pin="4"/><net_sink comp="401" pin=3"/></net>

<net id="414"><net_src comp="401" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="68" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="423"><net_src comp="74" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="429"><net_src comp="186" pin="5"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="434"><net_src comp="210" pin="5"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="442"><net_src comp="228" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="447"><net_src comp="252" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="452"><net_src comp="260" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="457"><net_src comp="268" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="276" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="466"><net_src comp="286" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="472"><net_src comp="340" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="478"><net_src comp="348" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="129" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dut_my_to_float<31, 1> : in_V | {1 }
	Port: dut_my_to_float<31, 1> : prescale | {1 }
  - Chain level:
	State 1
		tmp : 1
		out_bits_0_V : 2
		tmp_s : 1
		p_Result_s : 2
	State 2
		exitcond : 1
		i : 1
		stg_20 : 2
		tmp_26 : 1
		out_bits_V_load_phi : 2
		c_0 : 3
		c_1_1 : 4
		c_1_2 : 4
	State 3
		tmp_25 : 1
		i_1 : 1
		stg_33 : 2
		tmp_27 : 1
		sh_assign : 2
		isNeg : 3
		tmp_11 : 3
		sh_assign_2 : 4
		tmp_12 : 1
		tmp_14 : 5
		tmp_15 : 5
		tmp_29 : 6
		tmp_30 : 6
		in_shift_V : 7
	State 4
		stg_47 : 1
		p_Val2_in : 2
		shift_1 : 2
		p_Val2_s : 3
		tmp_13 : 1
		tmp_33 : 3
		phitmp : 4
		out_exp_V : 5
		p_Result_21 : 6
		result_write_assign : 7
		stg_59 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | out_bits_V_load_phi_fu_238 |    0    |    32   |
|          |        c_1_1_fu_252        |    0    |    32   |
|          |        c_1_2_fu_260        |    0    |    32   |
|  select  |      sh_assign_fu_286      |    0    |    32   |
|          |     sh_assign_2_fu_308     |    0    |    32   |
|          |      in_shift_V_fu_340     |    0    |    31   |
|          |      out_exp_V_fu_393      |    0    |    8    |
|----------|----------------------------|---------|---------|
|   ashr   |        tmp_14_fu_320       |    0    |    88   |
|----------|----------------------------|---------|---------|
|    shl   |        tmp_15_fu_326       |    0    |    88   |
|----------|----------------------------|---------|---------|
|   ctlz   |         c_0_fu_244         |    0    |    48   |
|----------|----------------------------|---------|---------|
|          |        tmp_11_fu_302       |    0    |    32   |
|    sub   |        tmp_13_fu_377       |    0    |    4    |
|          |        phitmp_fu_387       |    0    |    4    |
|----------|----------------------------|---------|---------|
|          |          i_fu_228          |    0    |    2    |
|    add   |         i_1_fu_276         |    0    |    2    |
|          |       shift_2_fu_348       |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |       exitcond_fu_222      |    0    |    1    |
|   icmp   |        tmp_16_fu_354       |    0    |    11   |
|          |        tmp_17_fu_369       |    0    |    11   |
|----------|----------------------------|---------|---------|
|   read   |  prescale_read_read_fu_68  |    0    |    0    |
|          |    in_V_read_read_fu_74    |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|      p_Result_2_fu_168     |    0    |    0    |
|          |       p_Val2_s_fu_359      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_178         |    0    |    0    |
|bitconcatenate|        tmp_s_fu_202        |    0    |    0    |
|          |     p_Result_21_fu_401     |    0    |    0    |
|----------|----------------------------|---------|---------|
|  partset |     out_bits_0_V_fu_186    |    0    |    0    |
|          |      p_Result_s_fu_210     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_24_fu_198       |    0    |    0    |
|          |        tmp_26_fu_234       |    0    |    0    |
|          |        tmp_27_fu_282       |    0    |    0    |
|   trunc  |        tmp_29_fu_332       |    0    |    0    |
|          |        tmp_30_fu_336       |    0    |    0    |
|          |        tmp_32_fu_374       |    0    |    0    |
|          |        tmp_33_fu_383       |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|        tmp_25_fu_268       |    0    |    0    |
|          |        isNeg_fu_294        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |        tmp_12_fu_316       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   522   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     c_0_s_reg_80    |   32   |
|    c_1_1_reg_444    |   32   |
|    c_1_2_reg_449    |   32   |
|     c_1_s_reg_92    |   32   |
|      i1_reg_104     |    2   |
|      i2_reg_137     |    2   |
|     i_1_reg_458     |    2   |
|      i_reg_439      |    2   |
|  in_V_read_reg_420  |   31   |
|  in_shift_V_reg_469 |   31   |
|   in_shift_reg_115  |   31   |
| out_bits_0_V_reg_426|   32   |
|  p_Result_s_reg_431 |   32   |
|  p_Val2_in_reg_148  |   31   |
|prescale_read_reg_415|    9   |
|  sh_assign_reg_463  |   32   |
|   shift_1_reg_158   |   32   |
|   shift_2_reg_475   |   32   |
|    shift_reg_125    |   32   |
|    tmp_25_reg_454   |    1   |
+---------------------+--------+
|        Total        |   462  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
|  c_0_s_reg_80 |  p0  |   2  |  32  |   64   ||    32   |
|  c_1_s_reg_92 |  p0  |   2  |  32  |   64   ||    32   |
| shift_reg_125 |  p0  |   2  |  32  |   64   ||    32   |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |   192  ||  4.713  ||    96   |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   522  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   96   |
|  Register |    -   |   462  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   462  |   618  |
+-----------+--------+--------+--------+
