<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::ARMBaseInstrInfo Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ARMBaseInstrInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::ARMBaseInstrInfo" --><!-- doxytag: inherits="ARMGenInstrInfo" -->
<p><code>#include &lt;<a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ARMBaseInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ARMBaseInstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1ARMBaseInstrInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1ARMBaseInstrInfo_inherit__map" id="llvm_1_1ARMBaseInstrInfo_inherit__map">
<area shape="rect" id="node5" href="classllvm_1_1ARMInstrInfo.html" title="llvm::ARMInstrInfo" alt="" coords="5,160,139,189"/><area shape="rect" id="node7" href="classllvm_1_1Thumb1InstrInfo.html" title="llvm::Thumb1InstrInfo" alt="" coords="163,160,320,189"/><area shape="rect" id="node9" href="classllvm_1_1Thumb2InstrInfo.html" title="llvm::Thumb2InstrInfo" alt="" coords="344,160,501,189"/><area shape="rect" id="node2" href="classARMGenInstrInfo.html" title="ARMGenInstrInfo" alt="" coords="179,5,304,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ARMBaseInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ARMBaseInstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1ARMBaseInstrInfo_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1ARMBaseInstrInfo_coll__map" id="llvm_1_1ARMBaseInstrInfo_coll__map">
<area shape="rect" id="node2" href="classARMGenInstrInfo.html" title="ARMGenInstrInfo" alt="" coords="25,5,151,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1ARMBaseInstrInfo-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac714982de3cf34a16018a1f48346b46d">hasNOP</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a4600f410854a2540949d8bfb93c9c348">getUnindexedOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a6c9cb53f19ec074b0096eb9c6824b71a">convertToThreeAddress</a> (<a class="el" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#acd1aa5ca74e191974caa73958cb572b1">getSubtarget</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a1b4105078d9414276e67bb58a5f27306">CreateTargetHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a624af1a09f6ec191f88dfd2b26c3e54a">CreateTargetPostRAHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#af2e3416303aee9121067cb36d1d8c433">AnalyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, <a class="el" href="classbool.html">bool</a> AllowModify=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a0cc46ffbe5e60ea334fd72296477dcba">RemoveBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ad04e638149a8675ba6278c168e3c32d2">InsertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Cond, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#abd7e8d18177ffd8f8afbd706953a3fe1">ReverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ad64fd684f0e6a01c20cec640616b7166">isPredicated</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a5430efffaad594b2b38ce69dfebfc167">getPredicate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a263aadf7d0602abe0e59f2b588d8cbff">PredicateInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac0158188ba4a3924c0284491250b3474">SubsumesPredicate</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a48ed98d15b6e512105d9ba5c45da44d9">DefinesPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aacc076ea772e5bb6821e195e8015536e">isPredicable</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isPredicable - Return true if the specified instruction can be predicated.  <a href="#aacc076ea772e5bb6821e195e8015536e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aa68427c1132a2d221976f7fb33892dbb">GetInstSizeInBytes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GetInstSize - Returns the size of the specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>.  <a href="#aa68427c1132a2d221976f7fb33892dbb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a059eb1d4fdd880343caac3aa0091b034">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classint.html">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a789aab5f4a69ba7f91c095e0fc0cfb38">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classint.html">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#adb44a6499056f1219dc4ffdd131ffa9b">isLoadFromStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classint.html">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a465eb3608c083bea1f6c11cd95c3d650">isStoreToStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classint.html">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a75b2de1747dc3b031c09ad4c906f4c2e">copyToCPSR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a63e1c24a2bdfa5089ed3497bad9d5163">copyFromCPSR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classbool.html">bool</a> KillSrc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab2681ba6a76ea4aa6ad5b500fa2177b5">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a0ad9487a0d4aa007a5d851ca141f8ac1">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> isKill, <a class="el" href="classint.html">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a3b22fcc0d7dad53d3f9458e12b85dd09">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classint.html">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aef5384ac2fdcd6c15872a42916f53d8f">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab04b0811927ecd7ebcb64a5e422a9bd9">reMaterialize</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Orig, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7bb279a7640ab67d249cce540508ba96">duplicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Orig, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aeae42d459b9adbb6c5fad5e771ab2d54">commuteInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classbool.html">bool</a>=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">commuteInstruction - Handle commutable instructions.  <a href="#aeae42d459b9adbb6c5fad5e771ab2d54"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab6c13295692da4a356c2e62ba6910b2a">AddDReg</a> (<a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="classunsigned.html">unsigned</a> State, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#add440176c845d21bb8d3076886e1e271">produceSameValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab1ec5f3b915078525275298dc021f58c">areLoadsFromSameBasePtr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address.  <a href="#ab1ec5f3b915078525275298dc021f58c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac624f59926b6618a1da5645cae8bc2c5">shouldScheduleLoadsNear</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t Offset1, int64_t Offset2, <a class="el" href="classunsigned.html">unsigned</a> NumLoads) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled togther.  <a href="#ac624f59926b6618a1da5645cae8bc2c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#acc69b7cac1d8d1e447369b130a03dd38">isSchedulingBoundary</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a85fa77e7f5ca5615d87ab2dcdd8b1712">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classunsigned.html">unsigned</a> NumCycles, <a class="el" href="classunsigned.html">unsigned</a> ExtraPredCycles, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a408215fd63b407254f5f1dba804c7c03">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classunsigned.html">unsigned</a> NumT, <a class="el" href="classunsigned.html">unsigned</a> ExtraT, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB, <a class="el" href="classunsigned.html">unsigned</a> NumF, <a class="el" href="classunsigned.html">unsigned</a> ExtraF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a479404f5d7a6419a6cbe246be1d8f365">isProfitableToDupForIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classunsigned.html">unsigned</a> NumCycles, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ad537aedc883659240d215cd8613f7f9e">isProfitableToUnpredicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a477ad163db4a011db7cbcacb86b755e3">analyzeCompare</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcReg2, <a class="el" href="classint.html">int</a> &amp;CmpMask, <a class="el" href="classint.html">int</a> &amp;CmpValue) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue.  <a href="#a477ad163db4a011db7cbcacb86b755e3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a221968f374a517eca301e40de662a2f1">optimizeCompareInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CmpInstr, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg2, <a class="el" href="classint.html">int</a> CmpMask, <a class="el" href="classint.html">int</a> CmpValue, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">optimizeCompareInstr - Convert the instruction to set the zero flag so that we can remove a "comparison with zero"; Remove a redundant CMP instruction if the flags can be updated in the same way by an earlier instruction such as SUB.  <a href="#a221968f374a517eca301e40de662a2f1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a1dd313bbb0e69f3cdbe4ae2b1fc92ae9">analyzeSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, <a class="el" href="classunsigned.html">unsigned</a> &amp;TrueOp, <a class="el" href="classunsigned.html">unsigned</a> &amp;FalseOp, <a class="el" href="classbool.html">bool</a> &amp;Optimizable) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aef7ee9f1cb2f1b925236c33f388c25b7">optimizeSelect</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;SeenMIs, <a class="el" href="classbool.html">bool</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac58db7c193d7cf54add39e5b2ec565c2">FoldImmediate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FoldImmediate - 'Reg' is known to be defined by a move immediate instruction, try to fold the immediate into the use instruction.  <a href="#ac58db7c193d7cf54add39e5b2ec565c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a74587483e565b511189918aee6ad2898">getNumMicroOps</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#af67c587dfb750d610e3c2a738465a044">getOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, <a class="el" href="classunsigned.html">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a2c3cc6e10ea067022e67d75342eb5e6c">getOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <a class="el" href="classunsigned.html">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::pair&lt; uint16_t, uint16_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a651cfc36c20d1f897316461d8ac3deba">getExecutionDomain</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">VFP/NEON execution domains.  <a href="#a651cfc36c20d1f897316461d8ac3deba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a3a23e816f6eb55463cfc24995a5d1d32">setExecutionDomain</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> Domain) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a5842f59012f73743b34c2301cef34dd0">getPartialRegUpdateClearance</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a570ebd0d0e1bce44cfb7dc8a4037097c">breakPartialRegDependency</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a3a817fefcff152330fc8a08abf4d13f6">getNumLDMAddresses</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of addresses by LDM or VLDM or zero for unknown.  <a href="#a3a817fefcff152330fc8a08abf4d13f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a077805003085f226c324aa660f324b77">isFpMLxInstruction</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isFpMLxInstruction - Return true if the specified opcode is a fp MLA / MLS instruction.  <a href="#a077805003085f226c324aa660f324b77"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac7fe4651af293002937fbfcb61ddd28e">isFpMLxInstruction</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> &amp;MulOpc, <a class="el" href="classunsigned.html">unsigned</a> &amp;AddSubOpc, <a class="el" href="classbool.html">bool</a> &amp;NegAcc, <a class="el" href="classbool.html">bool</a> &amp;HasLane) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isFpMLxInstruction - This version also returns the multiply opcode and the addition / subtraction opcode to expand to.  <a href="#ac7fe4651af293002937fbfcb61ddd28e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a0b5a16398cb19bdffa7cd4b7af7a2a1b">canCauseFpMLxStall</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">canCauseFpMLxStall - Return true if an instruction of the specified opcode will cause stalls when scheduled after (within 4-cycle window) a fp MLA / MLS instruction.  <a href="#a0b5a16398cb19bdffa7cd4b7af7a2a1b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aae231619c97165f218132704f3ba84cf">isSwiftFastImmShift</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the instruction has a shift by immediate that can be executed in one cycle less.  <a href="#aae231619c97165f218132704f3ba84cf"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7e82ffc3423eb67eef1e1a43f0b75ce7">ARMBaseInstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a122bc7b83639398ca019a8b8ca135d17">expandLoadStackGuardBase</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classunsigned.html">unsigned</a> LoadImmOpc, <a class="el" href="classunsigned.html">unsigned</a> LoadOpc, <a class="el" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Reloc::Model</a> RM) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aba7f60edec8e7b982c598aa278f9420c">getRegSequenceLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; RegSubRegPairAndIdx &gt; &amp;InputRegs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Build the equivalent inputs of a REG_SEQUENCE for the given <code>MI</code> and <code>DefIdx</code>.  <a href="#aba7f60edec8e7b982c598aa278f9420c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#afc76a889f289a0e841775d80aa0338ba">getExtractSubregLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, RegSubRegPairAndIdx &amp;InputReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Build the equivalent inputs of a EXTRACT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>.  <a href="#afc76a889f289a0e841775d80aa0338ba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#abc8556ad731efc2f7a407169624d812e">getInsertSubregLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, RegSubRegPair &amp;BaseReg, RegSubRegPairAndIdx &amp;InsertedReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Build the equivalent inputs of a INSERT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>.  <a href="#abc8556ad731efc2f7a407169624d812e"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00031">31</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a7e82ffc3423eb67eef1e1a43f0b75ce7"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::ARMBaseInstrInfo" ref="a7e82ffc3423eb67eef1e1a43f0b75ce7" args="(const ARMSubtarget &amp;STI)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7e82ffc3423eb67eef1e1a43f0b75ce7">ARMBaseInstrInfo::ARMBaseInstrInfo</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td><code> [explicit, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00095">95</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00072">ARM_MLxTable</a>, <a class="el" href="STLExtras_8h_source.html#l00247">llvm::array_lengthof()</a>, <a class="el" href="SmallSet_8h_source.html#l00069">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="DenseMap_8h_source.html#l00169">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::insert()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00065">ARM_MLxEntry::MLxOpc</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="ab6c13295692da4a356c2e62ba6910b2a"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::AddDReg" ref="ab6c13295692da4a356c2e62ba6910b2a" args="(MachineInstrBuilder &amp;MIB, unsigned Reg, unsigned SubIdx, unsigned State, const TargetRegisterInfo *TRI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp; <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab6c13295692da4a356c2e62ba6910b2a">ARMBaseInstrInfo::AddDReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>MIB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>State</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00838">838</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00026">llvm::MCRegisterInfo::getSubReg()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00289">llvm::TargetRegisterInfo::isPhysicalRegister()</a>.</p>

<p>Referenced by <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00168">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01041">loadRegFromStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00125">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00850">storeRegToStackSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="af2e3416303aee9121067cb36d1d8c433"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::AnalyzeBranch" ref="af2e3416303aee9121067cb36d1d8c433" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#af2e3416303aee9121067cb36d1d8c433">ARMBaseInstrInfo::AnalyzeBranch</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowModify</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00278">278</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00369">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="PDBTypes_8h_source.html#l00387">llvm::DI</a>, <a class="el" href="SmallVector_8h_source.html#l00057">llvm::SmallVectorBase::empty()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00922">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00235">llvm::isCondBranchOpcode()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00252">llvm::isIndirectBranchOpcode()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00415">llvm::isJumpTableBranchOpcode()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00445">isPredicated()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00233">llvm::isUncondBranchOpcode()</a>, and <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

</div>
</div>
<a class="anchor" id="a477ad163db4a011db7cbcacb86b755e3"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::analyzeCompare" ref="a477ad163db4a011db7cbcacb86b755e3" args="(const MachineInstr *MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a477ad163db4a011db7cbcacb86b755e3">ARMBaseInstrInfo::analyzeCompare</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>CmpValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue. </p>
<p>Return true if the comparison instruction can be analyzed. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02247">2247</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a1dd313bbb0e69f3cdbe4ae2b1fc92ae9"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::analyzeSelect" ref="a1dd313bbb0e69f3cdbe4ae2b1fc92ae9" args="(const MachineInstr *MI, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned &amp;TrueOp, unsigned &amp;FalseOp, bool &amp;Optimizable) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a1dd313bbb0e69f3cdbe4ae2b1fc92ae9">ARMBaseInstrInfo::analyzeSelect</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>TrueOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>FalseOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Optimizable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01814">1814</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

</div>
</div>
<a class="anchor" id="ab1ec5f3b915078525275298dc021f58c"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::areLoadsFromSameBasePtr" ref="ab1ec5f3b915078525275298dc021f58c" args="(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab1ec5f3b915078525275298dc021f58c">ARMBaseInstrInfo::areLoadsFromSameBasePtr</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address. </p>
<p>It should only return true if the base pointers are the same and the only differences between the two addresses is the offset. It also returns the offsets by reference.</p>
<p>It should only return true if the base pointers are the same and the only differences between the two addresses is the offset. It also returns the offsets by reference.</p>
<p>FIXME: remove this in favor of the <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> interface once pre-RA-sched is permanently disabled. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01496">1496</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00415">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00410">llvm::SDNode::isMachineOpcode()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00401">llvm::ARMSubtarget::isThumb1Only()</a>.</p>

</div>
</div>
<a class="anchor" id="a570ebd0d0e1bce44cfb7dc8a4037097c"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::breakPartialRegDependency" ref="a570ebd0d0e1bce44cfb7dc8a4037097c" args="(MachineBasicBlock::iterator, unsigned, const TargetRegisterInfo *TRI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a570ebd0d0e1bce44cfb7dc8a4037097c">ARMBaseInstrInfo::breakPartialRegDependency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04473">4473</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00384">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01753">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="Value_8cpp_source.html#l00319">contains()</a>, <a class="el" href="HexagonMCInstrInfo_8cpp_source.html#l00100">llvm::HexagonMCInstrInfo::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00289">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00513">llvm::MCRegisterInfo::isSuperRegister()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>.</p>

</div>
</div>
<a class="anchor" id="a0b5a16398cb19bdffa7cd4b7af7a2a1b"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::canCauseFpMLxStall" ref="a0b5a16398cb19bdffa7cd4b7af7a2a1b" args="(unsigned Opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a0b5a16398cb19bdffa7cd4b7af7a2a1b">llvm::ARMBaseInstrInfo::canCauseFpMLxStall</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>canCauseFpMLxStall - Return true if an instruction of the specified opcode will cause stalls when scheduled after (within 4-cycle window) a fp MLA / MLS instruction. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00374">374</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p>References <a class="el" href="SmallSet_8h_source.html#l00053">llvm::SmallSet&lt; T, N, C &gt;::count()</a>.</p>

<p>Referenced by <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00035">llvm::ARMHazardRecognizer::getHazardType()</a>.</p>

</div>
</div>
<a class="anchor" id="aeae42d459b9adbb6c5fad5e771ab2d54"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::commuteInstruction" ref="aeae42d459b9adbb6c5fad5e771ab2d54" args="(MachineInstr *, bool=false) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aeae42d459b9adbb6c5fad5e771ab2d54">ARMBaseInstrInfo::commuteInstruction</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>NewMI</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>commuteInstruction - Handle commutable instructions. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01754">1754</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01225">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01729">llvm::getInstrPredicate()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00047">llvm::ARMCC::getOppositeCondition()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>.</p>

</div>
</div>
<a class="anchor" id="a6c9cb53f19ec074b0096eb9c6824b71a"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::convertToThreeAddress" ref="a6c9cb53f19ec074b0096eb9c6824b71a" args="(MachineFunction::iterator &amp;MFI, MachineBasicBlock::iterator &amp;MBBI, LiveVariables *LV) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a6c9cb53f19ec074b0096eb9c6824b71a">ARMBaseInstrInfo::convertToThreeAddress</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MFI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *&#160;</td>
          <td class="paramname"><em>LV</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00128">128</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00238">llvm::ARMII::AddrMode2</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00239">llvm::ARMII::AddrMode3</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00325">llvm::ARMII::AddrModeMask</a>, <a class="el" href="LiveVariables_8h_source.html#l00238">llvm::LiveVariables::addVirtualRegisterDead()</a>, <a class="el" href="LiveVariables_8h_source.html#l00202">llvm::LiveVariables::addVirtualRegisterKilled()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp.html#ac0d783c80fd0f6ac590557c9d09bf5b4">EnableARM3Addr</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00413">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00416">llvm::ARM_AM::getAM2Op()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00419">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00447">llvm::ARM_AM::getAM3Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00450">llvm::ARM_AM::getAM3Op()</a>, <a class="el" href="MachineInstr_8h_source.html#l00238">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00184">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00171">llvm::ARM_AM::getSOImmVal()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00112">llvm::ARM_AM::getSORegOpc()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a4600f410854a2540949d8bfb93c9c348">getUnindexedOpcode()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00085">llvm::LiveVariables::getVarInfo()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00331">llvm::ARMII::IndexModeMask</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00230">llvm::ARMII::IndexModePost</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00229">llvm::ARMII::IndexModePre</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00330">llvm::ARMII::IndexModeShift</a>, <a class="el" href="MachineOperand_8h_source.html#l00289">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00294">llvm::MachineOperand::isKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00274">llvm::MachineOperand::isUse()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="LiveVariables_8h_source.html#l00089">llvm::LiveVariables::VarInfo::Kills</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::mayStore()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="MachineInstr_8h_source.html#l00836">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="LiveVariables_8h_source.html#l00094">llvm::LiveVariables::VarInfo::removeKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00378">llvm::MachineOperand::setIsDead()</a>, <a class="el" href="APInt_8cpp_source.html#l00265">sub()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00146">llvm::MCInstrDesc::TSFlags</a>, and <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00343">VI</a>.</p>

</div>
</div>
<a class="anchor" id="a63e1c24a2bdfa5089ed3497bad9d5163"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::copyFromCPSR" ref="a63e1c24a2bdfa5089ed3497bad9d5163" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned DestReg, bool KillSrc, const ARMSubtarget &amp;Subtarget) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a63e1c24a2bdfa5089ed3497bad9d5163">ARMBaseInstrInfo::copyFromCPSR</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00663">663</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00384">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00405">llvm::getKillRegState()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00404">llvm::ARMSubtarget::isMClass()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00400">llvm::ARMSubtarget::isThumb()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00706">copyPhysReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ab2681ba6a76ea4aa6ad5b500fa2177b5"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::copyPhysReg" ref="ab2681ba6a76ea4aa6ad5b500fa2177b5" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab2681ba6a76ea4aa6ad5b500fa2177b5">ARMBaseInstrInfo::copyPhysReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented in <a class="el" href="classllvm_1_1Thumb2InstrInfo.html#a907a2bc07a8ccecac02da6a8b991a323">llvm::Thumb2InstrInfo</a>, and <a class="el" href="classllvm_1_1Thumb1InstrInfo.html#ade4c331c32ecb61b0b4eae6375152635">llvm::Thumb1InstrInfo</a>.</p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00706">706</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00389">llvm::AddDefaultCC()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00384">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01893">llvm::MachineInstr::addRegisterDefined()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01753">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="Value_8cpp_source.html#l00319">contains()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00663">copyFromCPSR()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00684">copyToCPSR()</a>, <a class="el" href="SmallSet_8h_source.html#l00053">llvm::SmallSet&lt; T, N, C &gt;::count()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00405">llvm::getKillRegState()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00026">llvm::MCRegisterInfo::getSubReg()</a>, <a class="el" href="SmallSet_8h_source.html#l00069">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00334">llvm::ARMSubtarget::isFPOnlySP()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00402">llvm::ARMSubtarget::isThumb2()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00416">llvm::TargetRegisterInfo::regsOverlap()</a>.</p>

</div>
</div>
<a class="anchor" id="a75b2de1747dc3b031c09ad4c906f4c2e"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::copyToCPSR" ref="a75b2de1747dc3b031c09ad4c906f4c2e" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned SrcReg, bool KillSrc, const ARMSubtarget &amp;Subtarget) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a75b2de1747dc3b031c09ad4c906f4c2e">ARMBaseInstrInfo::copyToCPSR</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00684">684</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00384">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00031">llvm::RegState::Define</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00405">llvm::getKillRegState()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00404">llvm::ARMSubtarget::isMClass()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00400">llvm::ARMSubtarget::isThumb()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00706">copyPhysReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a1b4105078d9414276e67bb58a5f27306"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::CreateTargetHazardRecognizer" ref="a1b4105078d9414276e67bb58a5f27306" args="(const TargetSubtargetInfo *STI, const ScheduleDAG *DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a1b4105078d9414276e67bb58a5f27306">ARMBaseInstrInfo::CreateTargetHazardRecognizer</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00109">109</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a624af1a09f6ec191f88dfd2b26c3e54a"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::CreateTargetPostRAHazardRecognizer" ref="a624af1a09f6ec191f88dfd2b26c3e54a" args="(const InstrItineraryData *II, const ScheduleDAG *DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a624af1a09f6ec191f88dfd2b26c3e54a">ARMBaseInstrInfo::CreateTargetPostRAHazardRecognizer</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00120">120</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMSubtarget_8h_source.html#l00311">llvm::ARMSubtarget::hasVFP2()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00402">llvm::ARMSubtarget::isThumb2()</a>.</p>

</div>
</div>
<a class="anchor" id="a48ed98d15b6e512105d9ba5c45da44d9"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::DefinesPredicate" ref="a48ed98d15b6e512105d9ba5c45da44d9" args="(MachineInstr *MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a48ed98d15b6e512105d9ba5c45da44d9">ARMBaseInstrInfo::DefinesPredicate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00508">508</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00472">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="CxxTokensTest_8cpp_source.html#l00008">Found()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00251">llvm::MachineOperand::isRegMask()</a>.</p>

</div>
</div>
<a class="anchor" id="a7bb279a7640ab67d249cce540508ba96"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::duplicate" ref="a7bb279a7640ab67d249cce540508ba96" args="(MachineInstr *Orig, MachineFunction &amp;MF) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7bb279a7640ab67d249cce540508ba96">ARMBaseInstrInfo::duplicate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Orig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01386">1386</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01314">duplicateCPV()</a>, <a class="el" href="MachineOperand_8h_source.html#l00427">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00505">llvm::MachineOperand::setImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00523">llvm::MachineOperand::setIndex()</a>.</p>

</div>
</div>
<a class="anchor" id="a122bc7b83639398ca019a8b8ca135d17"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::expandLoadStackGuardBase" ref="a122bc7b83639398ca019a8b8ca135d17" args="(MachineBasicBlock::iterator MI, unsigned LoadImmOpc, unsigned LoadOpc, Reloc::Model RM) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a122bc7b83639398ca019a8b8ca135d17">ARMBaseInstrInfo::expandLoadStackGuardBase</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LoadImmOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LoadOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Reloc::Model</a>&#160;</td>
          <td class="paramname"><em>RM</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04044">4044</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00384">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00133">llvm::MachineInstrBuilder::addGlobalAddress()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00455">llvm::MachinePointerInfo::getGOT()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="ARMSubtarget_8cpp_source.html#l00284">llvm::ARMSubtarget::GVIsIndirectSymbol()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00033">llvm::RegState::Kill</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00310">llvm::ARMII::MO_NONLAZY</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00110">llvm::MachineMemOperand::MOInvariant</a>, and <a class="el" href="MachineMemOperand_8h_source.html#l00102">llvm::MachineMemOperand::MOLoad</a>.</p>

</div>
</div>
<a class="anchor" id="aef5384ac2fdcd6c15872a42916f53d8f"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::expandPostRAPseudo" ref="aef5384ac2fdcd6c15872a42916f53d8f" args="(MachineBasicBlock::iterator MI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aef5384ac2fdcd6c15872a42916f53d8f">ARMBaseInstrInfo::expandPostRAPseudo</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01232">1232</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00384">llvm::AddDefaultPred()</a>, <a class="el" href="Value_8cpp_source.html#l00319">contains()</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01196">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00485">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="TargetMachine_8cpp_source.html#l00077">llvm::TargetMachine::getRelocationModel()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00102">getSubtarget()</a>, <a class="el" href="MachineFunction_8h_source.html#l00172">llvm::MachineFunction::getTarget()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00302">llvm::ARMSubtarget::isCortexA15()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00334">llvm::ARMSubtarget::isFPOnlySP()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00113">llvm::TargetOpcode::LOAD_STACK_GUARD</a>, <a class="el" href="Triple_8h_source.html#l00178">llvm::Triple::MachO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="NVPTX_8h_source.html#l00148">llvm::NVPTX::PTXCvtMode::RM</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp.html#a66bb217193a5d63a232f9708683397a2">WidenVMOVS</a>.</p>

</div>
</div>
<a class="anchor" id="ac58db7c193d7cf54add39e5b2ec565c2"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::FoldImmediate" ref="ac58db7c193d7cf54add39e5b2ec565c2" args="(MachineInstr *UseMI, MachineInstr *DefMI, unsigned Reg, MachineRegisterInfo *MRI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac58db7c193d7cf54add39e5b2ec565c2">ARMBaseInstrInfo::FoldImmediate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>FoldImmediate - 'Reg' is known to be defined by a move immediate instruction, try to fold the immediate into the use instruction. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02598">2598</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00389">llvm::AddDefaultCC()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00384">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00126">llvm::MachineOperand::ChangeToImmediate()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00922">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00238">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00405">llvm::getKillRegState()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00184">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00580">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00201">llvm::ARM_AM::getSOImmTwoPartFirst()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00207">llvm::ARM_AM::getSOImmTwoPartSecond()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00362">llvm::ARM_AM::getT2SOImmTwoPartFirst()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00379">llvm::ARM_AM::getT2SOImmTwoPartSecond()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00323">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00203">llvm::MCInstrDesc::hasOptionalDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00289">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00294">llvm::MachineOperand::isKill()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00188">llvm::ARM_AM::isSOImmTwoPartVal()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00335">llvm::ARM_AM::isT2SOImmTwoPartVal()</a>, <a class="el" href="MachineInstr_8h_source.html#l01134">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00372">llvm::MachineOperand::setIsKill()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a651cfc36c20d1f897316461d8ac3deba"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::getExecutionDomain" ref="a651cfc36c20d1f897316461d8ac3deba" args="(const MachineInstr *MI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; uint16_t, uint16_t &gt; <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a651cfc36c20d1f897316461d8ac3deba">ARMBaseInstrInfo::getExecutionDomain</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>VFP/NEON execution domains. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04110">4110</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00424">llvm::ARMII::DomainMask</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00427">llvm::ARMII::DomainNEON</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00428">llvm::ARMII::DomainNEONA8</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00426">llvm::ARMII::DomainVFP</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04102">ExeGeneric</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04104">ExeNEON</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04103">ExeVFP</a>, <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00315">llvm::ARMSubtarget::hasNEON()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00300">llvm::ARMSubtarget::isCortexA8()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00301">llvm::ARMSubtarget::isCortexA9()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00445">isPredicated()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00146">llvm::MCInstrDesc::TSFlags</a>.</p>

</div>
</div>
<a class="anchor" id="afc76a889f289a0e841775d80aa0338ba"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::getExtractSubregLikeInputs" ref="afc76a889f289a0e841775d80aa0338ba" args="(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPairAndIdx &amp;InputReg) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#afc76a889f289a0e841775d80aa0338ba">ARMBaseInstrInfo::getExtractSubregLikeInputs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegSubRegPairAndIdx &amp;&#160;</td>
          <td class="paramname"><em>InputReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Build the equivalent inputs of a EXTRACT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>. </p>
<p><code></code>[out] InputReg of the equivalent EXTRACT_SUBREG. E.g., EXTRACT_SUBREG vreg1:sub1, sub0, sub1 would produce:</p>
<ul>
<li>vreg1:sub1, sub0</li>
</ul>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="pre"><dt><b>Precondition:</b></dt><dd>MI.isExtractSubregLike(). </dd></dl>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04550">4550</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00190">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00541">llvm::MachineInstr::isExtractSubregLike()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="classllvm_1_1MachineOperand.html#a5419b4c72920147aa9459e6cf3cd5271">llvm::MachineOperand::Reg</a>, and <a class="el" href="ARMISelLowering_8h_source.html#l00077">llvm::ARMISD::VMOVRRD</a>.</p>

</div>
</div>
<a class="anchor" id="abc8556ad731efc2f7a407169624d812e"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::getInsertSubregLikeInputs" ref="abc8556ad731efc2f7a407169624d812e" args="(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPair &amp;BaseReg, RegSubRegPairAndIdx &amp;InsertedReg) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#abc8556ad731efc2f7a407169624d812e">ARMBaseInstrInfo::getInsertSubregLikeInputs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegSubRegPair &amp;&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegSubRegPairAndIdx &amp;&#160;</td>
          <td class="paramname"><em>InsertedReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Build the equivalent inputs of a INSERT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>. </p>
<p><code></code>[out] BaseReg and <code></code>[out] InsertedReg contain the equivalent inputs of INSERT_SUBREG. E.g., INSERT_SUBREG vreg0:sub0, vreg1:sub1, sub3 would produce:</p>
<ul>
<li>BaseReg: vreg0:sub0</li>
<li>InsertedReg: vreg1:sub1, sub3</li>
</ul>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="pre"><dt><b>Precondition:</b></dt><dd>MI.isInsertSubregLike(). </dd></dl>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04571">4571</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00190">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00555">llvm::MachineInstr::isInsertSubregLike()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, and <a class="el" href="classllvm_1_1MachineOperand.html#a5419b4c72920147aa9459e6cf3cd5271">llvm::MachineOperand::Reg</a>.</p>

</div>
</div>
<a class="anchor" id="aa68427c1132a2d221976f7fb33892dbb"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::GetInstSizeInBytes" ref="aa68427c1132a2d221976f7fb33892dbb" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aa68427c1132a2d221976f7fb33892dbb">ARMBaseInstrInfo::GetInstSizeInBytes</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GetInstSize - Returns the size of the specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>. </p>
<p>GetInstSize - Return the size of the specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00601">601</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetOpcodes_8h_source.html#l00091">llvm::TargetOpcode::BUNDLE</a>, <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00138">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00531">llvm::MCInstrDesc::getSize()</a>, <a class="el" href="MachineOperand_8h_source.html#l00463">llvm::MachineOperand::getSymbolName()</a>, <a class="el" href="MachineFunction_8h_source.html#l00172">llvm::MachineFunction::getTarget()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00568">llvm::ISD::INLINEASM</a>.</p>

<p>Referenced by <a class="el" href="ARMFrameLowering_8cpp_source.html#l01406">GetFunctionSizeInBytes()</a>.</p>

</div>
</div>
<a class="anchor" id="a3a817fefcff152330fc8a08abf4d13f6"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::getNumLDMAddresses" ref="a3a817fefcff152330fc8a08abf4d13f6" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a3a817fefcff152330fc8a08abf4d13f6">ARMBaseInstrInfo::getNumLDMAddresses</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the number of addresses by LDM or VLDM or zero for unknown. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02959">2959</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineInstr_8h_source.html#l00340">llvm::MachineInstr::memoperands_begin()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00341">llvm::MachineInstr::memoperands_end()</a>.</p>

</div>
</div>
<a class="anchor" id="a74587483e565b511189918aee6ad2898"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::getNumMicroOps" ref="a74587483e565b511189918aee6ad2898" args="(const InstrItineraryData *ItinData, const MachineInstr *MI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a74587483e565b511189918aee6ad2898">ARMBaseInstrInfo::getNumMicroOps</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02969">2969</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="PDBTypes_8h_source.html#l00336">llvm::Class</a>, <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00230">llvm::InstrItineraryData::getNumMicroOps()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02714">getNumMicroOpsSwiftLdSt()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00184">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00527">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00352">llvm::MachineInstr::hasOneMemOperand()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00299">llvm::ARMSubtarget::isCortexA7()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00300">llvm::ARMSubtarget::isCortexA8()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00128">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00305">llvm::ARMSubtarget::isLikeA9()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00303">llvm::ARMSubtarget::isSwift()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00349">llvm::MCInstrDesc::mayLoad()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00355">llvm::MCInstrDesc::mayStore()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00340">llvm::MachineInstr::memoperands_begin()</a>.</p>

</div>
</div>
<a class="anchor" id="af67c587dfb750d610e3c2a738465a044"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::getOperandLatency" ref="af67c587dfb750d610e3c2a738465a044" args="(const InstrItineraryData *ItinData, const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *UseMI, unsigned UseIdx) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#af67c587dfb750d610e3c2a738465a044">ARMBaseInstrInfo::getOperandLatency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03605">3605</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03424">adjustDefLatency()</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00060">llvm::ARMISD::FMSTAT</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03369">getBundledDefMI()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03392">getBundledUseMI()</a>, <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="Function_8h_source.html#l00217">llvm::Function::hasFnAttribute()</a>, <a class="el" href="MachineInstr_8h_source.html#l00352">llvm::MachineInstr::hasOneMemOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00427">llvm::MachineInstr::isBranch()</a>, <a class="el" href="MachineInstr_8h_source.html#l00775">llvm::MachineInstr::isBundle()</a>, <a class="el" href="MachineInstr_8h_source.html#l00790">llvm::MachineInstr::isCopyLike()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00128">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="MachineOperand_8h_source.html#l00284">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="MachineInstr_8h_source.html#l00759">llvm::MachineInstr::isImplicitDef()</a>, <a class="el" href="MachineInstr_8h_source.html#l00766">llvm::MachineInstr::isInsertSubreg()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00305">llvm::ARMSubtarget::isLikeA9()</a>, <a class="el" href="MachineInstr_8h_source.html#l00772">llvm::MachineInstr::isRegSequence()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00402">llvm::ARMSubtarget::isThumb2()</a>, <a class="el" href="MachineInstr_8h_source.html#l00340">llvm::MachineInstr::memoperands_begin()</a>, and <a class="el" href="Attributes_8h_source.html#l00097">llvm::Attribute::OptimizeForSize</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03694">getOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a2c3cc6e10ea067022e67d75342eb5e6c"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::getOperandLatency" ref="a2c3cc6e10ea067022e67d75342eb5e6c" args="(const InstrItineraryData *ItinData, SDNode *DefNode, unsigned DefIdx, SDNode *UseNode, unsigned UseIdx) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#af67c587dfb750d610e3c2a738465a044">ARMBaseInstrInfo::getOperandLatency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>DefNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>UseNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03694">3694</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00413">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00419">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00415">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00177">llvm::MCInstrDesc::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00169">llvm::InstrItineraryData::getOperandCycle()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03605">getOperandLatency()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00527">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00299">llvm::ARMSubtarget::isCortexA7()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00300">llvm::ARMSubtarget::isCortexA8()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00128">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00305">llvm::ARMSubtarget::isLikeA9()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00410">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00303">llvm::ARMSubtarget::isSwift()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00030">llvm::ARM_AM::lsl</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00031">llvm::ARM_AM::lsr</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00349">llvm::MCInstrDesc::mayLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02150">llvm::MachineSDNode::memoperands_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02152">llvm::MachineSDNode::memoperands_empty()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00140">llvm::MCInstrDesc::Opcode</a>.</p>

</div>
</div>
<a class="anchor" id="a5842f59012f73743b34c2301cef34dd0"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance" ref="a5842f59012f73743b34c2301cef34dd0" args="(const MachineInstr *, unsigned, const TargetRegisterInfo *) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a5842f59012f73743b34c2301cef34dd0">ARMBaseInstrInfo::getPartialRegUpdateClearance</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04411">4411</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="Value_8cpp_source.html#l00319">contains()</a>, <a class="el" href="MachineInstr_8h_source.html#l00866">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01143">llvm::MachineInstr::findRegisterUseOperandIdx()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00485">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00302">llvm::ARMSubtarget::isCortexA15()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00303">llvm::ARMSubtarget::isSwift()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::readsReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00844">llvm::MachineInstr::readsVirtualRegister()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp.html#a19ef99d0c38ffb09797db37080cad260">SwiftPartialUpdateClearance</a>.</p>

</div>
</div>
<a class="anchor" id="a5430efffaad594b2b38ce69dfebfc167"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::getPredicate" ref="a5430efffaad594b2b38ce69dfebfc167" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a5430efffaad594b2b38ce69dfebfc167">llvm::ARMBaseInstrInfo::getPredicate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00128">128</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p>References <a class="el" href="PDBTypes_8h_source.html#l00372">llvm::AL</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01225">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="aead1976618a69142c927e6abe9b307f5"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::getRegisterInfo" ref="aead1976618a69142c927e6abe9b307f5" args="() const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a>&amp; <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">llvm::ARMBaseInstrInfo::getRegisterInfo</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1Thumb2InstrInfo.html#a70e6ac787bfed18b213ebf0b1494a4d4">llvm::Thumb2InstrInfo</a>, <a class="el" href="classllvm_1_1ARMInstrInfo.html#ab57afa00f4e80b550f241a85f6c7edec">llvm::ARMInstrInfo</a>, and <a class="el" href="classllvm_1_1Thumb1InstrInfo.html#a2f57eac6bf0525785b6cc2a3c16a2c0a">llvm::Thumb1InstrInfo</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00706">copyPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01232">expandPostRAPseudo()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00035">llvm::ARMHazardRecognizer::getHazardType()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03605">getOperandLatency()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01041">loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02351">optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04202">setExecutionDomain()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00850">storeRegToStackSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="aba7f60edec8e7b982c598aa278f9420c"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::getRegSequenceLikeInputs" ref="aba7f60edec8e7b982c598aa278f9420c" args="(const MachineInstr &amp;MI, unsigned DefIdx, SmallVectorImpl&lt; RegSubRegPairAndIdx &gt; &amp;InputRegs) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aba7f60edec8e7b982c598aa278f9420c">ARMBaseInstrInfo::getRegSequenceLikeInputs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; RegSubRegPairAndIdx &gt; &amp;&#160;</td>
          <td class="paramname"><em>InputRegs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Build the equivalent inputs of a REG_SEQUENCE for the given <code>MI</code> and <code>DefIdx</code>. </p>
<p><code></code>[out] InputRegs of the equivalent REG_SEQUENCE. Each element of the list is modeled as &lt;Reg:SubReg, SubIdx&gt;. E.g., REG_SEQUENCE vreg1:sub1, sub0, vreg2, sub1 would produce two elements:</p>
<ul>
<li>vreg1:sub1, sub0</li>
<li>vreg2&lt;:0&gt;, sub1</li>
</ul>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="pre"><dt><b>Precondition:</b></dt><dd>MI.isRegSequenceLike(). </dd></dl>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04525">4525</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00190">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::isRegSequenceLike()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, and <a class="el" href="ARMISelLowering_8h_source.html#l00078">llvm::ARMISD::VMOVDRR</a>.</p>

</div>
</div>
<a class="anchor" id="acd1aa5ca74e191974caa73958cb572b1"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::getSubtarget" ref="acd1aa5ca74e191974caa73958cb572b1" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&amp; <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#acd1aa5ca74e191974caa73958cb572b1">llvm::ARMBaseInstrInfo::getSubtarget</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00102">102</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01232">expandPostRAPseudo()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00035">llvm::ARMHazardRecognizer::getHazardType()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00562">isPredicable()</a>.</p>

</div>
</div>
<a class="anchor" id="a4600f410854a2540949d8bfb93c9c348"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::getUnindexedOpcode" ref="a4600f410854a2540949d8bfb93c9c348" args="(unsigned Opc) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a4600f410854a2540949d8bfb93c9c348">llvm::ARMBaseInstrInfo::getUnindexedOpcode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1Thumb2InstrInfo.html#a3a7781860533882f9664b7b44e241a7d">llvm::Thumb2InstrInfo</a>, <a class="el" href="classllvm_1_1ARMInstrInfo.html#aa19a827b32320fe4086bf2ec9801f835">llvm::ARMInstrInfo</a>, and <a class="el" href="classllvm_1_1Thumb1InstrInfo.html#aa2040e85554cd2338608849d197e5693">llvm::Thumb1InstrInfo</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00128">convertToThreeAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="ac714982de3cf34a16018a1f48346b46d"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::hasNOP" ref="ac714982de3cf34a16018a1f48346b46d" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac714982de3cf34a16018a1f48346b46d">ARMBaseInstrInfo::hasNOP</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04507">4507</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="ARMInstrInfo_8cpp_source.html#l00036">llvm::ARMInstrInfo::getNoopForMachoTarget()</a>.</p>

</div>
</div>
<a class="anchor" id="ad04e638149a8675ba6278c168e3c32d2"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::InsertBranch" ref="ad04e638149a8675ba6278c168e3c32d2" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, DebugLoc DL) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ad04e638149a8675ba6278c168e3c32d2">ARMBaseInstrInfo::InsertBranch</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00398">398</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00102">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00170">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="ArrayRef_8h_source.html#l00127">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="MachineFunction_8h_source.html#l00256">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00417">isThumb()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00142">llvm::ARMFunctionInfo::isThumb2Function()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00140">llvm::ARMFunctionInfo::isThumbFunction()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00132">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

</div>
</div>
<a class="anchor" id="a077805003085f226c324aa660f324b77"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::isFpMLxInstruction" ref="a077805003085f226c324aa660f324b77" args="(unsigned Opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a077805003085f226c324aa660f324b77">llvm::ARMBaseInstrInfo::isFpMLxInstruction</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isFpMLxInstruction - Return true if the specified opcode is a fp MLA / MLS instruction. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00360">360</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p>References <a class="el" href="DenseMap_8h_source.html#l00119">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::count()</a>.</p>

<p>Referenced by <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00035">llvm::ARMHazardRecognizer::getHazardType()</a>.</p>

</div>
</div>
<a class="anchor" id="ac7fe4651af293002937fbfcb61ddd28e"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::isFpMLxInstruction" ref="ac7fe4651af293002937fbfcb61ddd28e" args="(unsigned Opcode, unsigned &amp;MulOpc, unsigned &amp;AddSubOpc, bool &amp;NegAcc, bool &amp;HasLane) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a077805003085f226c324aa660f324b77">ARMBaseInstrInfo::isFpMLxInstruction</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>MulOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>AddSubOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>NegAcc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>HasLane</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isFpMLxInstruction - This version also returns the multiply opcode and the addition / subtraction opcode to expand to. </p>
<p>Return true for 'HasLane' for the MLX instructions with an extra lane operand. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04075">4075</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00067">ARM_MLxEntry::AddSubOpc</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00072">ARM_MLxTable</a>, <a class="el" href="DenseMap_8h_source.html#l00068">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::end()</a>, <a class="el" href="DenseMap_8h_source.html#l00124">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::find()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00069">ARM_MLxEntry::HasLane</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00066">ARM_MLxEntry::MulOpc</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00068">ARM_MLxEntry::NegAcc</a>.</p>

</div>
</div>
<a class="anchor" id="a059eb1d4fdd880343caac3aa0091b034"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::isLoadFromStackSlot" ref="a059eb1d4fdd880343caac3aa0091b034" args="(const MachineInstr *MI, int &amp;FrameIndex) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a059eb1d4fdd880343caac3aa0091b034">ARMBaseInstrInfo::isLoadFromStackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01177">1177</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00427">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00237">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>.</p>

</div>
</div>
<a class="anchor" id="adb44a6499056f1219dc4ffdd131ffa9b"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::isLoadFromStackSlotPostFE" ref="adb44a6499056f1219dc4ffdd131ffa9b" args="(const MachineInstr *MI, int &amp;FrameIndex) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#adb44a6499056f1219dc4ffdd131ffa9b">ARMBaseInstrInfo::isLoadFromStackSlotPostFE</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01225">1225</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="NVPTXISelLowering_8h_source.html#l00057">llvm::NVPTXISD::Dummy</a>, and <a class="el" href="MachineInstr_8h_source.html#l00566">llvm::MachineInstr::mayLoad()</a>.</p>

</div>
</div>
<a class="anchor" id="aacc076ea772e5bb6821e195e8015536e"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::isPredicable" ref="aacc076ea772e5bb6821e195e8015536e" args="(MachineInstr *MI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aacc076ea772e5bb6821e195e8015536e">ARMBaseInstrInfo::isPredicable</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isPredicable - Return true if the specified instruction can be predicated. </p>
<p>By default, this returns true for every instruction with a PredicateOperand. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00562">562</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00424">llvm::ARMII::DomainMask</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00427">llvm::ARMII::DomainNEON</a>, <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00256">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00102">getSubtarget()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00530">isEligibleForITBlock()</a>, <a class="el" href="MachineInstr_8h_source.html#l00457">llvm::MachineInstr::isPredicable()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00142">llvm::ARMFunctionInfo::isThumb2Function()</a>, <a class="el" href="ARMFeatures_8h_source.html#l00025">llvm::isV8EligibleForIT()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00420">llvm::ARMSubtarget::restrictIT()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00146">llvm::MCInstrDesc::TSFlags</a>.</p>

</div>
</div>
<a class="anchor" id="ad64fd684f0e6a01c20cec640616b7166"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::isPredicated" ref="ad64fd684f0e6a01c20cec640616b7166" args="(const MachineInstr *MI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ad64fd684f0e6a01c20cec640616b7166">ARMBaseInstrInfo::isPredicated</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00445">445</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="PDBTypes_8h_source.html#l00372">llvm::AL</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01225">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00234">llvm::MachineBasicBlock::instr_end()</a>, <a class="el" href="MachineInstr_8h_source.html#l00775">llvm::MachineInstr::isBundle()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00278">AnalyzeBranch()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04110">getExecutionDomain()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02351">optimizeCompareInstr()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04202">setExecutionDomain()</a>.</p>

</div>
</div>
<a class="anchor" id="a479404f5d7a6419a6cbe246be1d8f365"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::isProfitableToDupForIfCvt" ref="a479404f5d7a6419a6cbe246be1d8f365" args="(MachineBasicBlock &amp;MBB, unsigned NumCycles, const BranchProbability &amp;Probability) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a479404f5d7a6419a6cbe246be1d8f365">llvm::ARMBaseInstrInfo::isProfitableToDupForIfCvt</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00234">234</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a85fa77e7f5ca5615d87ab2dcdd8b1712"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::isProfitableToIfCvt" ref="a85fa77e7f5ca5615d87ab2dcdd8b1712" args="(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, const BranchProbability &amp;Probability) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a85fa77e7f5ca5615d87ab2dcdd8b1712">ARMBaseInstrInfo::isProfitableToIfCvt</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraPredCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01651">1651</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00220">llvm::MachineBasicBlock::empty()</a>, <a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F()</a>, <a class="el" href="BranchProbability_8h_source.html#l00042">llvm::BranchProbability::getDenominator()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01729">llvm::getInstrPredicate()</a>, <a class="el" href="ARMSubtarget_8cpp_source.html#l00331">llvm::ARMSubtarget::getMispredictionPenalty()</a>, <a class="el" href="BranchProbability_8h_source.html#l00041">llvm::BranchProbability::getNumerator()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="Function_8h_source.html#l00217">llvm::Function::hasFnAttribute()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00210">llvm::isARMLowRegister()</a>, <a class="el" href="Attributes_8h_source.html#l00080">llvm::Attribute::MinSize</a>, <a class="el" href="Attributes_8h_source.html#l00097">llvm::Attribute::OptimizeForSize</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00270">llvm::MachineBasicBlock::pred_begin()</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00245">llvm::MachineBasicBlock::rbegin()</a>.</p>

</div>
</div>
<a class="anchor" id="a408215fd63b407254f5f1dba804c7c03"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::isProfitableToIfCvt" ref="a408215fd63b407254f5f1dba804c7c03" args="(MachineBasicBlock &amp;TMBB, unsigned NumT, unsigned ExtraT, MachineBasicBlock &amp;FMBB, unsigned NumF, unsigned ExtraF, const BranchProbability &amp;Probability) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a85fa77e7f5ca5615d87ab2dcdd8b1712">ARMBaseInstrInfo::isProfitableToIfCvt</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01694">1694</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="BranchProbability_8h_source.html#l00042">llvm::BranchProbability::getDenominator()</a>, <a class="el" href="ARMSubtarget_8cpp_source.html#l00331">llvm::ARMSubtarget::getMispredictionPenalty()</a>, and <a class="el" href="BranchProbability_8h_source.html#l00041">llvm::BranchProbability::getNumerator()</a>.</p>

</div>
</div>
<a class="anchor" id="ad537aedc883659240d215cd8613f7f9e"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::isProfitableToUnpredicate" ref="ad537aedc883659240d215cd8613f7f9e" args="(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ad537aedc883659240d215cd8613f7f9e">ARMBaseInstrInfo::isProfitableToUnpredicate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01718">1718</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMSubtarget_8h_source.html#l00303">llvm::ARMSubtarget::isSwift()</a>.</p>

</div>
</div>
<a class="anchor" id="acc69b7cac1d8d1e447369b130a03dd38"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::isSchedulingBoundary" ref="acc69b7cac1d8d1e447369b130a03dd38" args="(const MachineInstr *MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#acc69b7cac1d8d1e447369b130a03dd38">ARMBaseInstrInfo::isSchedulingBoundary</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01607">1607</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00866">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8h_source.html#l00403">llvm::MachineInstr::isCall()</a>, <a class="el" href="MachineInstr_8h_source.html#l00748">llvm::MachineInstr::isDebugValue()</a>, <a class="el" href="MachineInstr_8h_source.html#l00746">llvm::MachineInstr::isPosition()</a>, <a class="el" href="MachineInstr_8h_source.html#l00419">llvm::MachineInstr::isTerminator()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, and <a class="el" href="PDBTypes_8h_source.html#l00384">llvm::SP</a>.</p>

</div>
</div>
<a class="anchor" id="a789aab5f4a69ba7f91c095e0fc0cfb38"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::isStoreToStackSlot" ref="a789aab5f4a69ba7f91c095e0fc0cfb38" args="(const MachineInstr *MI, int &amp;FrameIndex) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a789aab5f4a69ba7f91c095e0fc0cfb38">ARMBaseInstrInfo::isStoreToStackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00986">986</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00427">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00237">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a465eb3608c083bea1f6c11cd95c3d650"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::isStoreToStackSlotPostFE" ref="a465eb3608c083bea1f6c11cd95c3d650" args="(const MachineInstr *MI, int &amp;FrameIndex) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a465eb3608c083bea1f6c11cd95c3d650">ARMBaseInstrInfo::isStoreToStackSlotPostFE</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01034">1034</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="NVPTXISelLowering_8h_source.html#l00057">llvm::NVPTXISD::Dummy</a>, and <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::mayStore()</a>.</p>

</div>
</div>
<a class="anchor" id="aae231619c97165f218132704f3ba84cf"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::isSwiftFastImmShift" ref="aae231619c97165f218132704f3ba84cf" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aae231619c97165f218132704f3ba84cf">ARMBaseInstrInfo::isSwiftFastImmShift</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if the instruction has a shift by immediate that can be executed in one cycle less. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04511">4511</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00115">llvm::ARM_AM::getSORegOffset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00118">llvm::ARM_AM::getSORegShOp()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00030">llvm::ARM_AM::lsl</a>, and <a class="el" href="ARMAddressingModes_8h_source.html#l00031">llvm::ARM_AM::lsr</a>.</p>

</div>
</div>
<a class="anchor" id="a3b22fcc0d7dad53d3f9458e12b85dd09"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::loadRegFromStackSlot" ref="a3b22fcc0d7dad53d3f9458e12b85dd09" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a3b22fcc0d7dad53d3f9458e12b85dd09">ARMBaseInstrInfo::loadRegFromStackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented in <a class="el" href="classllvm_1_1Thumb2InstrInfo.html#a7e538dd6a8c22515aaf4d35fa89cb04b">llvm::Thumb2InstrInfo</a>, and <a class="el" href="classllvm_1_1Thumb1InstrInfo.html#aa8d41d949913782773ae04876a972f81">llvm::Thumb1InstrInfo</a>.</p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01041">1041</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00384">llvm::AddDefaultPred()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00838">AddDReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00108">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00158">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00039">llvm::RegState::DefineNoRead</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00447">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00195">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00226">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00395">llvm::MachineFrameInfo::getObjectAlignment()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00381">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00089">llvm::TargetRegisterClass::getSize()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00289">llvm::ARMSubtarget::hasV5TEOps()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00040">llvm::RegState::ImplicitDefine</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00289">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, and <a class="el" href="MachineMemOperand_8h_source.html#l00102">llvm::MachineMemOperand::MOLoad</a>.</p>

</div>
</div>
<a class="anchor" id="a221968f374a517eca301e40de662a2f1"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::optimizeCompareInstr" ref="a221968f374a517eca301e40de662a2f1" args="(MachineInstr *CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, int CmpValue, const MachineRegisterInfo *MRI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a221968f374a517eca301e40de662a2f1">ARMBaseInstrInfo::optimizeCompareInstr</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>CmpInstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>CmpValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>optimizeCompareInstr - Convert the instruction to set the zero flag so that we can remove a "comparison with zero"; Remove a redundant CMP instruction if the flags can be updated in the same way by an earlier instruction such as SUB. </p>
<p>optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that sets the zero bit in the flags register; Remove a redundant Compare instruction if an earlier instruction can set the flags in the same way as Compare.</p>
<p>E.g. SUBrr(r1,r2) and CMPrr(r1,r2). We also handle the case where two operands are swapped: SUBrr(r1,r2) and CMPrr(r2,r1), by updating the condition code of instructions which use the flags. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02351">2351</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineOperand_8h_source.html#l00472">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00030">llvm::ARMCC::EQ</a>, <a class="el" href="regexec_8c_source.html#l00112">EQ</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00922">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00040">llvm::ARMCC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00204">llvm::AArch64CC::GE</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02299">getSwappedCondition()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00315">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00042">llvm::ARMCC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00206">llvm::AArch64CC::GT</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00038">llvm::ARMCC::HI</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00032">llvm::ARMCC::HS</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00445">isPredicated()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02320">isRedundantFlagInstr()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00251">llvm::MachineOperand::isRegMask()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02281">isSuitableForMask()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00043">llvm::ARMCC::LE</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00033">llvm::ARMCC::LO</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00039">llvm::ARMCC::LS</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00041">llvm::ARMCC::LT</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00034">llvm::ARMCC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="MachineInstr_8h_source.html#l00874">llvm::MachineInstr::modifiesRegister()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00031">llvm::ARMCC::NE</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00035">llvm::ARMCC::PL</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="MachineInstr_8h_source.html#l00836">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00091">llvm::MachineOperand::setIsDef()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>, <a class="el" href="PDBTypes_8h_source.html#l00386">llvm::SI</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00286">llvm::MachineBasicBlock::succ_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00288">llvm::MachineBasicBlock::succ_end()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00422">llvm::MachineRegisterInfo::use_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00425">llvm::MachineRegisterInfo::use_instr_end()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00037">llvm::ARMCC::VC</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00036">llvm::ARMCC::VS</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00200">llvm::AArch64CC::VS</a>.</p>

</div>
</div>
<a class="anchor" id="aef7ee9f1cb2f1b925236c33f388c25b7"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::optimizeSelect" ref="aef7ee9f1cb2f1b925236c33f388c25b7" args="(MachineInstr *MI, SmallPtrSetImpl&lt; MachineInstr * &gt; &amp;SeenMIs, bool) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aef7ee9f1cb2f1b925236c33f388c25b7">ARMBaseInstrInfo::optimizeSelect</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>SeenMIs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>PreferFalse</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01836">1836</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00389">llvm::AddDefaultCC()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00170">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01778">canFoldIntoMOVCC()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01337">llvm::MachineInstr::clearKillInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00271">llvm::SmallPtrSetImpl&lt; PtrType &gt;::erase()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00922">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00238">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00047">llvm::ARMCC::getOppositeCondition()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00580">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00389">llvm::MachineInstr::hasOptionalDef()</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00264">llvm::SmallPtrSetImpl&lt; PtrType &gt;::insert()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00367">llvm::MachineOperand::setImplicit()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01255">llvm::MachineInstr::tieOperands()</a>.</p>

</div>
</div>
<a class="anchor" id="a263aadf7d0602abe0e59f2b588d8cbff"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::PredicateInstruction" ref="a263aadf7d0602abe0e59f2b588d8cbff" args="(MachineInstr *MI, ArrayRef&lt; MachineOperand &gt; Pred) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a263aadf7d0602abe0e59f2b588d8cbff">ARMBaseInstrInfo::PredicateInstruction</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00462">462</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l01225">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01741">llvm::getMatchingCondBranchOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00454">getReg()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00233">llvm::isUncondBranchOpcode()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="MachineInstr_8h_source.html#l01134">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00505">llvm::MachineOperand::setImm()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="add440176c845d21bb8d3076886e1e271"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::produceSameValue" ref="add440176c845d21bb8d3076886e1e271" args="(const MachineInstr *MI0, const MachineInstr *MI1, const MachineRegisterInfo *MRI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#add440176c845d21bb8d3076886e1e271">ARMBaseInstrInfo::produceSameValue</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01401">1401</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineConstantPool_8h_source.html#l00080">llvm::MachineConstantPoolEntry::ConstVal</a>, <a class="el" href="MachineFunction_8h_source.html#l00213">llvm::MachineFunction::getConstantPool()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00164">llvm::MachineConstantPool::getConstants()</a>, <a class="el" href="MachineOperand_8h_source.html#l00433">llvm::MachineOperand::getGlobal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00427">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineOperand_8h_source.html#l00455">llvm::MachineOperand::getOffset()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="ARMConstantPoolValue_8cpp_source.html#l00075">llvm::ARMConstantPoolValue::hasSameValue()</a>, <a class="el" href="MachineInstr_8h_source.html#l00695">llvm::MachineInstr::IgnoreVRegDefs</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00210">llvm::MachineOperand::isIdenticalTo()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00849">llvm::MachineInstr::isIdenticalTo()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00101">llvm::MachineConstantPoolEntry::isMachineConstantPoolEntry()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00081">llvm::MachineConstantPoolEntry::MachineCPVal</a>, and <a class="el" href="classllvm_1_1MachineConstantPoolEntry.html#acccb7fb15c8ab673aa50295fce4ae03f">llvm::MachineConstantPoolEntry::Val</a>.</p>

</div>
</div>
<a class="anchor" id="ab04b0811927ecd7ebcb64a5e422a9bd9"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::reMaterialize" ref="ab04b0811927ecd7ebcb64a5e422a9bd9" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, unsigned SubIdx, const MachineInstr *Orig, const TargetRegisterInfo &amp;TRI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab04b0811927ecd7ebcb64a5e422a9bd9">ARMBaseInstrInfo::reMaterialize</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Orig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01358">1358</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00113">llvm::MachineInstrBuilder::addConstantPoolIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00188">llvm::MachineFunction::CloneMachineInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01314">duplicateCPV()</a>, <a class="el" href="MachineInstr_8h_source.html#l00238">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00427">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00941">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00340">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="MachineInstr_8h_source.html#l00341">llvm::MachineInstr::memoperands_end()</a>, <a class="el" href="MachineInstr_8h_source.html#l01154">llvm::MachineInstr::setMemRefs()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01344">llvm::MachineInstr::substituteRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="a0cc46ffbe5e60ea334fd72296477dcba"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::RemoveBranch" ref="a0cc46ffbe5e60ea334fd72296477dcba" args="(MachineBasicBlock &amp;MBB) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a0cc46ffbe5e60ea334fd72296477dcba">ARMBaseInstrInfo::RemoveBranch</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00369">369</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00235">llvm::isCondBranchOpcode()</a>, and <a class="el" href="AArch64InstrInfo_8h_source.html#l00233">llvm::isUncondBranchOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="abd7e8d18177ffd8f8afbd706953a3fe1"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::ReverseBranchCondition" ref="abd7e8d18177ffd8f8afbd706953a3fe1" args="(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#abd7e8d18177ffd8f8afbd706953a3fe1">ARMBaseInstrInfo::ReverseBranchCondition</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00439">439</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00047">llvm::ARMCC::getOppositeCondition()</a>.</p>

</div>
</div>
<a class="anchor" id="a3a23e816f6eb55463cfc24995a5d1d32"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::setExecutionDomain" ref="a3a23e816f6eb55463cfc24995a5d1d32" args="(MachineInstr *MI, unsigned Domain) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a3a23e816f6eb55463cfc24995a5d1d32">ARMBaseInstrInfo::setExecutionDomain</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Domain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04202">4202</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00384">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00031">llvm::RegState::Define</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04104">ExeNEON</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04143">getCorrespondingDRegAndLane()</a>, <a class="el" href="MachineInstr_8h_source.html#l00238">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04173">getImplicitSPRUseForDPRUse()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00184">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00411">llvm::getUndefRegState()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00315">llvm::ARMSubtarget::hasNEON()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00445">isPredicated()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="MachineInstr_8h_source.html#l00836">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00793">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l01134">llvm::MachineInstr::setDesc()</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00035">llvm::RegState::Undef</a>.</p>

</div>
</div>
<a class="anchor" id="ac624f59926b6618a1da5645cae8bc2c5"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::shouldScheduleLoadsNear" ref="ac624f59926b6618a1da5645cae8bc2c5" args="(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac624f59926b6618a1da5645cae8bc2c5">ARMBaseInstrInfo::shouldScheduleLoadsNear</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumLoads</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled togther. </p>
<p>On some targets if two loads are loading from addresses in the same cache line, it's better if they are scheduled together. This function takes two integers that represent the load offsets from the common base address. It returns true if it decides it's desirable to schedule the two loads together. "NumLoads" is the number of loads that have already been scheduled after Load1.</p>
<p>On some targets if two loads are loading from addresses in the same cache line, it's better if they are scheduled together. This function takes two integers that represent the load offsets from the common base address. It returns true if it decides it's desirable to schedule the two loads together. "NumLoads" is the number of loads that have already been scheduled after Load1.</p>
<p>FIXME: remove this in favor of the <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> interface once pre-RA-sched is permanently disabled. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01577">1577</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00415">llvm::SDNode::getMachineOpcode()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00401">llvm::ARMSubtarget::isThumb1Only()</a>.</p>

</div>
</div>
<a class="anchor" id="a0ad9487a0d4aa007a5d851ca141f8ac1"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::storeRegToStackSlot" ref="a0ad9487a0d4aa007a5d851ca141f8ac1" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a0ad9487a0d4aa007a5d851ca141f8ac1">ARMBaseInstrInfo::storeRegToStackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented in <a class="el" href="classllvm_1_1Thumb2InstrInfo.html#ae6fd6138ebe8be8c767459f2236fa1ca">llvm::Thumb2InstrInfo</a>, and <a class="el" href="classllvm_1_1Thumb1InstrInfo.html#a20ef19bd1c4a2e237eef252ae87220d5">llvm::Thumb1InstrInfo</a>.</p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00850">850</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00384">llvm::AddDefaultPred()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00838">AddDReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00108">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00158">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00447">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00195">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00405">llvm::getKillRegState()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00226">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00395">llvm::MachineFrameInfo::getObjectAlignment()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00381">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00089">llvm::TargetRegisterClass::getSize()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00289">llvm::ARMSubtarget::hasV5TEOps()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, and <a class="el" href="MachineMemOperand_8h_source.html#l00104">llvm::MachineMemOperand::MOStore</a>.</p>

</div>
</div>
<a class="anchor" id="ac0158188ba4a3924c0284491250b3474"></a><!-- doxytag: member="llvm::ARMBaseInstrInfo::SubsumesPredicate" ref="ac0158188ba4a3924c0284491250b3474" args="(ArrayRef&lt; MachineOperand &gt; Pred1, ArrayRef&lt; MachineOperand &gt; Pred2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac0158188ba4a3924c0284491250b3474">ARMBaseInstrInfo::SubsumesPredicate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00482">482</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="regexec_8c_source.html#l00112">EQ</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00040">llvm::ARMCC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00206">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00202">llvm::AArch64CC::HI</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00032">llvm::ARMCC::HS</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00043">llvm::ARMCC::LE</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00033">llvm::ARMCC::LO</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00039">llvm::ARMCC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00205">llvm::AArch64CC::LT</a>, and <a class="el" href="ArrayRef_8h_source.html#l00132">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a></li>
<li><a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:41:09 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
