{"basics":{"name":"Gaohan Ye","label":"Graduate Student in Electrical and Computer Engineering","image":"","email":"elijah.gaohan.ye@gmail.com","phone":"510-520-7207","url":"https://elijah-ye.github.io","summary":"Graduate student at University of Illinois Urbana-Champaign with expertise in computer architecture, hardware design verification, and LLM acceleration. Published researcher with industry experience at Rivian Automotive.","location":{"address":"","postalCode":"","city":"Urbana","countryCode":"US","region":"Illinois"},"profiles":[{"network":"LinkedIn","username":"elijahye","url":"https://linkedin.com/in/elijahye/"},{"network":"GitHub","username":"Elijah-Ye","url":"https://github.com/Elijah-Ye"}]},"work":[{"name":"Rivian Automotive","position":"Design Verification Intern, RAP1 Silicon Team","url":"https://rivian.com","startDate":"2025-05-01","endDate":"2025-08-01","summary":"Developed system-level testcases for RAP1 (Rivian Autonomy Processor), a custom 5nm AI inference chip delivering 1600 sparse TOPS for autonomous driving compute.","highlights":["Developed system-level testcases for RAP1 (Rivian Autonomy Processor), a custom 5nm AI inference chip delivering 1600 sparse TOPS for autonomous driving compute","Increased toggle coverage to over 90% via a new, more efficient coverage generation flow","Enhanced an existing integration test suite, reducing the failure rate from over 40% to less than 5%","Developed a new system-level test to validate memory access, creating a baseline for future verification tests","Authored new FuSa tests to validate error injection and interrupt mechanisms for critical components"]},{"name":"University of Illinois at Urbana-Champaign","position":"Teaching Assistant for Digital Systems Laboratory, ECE 385","url":"https://illinois.edu","startDate":"2025-01-01","endDate":"Present","summary":"Teaching assistant for digital systems laboratory course covering FPGA and microprocessor implementations.","highlights":["Evaluated SystemVerilog/FPGA projects and microprocessor system implementations","Conducted technical demonstrations and assessments of digital circuits, state machines, and SoC designs","Graded lab reports covering combinational/sequential logic, timing analysis, and hardware-software co-design"]},{"name":"Rivian Automotive","position":"Design Verification Intern, RAP1 Silicon Team","url":"https://rivian.com","startDate":"2024-04-01","endDate":"2024-08-01","summary":"Developed verification infrastructure and performance monitoring for RAP1 automotive chip designs.","highlights":["Created performance monitor to track AXI transaction signals to test read and write operation performance","Increased toggle coverage of chip blocks by creating and implementing new targeted tests","Conducted system-level verification for the DUT using a custom UVM testbench","Developed and executed detailed test plans, identifying bugs and successfully debugging and resolving issues"]},{"name":"University of Illinois at Urbana-Champaign","position":"Teaching Assistant for Computer System Engineering, ECE 391","url":"https://illinois.edu","startDate":"2023-01-01","endDate":"2024-12-01","summary":"Teaching assistant for operating systems course where students build custom operating systems.","highlights":["Led weekly lab and discussion sessions, teaching students about operating system concepts including process scheduling, virtual memory, file systems, and system call implementation","Offered comprehensive support to students, addressing inquiries regarding x86, virtual memory, scheduling, file systems, and course materials","Graded over 300 student assignments and conducted demos of their custom operating systems","Collaborated with professors in the grading process for midterms and final exams"]},{"name":"Headline (Venture Capital Company)","position":"Frontend Developer Intern","url":"https://headline.com","startDate":"2022-05-01","endDate":"2022-08-01","summary":"Frontend development internship at San Francisco-based venture capital company.","highlights":["Added display features and security auditing in a custom integration with Gmail that exposes several million highly sensitive emails across the organization using Rails backend and React frontend","Implemented internal management tool with React.js; restructured API calls to improve page latency by 30%","Improved performance of Streak CRM and Gmail integrations by fixing timeout bugs"]}],"volunteer":[],"education":[{"institution":"University of Illinois Urbana-Champaign","location":"Urbana, IL","url":"https://illinois.edu","area":"Electrical and Computer Engineering","studyType":"Master of Science","startDate":"2024-01-01","endDate":"2026-05-01","score":"3.83/4.00","courses":["Computer Architecture","SoC/Hardware Design","Network Protocol","Operating System"]},{"institution":"University of Illinois Urbana-Champaign","location":"Urbana, IL","url":"https://illinois.edu","area":"Computer Engineering","studyType":"Bachelor of Science","startDate":"2020-08-01","endDate":"2023-12-01","score":"3.96/4.00","courses":["Data Structure","Algorithm","Computer Architecture","Operating System"]}],"awards":[{"title":"IEEE Best Paper Award","date":"2024-01-01","awarder":"IEEE Computer Architecture Letters (CAL)","summary":"For paper 'Exploiting Intel Advanced Matrix Extensions (AMX) for LLM Inference'"},{"title":"A.R. \"Buck\" Knight Scholarship","date":"2023-08-01","awarder":"ECE Department, University of Illinois","summary":"Scholarship awarded by the Electrical and Computer Engineering Department"},{"title":"Oakley Award in Electrical and Computer Engineering","date":"2023-03-01","awarder":"University of Illinois","summary":"Recognition for excellence in Electrical and Computer Engineering"},{"title":"Bradley A. Simmons Memorial Scholarship","date":"2022-09-01","awarder":"ECE Department, University of Illinois","summary":"Memorial scholarship from the ECE Department"}],"certificates":[],"publications":[{"name":"Transparent Memory Management for Large-Scale LLM Training and Tuning","publisher":"In Progress","releaseDate":"2026-01-01","url":"","summary":"Characterized memory bottlenecks in large-scale LLM training across multiple parallelism configurations. Developed transparent offloading mechanisms to alleviate network congestion in multi-GPU training. Advisor: Prof. Nam Sung Kim."},{"name":"ReScue: Reliable and secure CXL memory","publisher":"IEEE International Symposium on High-Performance Computer Architecture (HPCA)","releaseDate":"2026-01-01","url":"","summary":"Co-authored paper on reliable and secure CXL memory with Chihun Song, Austin Antony Cruz, Michael Jaemin Kim, Minbok Wi, Kyungsan Kim, Sangyeol Lee, Jung Ho Ahn, and Nam Sung Kim. Presented at HPCA 2026."},{"name":"Exploiting Intel Advanced Matrix Extensions (AMX) for LLM Inference","publisher":"IEEE Computer Architecture Letters (CAL)","releaseDate":"2024-01-01","url":"","summary":"Contributed to research on Intel Extension for PyTorch utilizing Intel Sapphire Rapids CPU with AMX. Developed CPU-GPU heterogeneous computing techniques to accelerate Large Language Model inference. Collaborated with Prof. Nam Sung Kim's research group to advance computational efficiency and speed. Received IEEE Best Paper Award."}],"skills":[{"name":"Programming","level":"Advanced","icon":"fa-solid fa-code","keywords":["SystemVerilog (Advanced)","C/C++ (Advanced)","UVM/OVM","Python","CUDA","Assembly (x86, RISC-V)"]},{"name":"Hardware Design","level":"Advanced","icon":"fa-solid fa-microchip","keywords":["RTL Design","CPU Architecture","RISC-V","x86","CXL/PCIe","Cache Design","Pipeline Optimization"]},{"name":"Hardware Verification","level":"Advanced","icon":"fa-solid fa-check-circle","keywords":["Design Verification","UVM/OVM","Functional Coverage","System-Level Testing","FuSa Testing"]},{"name":"Technologies/Tools","level":"Intermediate","icon":"fa-solid fa-tools","keywords":["Verdi","VCS","Git","Linux","Intel Extension for PyTorch","Performance Analysis","Intel MLC"]}],"languages":[{"language":"English","fluency":"Native speaker","icon":""},{"language":"Chinese","fluency":"Native speaker","icon":""}],"interests":[{"name":"Computer Architecture","icon":"fa-solid fa-microchip","keywords":["Hardware-Software Co-design","LLM Acceleration","Performance Optimization"]},{"name":"Sports & Recreation","icon":"fa-solid fa-basketball","keywords":["Basketball","Workout"]}],"references":[],"projects":[{"name":"Multi-stage RISC-V Processor","summary":"Designed and implemented RV32I processor in SystemVerilog with data & branch hazard detection as team project.","highlights":["Achieved 28.6% frequency increase and 47% cache stall reduction","Secured 3rd place among 30 groups","Applied timing analysis and logic optimization principles for hardware-software co-design"],"startDate":"2023-09-01","endDate":"2023-12-01","url":""},{"name":"Linux Kernel","summary":"Built a custom Linux Kernel featuring 3 terminals and 6 processes with essential OS features.","highlights":["Implemented read-only File System, Round-Robin Scheduling, 4kB and 4MB Paging","Successfully handled interrupts, exceptions, and system calls from user programs","Developed complete kernel from scratch using C and x86 assembly"],"startDate":"2022-10-01","endDate":"2022-12-01","url":""},{"name":"FPGA Flappy Bird Game","summary":"Developed a complete Flappy Bird game implementation on FPGA using SystemVerilog, Python, and C.","highlights":["Programmed an FPGA to output a VGA signal to draw game visuals to a monitor","Enabled keyboard-FPGA communication via SPI to run C-based keyboard drivers on SoC","Wrote Python scripts to compress PNG format into MIF format to instantiate onto the FPGA on-chip memory","Implemented state machine in SystemVerilog to animate a walking character depending on keyboard inputs","Detected collisions between the map and the player with state machine-controlled memory address into ROMs"],"startDate":"2022-01-01","endDate":"2022-05-01","url":""}]}