$comment
	File created using the following command:
		vcd file Aula8.msim.vcd -direction
$end
$date
	Fri Oct  8 20:52:08 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula8_vhd_vec_tst $end
$var wire 1 ! A0_A8 [8] $end
$var wire 1 " A0_A8 [7] $end
$var wire 1 # A0_A8 [6] $end
$var wire 1 $ A0_A8 [5] $end
$var wire 1 % A0_A8 [4] $end
$var wire 1 & A0_A8 [3] $end
$var wire 1 ' A0_A8 [2] $end
$var wire 1 ( A0_A8 [1] $end
$var wire 1 ) A0_A8 [0] $end
$var wire 1 * Address [8] $end
$var wire 1 + Address [7] $end
$var wire 1 , Address [6] $end
$var wire 1 - Address [5] $end
$var wire 1 . Address [4] $end
$var wire 1 / Address [3] $end
$var wire 1 0 Address [2] $end
$var wire 1 1 Address [1] $end
$var wire 1 2 Address [0] $end
$var wire 1 3 BarramentoDadosIN [7] $end
$var wire 1 4 BarramentoDadosIN [6] $end
$var wire 1 5 BarramentoDadosIN [5] $end
$var wire 1 6 BarramentoDadosIN [4] $end
$var wire 1 7 BarramentoDadosIN [3] $end
$var wire 1 8 BarramentoDadosIN [2] $end
$var wire 1 9 BarramentoDadosIN [1] $end
$var wire 1 : BarramentoDadosIN [0] $end
$var wire 1 ; BarramentoDadosOUT [7] $end
$var wire 1 < BarramentoDadosOUT [6] $end
$var wire 1 = BarramentoDadosOUT [5] $end
$var wire 1 > BarramentoDadosOUT [4] $end
$var wire 1 ? BarramentoDadosOUT [3] $end
$var wire 1 @ BarramentoDadosOUT [2] $end
$var wire 1 A BarramentoDadosOUT [1] $end
$var wire 1 B BarramentoDadosOUT [0] $end
$var wire 1 C CLOCK_50 $end
$var wire 1 D DECODERBLOC [7] $end
$var wire 1 E DECODERBLOC [6] $end
$var wire 1 F DECODERBLOC [5] $end
$var wire 1 G DECODERBLOC [4] $end
$var wire 1 H DECODERBLOC [3] $end
$var wire 1 I DECODERBLOC [2] $end
$var wire 1 J DECODERBLOC [1] $end
$var wire 1 K DECODERBLOC [0] $end
$var wire 1 L DECODEREND [7] $end
$var wire 1 M DECODEREND [6] $end
$var wire 1 N DECODEREND [5] $end
$var wire 1 O DECODEREND [4] $end
$var wire 1 P DECODEREND [3] $end
$var wire 1 Q DECODEREND [2] $end
$var wire 1 R DECODEREND [1] $end
$var wire 1 S DECODEREND [0] $end
$var wire 1 T ENTRADAA_ULA [7] $end
$var wire 1 U ENTRADAA_ULA [6] $end
$var wire 1 V ENTRADAA_ULA [5] $end
$var wire 1 W ENTRADAA_ULA [4] $end
$var wire 1 X ENTRADAA_ULA [3] $end
$var wire 1 Y ENTRADAA_ULA [2] $end
$var wire 1 Z ENTRADAA_ULA [1] $end
$var wire 1 [ ENTRADAA_ULA [0] $end
$var wire 1 \ ENTRADAB_ULA [7] $end
$var wire 1 ] ENTRADAB_ULA [6] $end
$var wire 1 ^ ENTRADAB_ULA [5] $end
$var wire 1 _ ENTRADAB_ULA [4] $end
$var wire 1 ` ENTRADAB_ULA [3] $end
$var wire 1 a ENTRADAB_ULA [2] $end
$var wire 1 b ENTRADAB_ULA [1] $end
$var wire 1 c ENTRADAB_ULA [0] $end
$var wire 1 d HABILITAREGHEX $end
$var wire 1 e HEX0 [6] $end
$var wire 1 f HEX0 [5] $end
$var wire 1 g HEX0 [4] $end
$var wire 1 h HEX0 [3] $end
$var wire 1 i HEX0 [2] $end
$var wire 1 j HEX0 [1] $end
$var wire 1 k HEX0 [0] $end
$var wire 1 l HEX1 [6] $end
$var wire 1 m HEX1 [5] $end
$var wire 1 n HEX1 [4] $end
$var wire 1 o HEX1 [3] $end
$var wire 1 p HEX1 [2] $end
$var wire 1 q HEX1 [1] $end
$var wire 1 r HEX1 [0] $end
$var wire 1 s HEX2 [6] $end
$var wire 1 t HEX2 [5] $end
$var wire 1 u HEX2 [4] $end
$var wire 1 v HEX2 [3] $end
$var wire 1 w HEX2 [2] $end
$var wire 1 x HEX2 [1] $end
$var wire 1 y HEX2 [0] $end
$var wire 1 z HEX3 [6] $end
$var wire 1 { HEX3 [5] $end
$var wire 1 | HEX3 [4] $end
$var wire 1 } HEX3 [3] $end
$var wire 1 ~ HEX3 [2] $end
$var wire 1 !! HEX3 [1] $end
$var wire 1 "! HEX3 [0] $end
$var wire 1 #! HEX4 [6] $end
$var wire 1 $! HEX4 [5] $end
$var wire 1 %! HEX4 [4] $end
$var wire 1 &! HEX4 [3] $end
$var wire 1 '! HEX4 [2] $end
$var wire 1 (! HEX4 [1] $end
$var wire 1 )! HEX4 [0] $end
$var wire 1 *! HEX5 [6] $end
$var wire 1 +! HEX5 [5] $end
$var wire 1 ,! HEX5 [4] $end
$var wire 1 -! HEX5 [3] $end
$var wire 1 .! HEX5 [2] $end
$var wire 1 /! HEX5 [1] $end
$var wire 1 0! HEX5 [0] $end
$var wire 1 1! KEY [3] $end
$var wire 1 2! KEY [2] $end
$var wire 1 3! KEY [1] $end
$var wire 1 4! KEY [0] $end
$var wire 1 5! KEY_RST $end
$var wire 1 6! LEDR [9] $end
$var wire 1 7! LEDR [8] $end
$var wire 1 8! LEDR [7] $end
$var wire 1 9! LEDR [6] $end
$var wire 1 :! LEDR [5] $end
$var wire 1 ;! LEDR [4] $end
$var wire 1 <! LEDR [3] $end
$var wire 1 =! LEDR [2] $end
$var wire 1 >! LEDR [1] $end
$var wire 1 ?! LEDR [0] $end
$var wire 1 @! OUT_ULA [7] $end
$var wire 1 A! OUT_ULA [6] $end
$var wire 1 B! OUT_ULA [5] $end
$var wire 1 C! OUT_ULA [4] $end
$var wire 1 D! OUT_ULA [3] $end
$var wire 1 E! OUT_ULA [2] $end
$var wire 1 F! OUT_ULA [1] $end
$var wire 1 G! OUT_ULA [0] $end
$var wire 1 H! RAM_Saida [7] $end
$var wire 1 I! RAM_Saida [6] $end
$var wire 1 J! RAM_Saida [5] $end
$var wire 1 K! RAM_Saida [4] $end
$var wire 1 L! RAM_Saida [3] $end
$var wire 1 M! RAM_Saida [2] $end
$var wire 1 N! RAM_Saida [1] $end
$var wire 1 O! RAM_Saida [0] $end
$var wire 1 P! RESET_KEY $end
$var wire 1 Q! ROM_Saida [12] $end
$var wire 1 R! ROM_Saida [11] $end
$var wire 1 S! ROM_Saida [10] $end
$var wire 1 T! ROM_Saida [9] $end
$var wire 1 U! ROM_Saida [8] $end
$var wire 1 V! ROM_Saida [7] $end
$var wire 1 W! ROM_Saida [6] $end
$var wire 1 X! ROM_Saida [5] $end
$var wire 1 Y! ROM_Saida [4] $end
$var wire 1 Z! ROM_Saida [3] $end
$var wire 1 [! ROM_Saida [2] $end
$var wire 1 \! ROM_Saida [1] $end
$var wire 1 ]! ROM_Saida [0] $end
$var wire 1 ^! SAIDA_DEBOUNCE $end
$var wire 1 _! SELETOR_ULA [1] $end
$var wire 1 `! SELETOR_ULA [0] $end
$var wire 1 a! SW [9] $end
$var wire 1 b! SW [8] $end
$var wire 1 c! SW [7] $end
$var wire 1 d! SW [6] $end
$var wire 1 e! SW [5] $end
$var wire 1 f! SW [4] $end
$var wire 1 g! SW [3] $end
$var wire 1 h! SW [2] $end
$var wire 1 i! SW [1] $end
$var wire 1 j! SW [0] $end
$var wire 1 k! WRTE $end

$scope module i1 $end
$var wire 1 l! gnd $end
$var wire 1 m! vcc $end
$var wire 1 n! unknown $end
$var wire 1 o! devoe $end
$var wire 1 p! devclrn $end
$var wire 1 q! devpor $end
$var wire 1 r! ww_devoe $end
$var wire 1 s! ww_devclrn $end
$var wire 1 t! ww_devpor $end
$var wire 1 u! ww_CLOCK_50 $end
$var wire 1 v! ww_SW [9] $end
$var wire 1 w! ww_SW [8] $end
$var wire 1 x! ww_SW [7] $end
$var wire 1 y! ww_SW [6] $end
$var wire 1 z! ww_SW [5] $end
$var wire 1 {! ww_SW [4] $end
$var wire 1 |! ww_SW [3] $end
$var wire 1 }! ww_SW [2] $end
$var wire 1 ~! ww_SW [1] $end
$var wire 1 !" ww_SW [0] $end
$var wire 1 "" ww_KEY [3] $end
$var wire 1 #" ww_KEY [2] $end
$var wire 1 $" ww_KEY [1] $end
$var wire 1 %" ww_KEY [0] $end
$var wire 1 &" ww_LEDR [9] $end
$var wire 1 '" ww_LEDR [8] $end
$var wire 1 (" ww_LEDR [7] $end
$var wire 1 )" ww_LEDR [6] $end
$var wire 1 *" ww_LEDR [5] $end
$var wire 1 +" ww_LEDR [4] $end
$var wire 1 ," ww_LEDR [3] $end
$var wire 1 -" ww_LEDR [2] $end
$var wire 1 ." ww_LEDR [1] $end
$var wire 1 /" ww_LEDR [0] $end
$var wire 1 0" ww_KEY_RST $end
$var wire 1 1" ww_ROM_Saida [12] $end
$var wire 1 2" ww_ROM_Saida [11] $end
$var wire 1 3" ww_ROM_Saida [10] $end
$var wire 1 4" ww_ROM_Saida [9] $end
$var wire 1 5" ww_ROM_Saida [8] $end
$var wire 1 6" ww_ROM_Saida [7] $end
$var wire 1 7" ww_ROM_Saida [6] $end
$var wire 1 8" ww_ROM_Saida [5] $end
$var wire 1 9" ww_ROM_Saida [4] $end
$var wire 1 :" ww_ROM_Saida [3] $end
$var wire 1 ;" ww_ROM_Saida [2] $end
$var wire 1 <" ww_ROM_Saida [1] $end
$var wire 1 =" ww_ROM_Saida [0] $end
$var wire 1 >" ww_RAM_Saida [7] $end
$var wire 1 ?" ww_RAM_Saida [6] $end
$var wire 1 @" ww_RAM_Saida [5] $end
$var wire 1 A" ww_RAM_Saida [4] $end
$var wire 1 B" ww_RAM_Saida [3] $end
$var wire 1 C" ww_RAM_Saida [2] $end
$var wire 1 D" ww_RAM_Saida [1] $end
$var wire 1 E" ww_RAM_Saida [0] $end
$var wire 1 F" ww_A0_A8 [8] $end
$var wire 1 G" ww_A0_A8 [7] $end
$var wire 1 H" ww_A0_A8 [6] $end
$var wire 1 I" ww_A0_A8 [5] $end
$var wire 1 J" ww_A0_A8 [4] $end
$var wire 1 K" ww_A0_A8 [3] $end
$var wire 1 L" ww_A0_A8 [2] $end
$var wire 1 M" ww_A0_A8 [1] $end
$var wire 1 N" ww_A0_A8 [0] $end
$var wire 1 O" ww_Address [8] $end
$var wire 1 P" ww_Address [7] $end
$var wire 1 Q" ww_Address [6] $end
$var wire 1 R" ww_Address [5] $end
$var wire 1 S" ww_Address [4] $end
$var wire 1 T" ww_Address [3] $end
$var wire 1 U" ww_Address [2] $end
$var wire 1 V" ww_Address [1] $end
$var wire 1 W" ww_Address [0] $end
$var wire 1 X" ww_HEX0 [6] $end
$var wire 1 Y" ww_HEX0 [5] $end
$var wire 1 Z" ww_HEX0 [4] $end
$var wire 1 [" ww_HEX0 [3] $end
$var wire 1 \" ww_HEX0 [2] $end
$var wire 1 ]" ww_HEX0 [1] $end
$var wire 1 ^" ww_HEX0 [0] $end
$var wire 1 _" ww_HEX1 [6] $end
$var wire 1 `" ww_HEX1 [5] $end
$var wire 1 a" ww_HEX1 [4] $end
$var wire 1 b" ww_HEX1 [3] $end
$var wire 1 c" ww_HEX1 [2] $end
$var wire 1 d" ww_HEX1 [1] $end
$var wire 1 e" ww_HEX1 [0] $end
$var wire 1 f" ww_HEX2 [6] $end
$var wire 1 g" ww_HEX2 [5] $end
$var wire 1 h" ww_HEX2 [4] $end
$var wire 1 i" ww_HEX2 [3] $end
$var wire 1 j" ww_HEX2 [2] $end
$var wire 1 k" ww_HEX2 [1] $end
$var wire 1 l" ww_HEX2 [0] $end
$var wire 1 m" ww_HEX3 [6] $end
$var wire 1 n" ww_HEX3 [5] $end
$var wire 1 o" ww_HEX3 [4] $end
$var wire 1 p" ww_HEX3 [3] $end
$var wire 1 q" ww_HEX3 [2] $end
$var wire 1 r" ww_HEX3 [1] $end
$var wire 1 s" ww_HEX3 [0] $end
$var wire 1 t" ww_HEX4 [6] $end
$var wire 1 u" ww_HEX4 [5] $end
$var wire 1 v" ww_HEX4 [4] $end
$var wire 1 w" ww_HEX4 [3] $end
$var wire 1 x" ww_HEX4 [2] $end
$var wire 1 y" ww_HEX4 [1] $end
$var wire 1 z" ww_HEX4 [0] $end
$var wire 1 {" ww_HEX5 [6] $end
$var wire 1 |" ww_HEX5 [5] $end
$var wire 1 }" ww_HEX5 [4] $end
$var wire 1 ~" ww_HEX5 [3] $end
$var wire 1 !# ww_HEX5 [2] $end
$var wire 1 "# ww_HEX5 [1] $end
$var wire 1 ## ww_HEX5 [0] $end
$var wire 1 $# ww_WRTE $end
$var wire 1 %# ww_HABILITAREGHEX $end
$var wire 1 &# ww_DECODEREND [7] $end
$var wire 1 '# ww_DECODEREND [6] $end
$var wire 1 (# ww_DECODEREND [5] $end
$var wire 1 )# ww_DECODEREND [4] $end
$var wire 1 *# ww_DECODEREND [3] $end
$var wire 1 +# ww_DECODEREND [2] $end
$var wire 1 ,# ww_DECODEREND [1] $end
$var wire 1 -# ww_DECODEREND [0] $end
$var wire 1 .# ww_DECODERBLOC [7] $end
$var wire 1 /# ww_DECODERBLOC [6] $end
$var wire 1 0# ww_DECODERBLOC [5] $end
$var wire 1 1# ww_DECODERBLOC [4] $end
$var wire 1 2# ww_DECODERBLOC [3] $end
$var wire 1 3# ww_DECODERBLOC [2] $end
$var wire 1 4# ww_DECODERBLOC [1] $end
$var wire 1 5# ww_DECODERBLOC [0] $end
$var wire 1 6# ww_SAIDA_DEBOUNCE $end
$var wire 1 7# ww_BarramentoDadosOUT [7] $end
$var wire 1 8# ww_BarramentoDadosOUT [6] $end
$var wire 1 9# ww_BarramentoDadosOUT [5] $end
$var wire 1 :# ww_BarramentoDadosOUT [4] $end
$var wire 1 ;# ww_BarramentoDadosOUT [3] $end
$var wire 1 <# ww_BarramentoDadosOUT [2] $end
$var wire 1 =# ww_BarramentoDadosOUT [1] $end
$var wire 1 ># ww_BarramentoDadosOUT [0] $end
$var wire 1 ?# ww_BarramentoDadosIN [7] $end
$var wire 1 @# ww_BarramentoDadosIN [6] $end
$var wire 1 A# ww_BarramentoDadosIN [5] $end
$var wire 1 B# ww_BarramentoDadosIN [4] $end
$var wire 1 C# ww_BarramentoDadosIN [3] $end
$var wire 1 D# ww_BarramentoDadosIN [2] $end
$var wire 1 E# ww_BarramentoDadosIN [1] $end
$var wire 1 F# ww_BarramentoDadosIN [0] $end
$var wire 1 G# ww_RESET_KEY $end
$var wire 1 H# ww_ENTRADAA_ULA [7] $end
$var wire 1 I# ww_ENTRADAA_ULA [6] $end
$var wire 1 J# ww_ENTRADAA_ULA [5] $end
$var wire 1 K# ww_ENTRADAA_ULA [4] $end
$var wire 1 L# ww_ENTRADAA_ULA [3] $end
$var wire 1 M# ww_ENTRADAA_ULA [2] $end
$var wire 1 N# ww_ENTRADAA_ULA [1] $end
$var wire 1 O# ww_ENTRADAA_ULA [0] $end
$var wire 1 P# ww_ENTRADAB_ULA [7] $end
$var wire 1 Q# ww_ENTRADAB_ULA [6] $end
$var wire 1 R# ww_ENTRADAB_ULA [5] $end
$var wire 1 S# ww_ENTRADAB_ULA [4] $end
$var wire 1 T# ww_ENTRADAB_ULA [3] $end
$var wire 1 U# ww_ENTRADAB_ULA [2] $end
$var wire 1 V# ww_ENTRADAB_ULA [1] $end
$var wire 1 W# ww_ENTRADAB_ULA [0] $end
$var wire 1 X# ww_OUT_ULA [7] $end
$var wire 1 Y# ww_OUT_ULA [6] $end
$var wire 1 Z# ww_OUT_ULA [5] $end
$var wire 1 [# ww_OUT_ULA [4] $end
$var wire 1 \# ww_OUT_ULA [3] $end
$var wire 1 ]# ww_OUT_ULA [2] $end
$var wire 1 ^# ww_OUT_ULA [1] $end
$var wire 1 _# ww_OUT_ULA [0] $end
$var wire 1 `# ww_SELETOR_ULA [1] $end
$var wire 1 a# ww_SELETOR_ULA [0] $end
$var wire 1 b# \RAM_Saida[0]~output_o\ $end
$var wire 1 c# \RAM_Saida[1]~output_o\ $end
$var wire 1 d# \RAM_Saida[2]~output_o\ $end
$var wire 1 e# \RAM_Saida[3]~output_o\ $end
$var wire 1 f# \RAM_Saida[4]~output_o\ $end
$var wire 1 g# \RAM_Saida[5]~output_o\ $end
$var wire 1 h# \RAM_Saida[6]~output_o\ $end
$var wire 1 i# \RAM_Saida[7]~output_o\ $end
$var wire 1 j# \BarramentoDadosIN[0]~output_o\ $end
$var wire 1 k# \BarramentoDadosIN[1]~output_o\ $end
$var wire 1 l# \BarramentoDadosIN[2]~output_o\ $end
$var wire 1 m# \BarramentoDadosIN[3]~output_o\ $end
$var wire 1 n# \BarramentoDadosIN[4]~output_o\ $end
$var wire 1 o# \BarramentoDadosIN[5]~output_o\ $end
$var wire 1 p# \BarramentoDadosIN[6]~output_o\ $end
$var wire 1 q# \BarramentoDadosIN[7]~output_o\ $end
$var wire 1 r# \LEDR[0]~output_o\ $end
$var wire 1 s# \LEDR[1]~output_o\ $end
$var wire 1 t# \LEDR[2]~output_o\ $end
$var wire 1 u# \LEDR[3]~output_o\ $end
$var wire 1 v# \LEDR[4]~output_o\ $end
$var wire 1 w# \LEDR[5]~output_o\ $end
$var wire 1 x# \LEDR[6]~output_o\ $end
$var wire 1 y# \LEDR[7]~output_o\ $end
$var wire 1 z# \LEDR[8]~output_o\ $end
$var wire 1 {# \LEDR[9]~output_o\ $end
$var wire 1 |# \ROM_Saida[0]~output_o\ $end
$var wire 1 }# \ROM_Saida[1]~output_o\ $end
$var wire 1 ~# \ROM_Saida[2]~output_o\ $end
$var wire 1 !$ \ROM_Saida[3]~output_o\ $end
$var wire 1 "$ \ROM_Saida[4]~output_o\ $end
$var wire 1 #$ \ROM_Saida[5]~output_o\ $end
$var wire 1 $$ \ROM_Saida[6]~output_o\ $end
$var wire 1 %$ \ROM_Saida[7]~output_o\ $end
$var wire 1 &$ \ROM_Saida[8]~output_o\ $end
$var wire 1 '$ \ROM_Saida[9]~output_o\ $end
$var wire 1 ($ \ROM_Saida[10]~output_o\ $end
$var wire 1 )$ \ROM_Saida[11]~output_o\ $end
$var wire 1 *$ \ROM_Saida[12]~output_o\ $end
$var wire 1 +$ \A0_A8[0]~output_o\ $end
$var wire 1 ,$ \A0_A8[1]~output_o\ $end
$var wire 1 -$ \A0_A8[2]~output_o\ $end
$var wire 1 .$ \A0_A8[3]~output_o\ $end
$var wire 1 /$ \A0_A8[4]~output_o\ $end
$var wire 1 0$ \A0_A8[5]~output_o\ $end
$var wire 1 1$ \A0_A8[6]~output_o\ $end
$var wire 1 2$ \A0_A8[7]~output_o\ $end
$var wire 1 3$ \A0_A8[8]~output_o\ $end
$var wire 1 4$ \Address[0]~output_o\ $end
$var wire 1 5$ \Address[1]~output_o\ $end
$var wire 1 6$ \Address[2]~output_o\ $end
$var wire 1 7$ \Address[3]~output_o\ $end
$var wire 1 8$ \Address[4]~output_o\ $end
$var wire 1 9$ \Address[5]~output_o\ $end
$var wire 1 :$ \Address[6]~output_o\ $end
$var wire 1 ;$ \Address[7]~output_o\ $end
$var wire 1 <$ \Address[8]~output_o\ $end
$var wire 1 =$ \HEX0[0]~output_o\ $end
$var wire 1 >$ \HEX0[1]~output_o\ $end
$var wire 1 ?$ \HEX0[2]~output_o\ $end
$var wire 1 @$ \HEX0[3]~output_o\ $end
$var wire 1 A$ \HEX0[4]~output_o\ $end
$var wire 1 B$ \HEX0[5]~output_o\ $end
$var wire 1 C$ \HEX0[6]~output_o\ $end
$var wire 1 D$ \HEX1[0]~output_o\ $end
$var wire 1 E$ \HEX1[1]~output_o\ $end
$var wire 1 F$ \HEX1[2]~output_o\ $end
$var wire 1 G$ \HEX1[3]~output_o\ $end
$var wire 1 H$ \HEX1[4]~output_o\ $end
$var wire 1 I$ \HEX1[5]~output_o\ $end
$var wire 1 J$ \HEX1[6]~output_o\ $end
$var wire 1 K$ \HEX2[0]~output_o\ $end
$var wire 1 L$ \HEX2[1]~output_o\ $end
$var wire 1 M$ \HEX2[2]~output_o\ $end
$var wire 1 N$ \HEX2[3]~output_o\ $end
$var wire 1 O$ \HEX2[4]~output_o\ $end
$var wire 1 P$ \HEX2[5]~output_o\ $end
$var wire 1 Q$ \HEX2[6]~output_o\ $end
$var wire 1 R$ \HEX3[0]~output_o\ $end
$var wire 1 S$ \HEX3[1]~output_o\ $end
$var wire 1 T$ \HEX3[2]~output_o\ $end
$var wire 1 U$ \HEX3[3]~output_o\ $end
$var wire 1 V$ \HEX3[4]~output_o\ $end
$var wire 1 W$ \HEX3[5]~output_o\ $end
$var wire 1 X$ \HEX3[6]~output_o\ $end
$var wire 1 Y$ \HEX4[0]~output_o\ $end
$var wire 1 Z$ \HEX4[1]~output_o\ $end
$var wire 1 [$ \HEX4[2]~output_o\ $end
$var wire 1 \$ \HEX4[3]~output_o\ $end
$var wire 1 ]$ \HEX4[4]~output_o\ $end
$var wire 1 ^$ \HEX4[5]~output_o\ $end
$var wire 1 _$ \HEX4[6]~output_o\ $end
$var wire 1 `$ \HEX5[0]~output_o\ $end
$var wire 1 a$ \HEX5[1]~output_o\ $end
$var wire 1 b$ \HEX5[2]~output_o\ $end
$var wire 1 c$ \HEX5[3]~output_o\ $end
$var wire 1 d$ \HEX5[4]~output_o\ $end
$var wire 1 e$ \HEX5[5]~output_o\ $end
$var wire 1 f$ \HEX5[6]~output_o\ $end
$var wire 1 g$ \WRTE~output_o\ $end
$var wire 1 h$ \HABILITAREGHEX~output_o\ $end
$var wire 1 i$ \DECODEREND[0]~output_o\ $end
$var wire 1 j$ \DECODEREND[1]~output_o\ $end
$var wire 1 k$ \DECODEREND[2]~output_o\ $end
$var wire 1 l$ \DECODEREND[3]~output_o\ $end
$var wire 1 m$ \DECODEREND[4]~output_o\ $end
$var wire 1 n$ \DECODEREND[5]~output_o\ $end
$var wire 1 o$ \DECODEREND[6]~output_o\ $end
$var wire 1 p$ \DECODEREND[7]~output_o\ $end
$var wire 1 q$ \DECODERBLOC[0]~output_o\ $end
$var wire 1 r$ \DECODERBLOC[1]~output_o\ $end
$var wire 1 s$ \DECODERBLOC[2]~output_o\ $end
$var wire 1 t$ \DECODERBLOC[3]~output_o\ $end
$var wire 1 u$ \DECODERBLOC[4]~output_o\ $end
$var wire 1 v$ \DECODERBLOC[5]~output_o\ $end
$var wire 1 w$ \DECODERBLOC[6]~output_o\ $end
$var wire 1 x$ \DECODERBLOC[7]~output_o\ $end
$var wire 1 y$ \SAIDA_DEBOUNCE~output_o\ $end
$var wire 1 z$ \BarramentoDadosOUT[0]~output_o\ $end
$var wire 1 {$ \BarramentoDadosOUT[1]~output_o\ $end
$var wire 1 |$ \BarramentoDadosOUT[2]~output_o\ $end
$var wire 1 }$ \BarramentoDadosOUT[3]~output_o\ $end
$var wire 1 ~$ \BarramentoDadosOUT[4]~output_o\ $end
$var wire 1 !% \BarramentoDadosOUT[5]~output_o\ $end
$var wire 1 "% \BarramentoDadosOUT[6]~output_o\ $end
$var wire 1 #% \BarramentoDadosOUT[7]~output_o\ $end
$var wire 1 $% \RESET_KEY~output_o\ $end
$var wire 1 %% \ENTRADAA_ULA[0]~output_o\ $end
$var wire 1 &% \ENTRADAA_ULA[1]~output_o\ $end
$var wire 1 '% \ENTRADAA_ULA[2]~output_o\ $end
$var wire 1 (% \ENTRADAA_ULA[3]~output_o\ $end
$var wire 1 )% \ENTRADAA_ULA[4]~output_o\ $end
$var wire 1 *% \ENTRADAA_ULA[5]~output_o\ $end
$var wire 1 +% \ENTRADAA_ULA[6]~output_o\ $end
$var wire 1 ,% \ENTRADAA_ULA[7]~output_o\ $end
$var wire 1 -% \ENTRADAB_ULA[0]~output_o\ $end
$var wire 1 .% \ENTRADAB_ULA[1]~output_o\ $end
$var wire 1 /% \ENTRADAB_ULA[2]~output_o\ $end
$var wire 1 0% \ENTRADAB_ULA[3]~output_o\ $end
$var wire 1 1% \ENTRADAB_ULA[4]~output_o\ $end
$var wire 1 2% \ENTRADAB_ULA[5]~output_o\ $end
$var wire 1 3% \ENTRADAB_ULA[6]~output_o\ $end
$var wire 1 4% \ENTRADAB_ULA[7]~output_o\ $end
$var wire 1 5% \OUT_ULA[0]~output_o\ $end
$var wire 1 6% \OUT_ULA[1]~output_o\ $end
$var wire 1 7% \OUT_ULA[2]~output_o\ $end
$var wire 1 8% \OUT_ULA[3]~output_o\ $end
$var wire 1 9% \OUT_ULA[4]~output_o\ $end
$var wire 1 :% \OUT_ULA[5]~output_o\ $end
$var wire 1 ;% \OUT_ULA[6]~output_o\ $end
$var wire 1 <% \OUT_ULA[7]~output_o\ $end
$var wire 1 =% \SELETOR_ULA[0]~output_o\ $end
$var wire 1 >% \SELETOR_ULA[1]~output_o\ $end
$var wire 1 ?% \CLOCK_50~input_o\ $end
$var wire 1 @% \ROM|memROM~41_combout\ $end
$var wire 1 A% \ROM|memROM~43_combout\ $end
$var wire 1 B% \ROM|memROM~42_combout\ $end
$var wire 1 C% \ROM|memROM~75_combout\ $end
$var wire 1 D% \ROM|memROM~44_combout\ $end
$var wire 1 E% \ROM|memROM~51_combout\ $end
$var wire 1 F% \ROM|memROM~52_combout\ $end
$var wire 1 G% \ROM|memROM~53_combout\ $end
$var wire 1 H% \ROM|memROM~54_combout\ $end
$var wire 1 I% \ROM|memROM~55_combout\ $end
$var wire 1 J% \ROM|memROM~56_combout\ $end
$var wire 1 K% \ROM|memROM~57_combout\ $end
$var wire 1 L% \ROM|memROM~58_combout\ $end
$var wire 1 M% \ROM|memROM~59_combout\ $end
$var wire 1 N% \ROM|memROM~60_combout\ $end
$var wire 1 O% \ROM|memROM~61_combout\ $end
$var wire 1 P% \ROM|memROM~62_combout\ $end
$var wire 1 Q% \ROM|memROM~63_combout\ $end
$var wire 1 R% \ROM|memROM~64_combout\ $end
$var wire 1 S% \ROM|memROM~65_combout\ $end
$var wire 1 T% \ROM|memROM~66_combout\ $end
$var wire 1 U% \ROM|memROM~67_combout\ $end
$var wire 1 V% \ROM|memROM~68_combout\ $end
$var wire 1 W% \CPU|Decoder|Equal7~2_combout\ $end
$var wire 1 X% \CPU|Decoder|Equal7~1_combout\ $end
$var wire 1 Y% \Decoder2|Mux7~0_combout\ $end
$var wire 1 Z% \Decoder1|Mux7~0_combout\ $end
$var wire 1 [% \HabilitaSW~combout\ $end
$var wire 1 \% \BUF3STATE_KEY0|saida[1]~14_combout\ $end
$var wire 1 ]% \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 ^% \Decoder2|Mux7~3_combout\ $end
$var wire 1 _% \KEY[3]~input_o\ $end
$var wire 1 `% \BUF3STATE_KEY3|saida[0]~0_combout\ $end
$var wire 1 a% \Decoder2|Mux7~4_combout\ $end
$var wire 1 b% \KEY_RST~input_o\ $end
$var wire 1 c% \BUF3STATE_KEY_RST|saida[0]~0_combout\ $end
$var wire 1 d% \Decoder2|Mux7~2_combout\ $end
$var wire 1 e% \KEY[2]~input_o\ $end
$var wire 1 f% \SW[9]~input_o\ $end
$var wire 1 g% \RAM|dado_out[0]~3_combout\ $end
$var wire 1 h% \KEY[0]~input_o\ $end
$var wire 1 i% \detectorSub0|saidaQ~0_combout\ $end
$var wire 1 j% \detectorSub0|saidaQ~q\ $end
$var wire 1 k% \detectorSub0|saida~combout\ $end
$var wire 1 l% \Decoder1|Mux7~7_combout\ $end
$var wire 1 m% \RST_KEY0~0_combout\ $end
$var wire 1 n% \RST_KEY0~combout\ $end
$var wire 1 o% \DEBOUNCE_KEY0|saida~q\ $end
$var wire 1 p% \SW[0]~input_o\ $end
$var wire 1 q% \RAM|dado_out[0]~4_combout\ $end
$var wire 1 r% \Decoder2|Mux7~1_combout\ $end
$var wire 1 s% \KEY[1]~input_o\ $end
$var wire 1 t% \detectorSub1|saidaQ~0_combout\ $end
$var wire 1 u% \detectorSub1|saidaQ~q\ $end
$var wire 1 v% \detectorSub1|saida~combout\ $end
$var wire 1 w% \RST_KEY1~combout\ $end
$var wire 1 x% \DEBOUNCE_KEY1|saida~q\ $end
$var wire 1 y% \SW[8]~input_o\ $end
$var wire 1 z% \RAM|dado_out[0]~5_combout\ $end
$var wire 1 {% \RAM|dado_out[0]~6_combout\ $end
$var wire 1 |% \RAM|dado_out[0]~7_combout\ $end
$var wire 1 }% \CPU|MUX2x1|saida_MUX[0]~0_combout\ $end
$var wire 1 ~% \CPU|Decoder|output[3]~1_combout\ $end
$var wire 1 !& \CPU|Decoder|output[4]~2_combout\ $end
$var wire 1 "& \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 #& \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 $& \CPU|ULA1|saida[0]~8_combout\ $end
$var wire 1 %& \CPU|ULA1|Equal1~0_combout\ $end
$var wire 1 && \CPU|Decoder|output[5]~3_combout\ $end
$var wire 1 '& \ROM|memROM~69_combout\ $end
$var wire 1 (& \ROM|memROM~70_combout\ $end
$var wire 1 )& \ROM|memROM~71_combout\ $end
$var wire 1 *& \ROM|memROM~72_combout\ $end
$var wire 1 +& \ROM|memROM~73_combout\ $end
$var wire 1 ,& \CPU|Decoder|Equal7~0_combout\ $end
$var wire 1 -& \Decoder1|Mux7~1_combout\ $end
$var wire 1 .& \RAM|ram~695_combout\ $end
$var wire 1 /& \RAM|ram~696_combout\ $end
$var wire 1 0& \RAM|ram~15_q\ $end
$var wire 1 1& \RAM|ram~697_combout\ $end
$var wire 1 2& \RAM|ram~698_combout\ $end
$var wire 1 3& \RAM|ram~79_q\ $end
$var wire 1 4& \RAM|ram~699_combout\ $end
$var wire 1 5& \RAM|ram~700_combout\ $end
$var wire 1 6& \RAM|ram~47_q\ $end
$var wire 1 7& \RAM|ram~701_combout\ $end
$var wire 1 8& \RAM|ram~702_combout\ $end
$var wire 1 9& \RAM|ram~111_q\ $end
$var wire 1 :& \RAM|ram~527_combout\ $end
$var wire 1 ;& \RAM|ram~703_combout\ $end
$var wire 1 <& \RAM|ram~704_combout\ $end
$var wire 1 =& \RAM|ram~23_q\ $end
$var wire 1 >& \RAM|ram~705_combout\ $end
$var wire 1 ?& \RAM|ram~706_combout\ $end
$var wire 1 @& \RAM|ram~87_q\ $end
$var wire 1 A& \RAM|ram~707_combout\ $end
$var wire 1 B& \RAM|ram~708_combout\ $end
$var wire 1 C& \RAM|ram~55_q\ $end
$var wire 1 D& \RAM|ram~709_combout\ $end
$var wire 1 E& \RAM|ram~710_combout\ $end
$var wire 1 F& \RAM|ram~119_q\ $end
$var wire 1 G& \RAM|ram~528_combout\ $end
$var wire 1 H& \RAM|ram~711_combout\ $end
$var wire 1 I& \RAM|ram~712_combout\ $end
$var wire 1 J& \RAM|ram~143_q\ $end
$var wire 1 K& \RAM|ram~713_combout\ $end
$var wire 1 L& \RAM|ram~714_combout\ $end
$var wire 1 M& \RAM|ram~207_q\ $end
$var wire 1 N& \RAM|ram~715_combout\ $end
$var wire 1 O& \RAM|ram~716_combout\ $end
$var wire 1 P& \RAM|ram~175_q\ $end
$var wire 1 Q& \RAM|ram~717_combout\ $end
$var wire 1 R& \RAM|ram~718_combout\ $end
$var wire 1 S& \RAM|ram~239_q\ $end
$var wire 1 T& \RAM|ram~529_combout\ $end
$var wire 1 U& \RAM|ram~719_combout\ $end
$var wire 1 V& \RAM|ram~720_combout\ $end
$var wire 1 W& \RAM|ram~151_q\ $end
$var wire 1 X& \RAM|ram~721_combout\ $end
$var wire 1 Y& \RAM|ram~722_combout\ $end
$var wire 1 Z& \RAM|ram~215_q\ $end
$var wire 1 [& \RAM|ram~723_combout\ $end
$var wire 1 \& \RAM|ram~724_combout\ $end
$var wire 1 ]& \RAM|ram~183_q\ $end
$var wire 1 ^& \RAM|ram~725_combout\ $end
$var wire 1 _& \RAM|ram~726_combout\ $end
$var wire 1 `& \RAM|ram~247_q\ $end
$var wire 1 a& \RAM|ram~530_combout\ $end
$var wire 1 b& \RAM|ram~531_combout\ $end
$var wire 1 c& \RAM|ram~727_combout\ $end
$var wire 1 d& \RAM|ram~728_combout\ $end
$var wire 1 e& \RAM|ram~31_q\ $end
$var wire 1 f& \RAM|ram~729_combout\ $end
$var wire 1 g& \RAM|ram~730_combout\ $end
$var wire 1 h& \RAM|ram~39_q\ $end
$var wire 1 i& \RAM|ram~731_combout\ $end
$var wire 1 j& \RAM|ram~732_combout\ $end
$var wire 1 k& \RAM|ram~159_q\ $end
$var wire 1 l& \RAM|ram~733_combout\ $end
$var wire 1 m& \RAM|ram~734_combout\ $end
$var wire 1 n& \RAM|ram~167_q\ $end
$var wire 1 o& \RAM|ram~532_combout\ $end
$var wire 1 p& \RAM|ram~735_combout\ $end
$var wire 1 q& \RAM|ram~736_combout\ $end
$var wire 1 r& \RAM|ram~95_q\ $end
$var wire 1 s& \RAM|ram~737_combout\ $end
$var wire 1 t& \RAM|ram~738_combout\ $end
$var wire 1 u& \RAM|ram~103_q\ $end
$var wire 1 v& \RAM|ram~739_combout\ $end
$var wire 1 w& \RAM|ram~740_combout\ $end
$var wire 1 x& \RAM|ram~223_q\ $end
$var wire 1 y& \RAM|ram~741_combout\ $end
$var wire 1 z& \RAM|ram~742_combout\ $end
$var wire 1 {& \RAM|ram~231_q\ $end
$var wire 1 |& \RAM|ram~533_combout\ $end
$var wire 1 }& \RAM|ram~743_combout\ $end
$var wire 1 ~& \RAM|ram~744_combout\ $end
$var wire 1 !' \RAM|ram~63_q\ $end
$var wire 1 "' \RAM|ram~745_combout\ $end
$var wire 1 #' \RAM|ram~746_combout\ $end
$var wire 1 $' \RAM|ram~71_q\ $end
$var wire 1 %' \RAM|ram~747_combout\ $end
$var wire 1 &' \RAM|ram~748_combout\ $end
$var wire 1 '' \RAM|ram~191_q\ $end
$var wire 1 (' \RAM|ram~749_combout\ $end
$var wire 1 )' \RAM|ram~750_combout\ $end
$var wire 1 *' \RAM|ram~199_q\ $end
$var wire 1 +' \RAM|ram~534_combout\ $end
$var wire 1 ,' \RAM|ram~751_combout\ $end
$var wire 1 -' \RAM|ram~752_combout\ $end
$var wire 1 .' \RAM|ram~127_q\ $end
$var wire 1 /' \RAM|ram~753_combout\ $end
$var wire 1 0' \RAM|ram~754_combout\ $end
$var wire 1 1' \RAM|ram~135_q\ $end
$var wire 1 2' \RAM|ram~755_combout\ $end
$var wire 1 3' \RAM|ram~756_combout\ $end
$var wire 1 4' \RAM|ram~255_q\ $end
$var wire 1 5' \RAM|ram~757_combout\ $end
$var wire 1 6' \RAM|ram~758_combout\ $end
$var wire 1 7' \RAM|ram~263_q\ $end
$var wire 1 8' \RAM|ram~535_combout\ $end
$var wire 1 9' \RAM|ram~536_combout\ $end
$var wire 1 :' \RAM|ram~759_combout\ $end
$var wire 1 ;' \RAM|ram~760_combout\ $end
$var wire 1 <' \RAM|ram~271_q\ $end
$var wire 1 =' \RAM|ram~761_combout\ $end
$var wire 1 >' \RAM|ram~762_combout\ $end
$var wire 1 ?' \RAM|ram~335_q\ $end
$var wire 1 @' \RAM|ram~763_combout\ $end
$var wire 1 A' \RAM|ram~764_combout\ $end
$var wire 1 B' \RAM|ram~303_q\ $end
$var wire 1 C' \RAM|ram~765_combout\ $end
$var wire 1 D' \RAM|ram~766_combout\ $end
$var wire 1 E' \RAM|ram~367_q\ $end
$var wire 1 F' \RAM|ram~537_combout\ $end
$var wire 1 G' \RAM|ram~767_combout\ $end
$var wire 1 H' \RAM|ram~768_combout\ $end
$var wire 1 I' \RAM|ram~279_q\ $end
$var wire 1 J' \RAM|ram~769_combout\ $end
$var wire 1 K' \RAM|ram~770_combout\ $end
$var wire 1 L' \RAM|ram~343_q\ $end
$var wire 1 M' \RAM|ram~771_combout\ $end
$var wire 1 N' \RAM|ram~772_combout\ $end
$var wire 1 O' \RAM|ram~311_q\ $end
$var wire 1 P' \RAM|ram~773_combout\ $end
$var wire 1 Q' \RAM|ram~774_combout\ $end
$var wire 1 R' \RAM|ram~375_q\ $end
$var wire 1 S' \RAM|ram~538_combout\ $end
$var wire 1 T' \RAM|ram~775_combout\ $end
$var wire 1 U' \RAM|ram~776_combout\ $end
$var wire 1 V' \RAM|ram~399_q\ $end
$var wire 1 W' \RAM|ram~777_combout\ $end
$var wire 1 X' \RAM|ram~778_combout\ $end
$var wire 1 Y' \RAM|ram~463_q\ $end
$var wire 1 Z' \RAM|ram~779_combout\ $end
$var wire 1 [' \RAM|ram~780_combout\ $end
$var wire 1 \' \RAM|ram~431_q\ $end
$var wire 1 ]' \RAM|ram~781_combout\ $end
$var wire 1 ^' \RAM|ram~782_combout\ $end
$var wire 1 _' \RAM|ram~495_q\ $end
$var wire 1 `' \RAM|ram~539_combout\ $end
$var wire 1 a' \RAM|ram~783_combout\ $end
$var wire 1 b' \RAM|ram~784_combout\ $end
$var wire 1 c' \RAM|ram~407_q\ $end
$var wire 1 d' \RAM|ram~785_combout\ $end
$var wire 1 e' \RAM|ram~786_combout\ $end
$var wire 1 f' \RAM|ram~471_q\ $end
$var wire 1 g' \RAM|ram~787_combout\ $end
$var wire 1 h' \RAM|ram~788_combout\ $end
$var wire 1 i' \RAM|ram~439_q\ $end
$var wire 1 j' \RAM|ram~789_combout\ $end
$var wire 1 k' \RAM|ram~790_combout\ $end
$var wire 1 l' \RAM|ram~503_q\ $end
$var wire 1 m' \RAM|ram~540_combout\ $end
$var wire 1 n' \RAM|ram~541_combout\ $end
$var wire 1 o' \RAM|ram~791_combout\ $end
$var wire 1 p' \RAM|ram~792_combout\ $end
$var wire 1 q' \RAM|ram~287_q\ $end
$var wire 1 r' \RAM|ram~793_combout\ $end
$var wire 1 s' \RAM|ram~794_combout\ $end
$var wire 1 t' \RAM|ram~295_q\ $end
$var wire 1 u' \RAM|ram~795_combout\ $end
$var wire 1 v' \RAM|ram~796_combout\ $end
$var wire 1 w' \RAM|ram~415_q\ $end
$var wire 1 x' \RAM|ram~797_combout\ $end
$var wire 1 y' \RAM|ram~798_combout\ $end
$var wire 1 z' \RAM|ram~423_q\ $end
$var wire 1 {' \RAM|ram~542_combout\ $end
$var wire 1 |' \RAM|ram~799_combout\ $end
$var wire 1 }' \RAM|ram~800_combout\ $end
$var wire 1 ~' \RAM|ram~351_q\ $end
$var wire 1 !( \RAM|ram~801_combout\ $end
$var wire 1 "( \RAM|ram~802_combout\ $end
$var wire 1 #( \RAM|ram~359_q\ $end
$var wire 1 $( \RAM|ram~803_combout\ $end
$var wire 1 %( \RAM|ram~804_combout\ $end
$var wire 1 &( \RAM|ram~479_q\ $end
$var wire 1 '( \RAM|ram~805_combout\ $end
$var wire 1 (( \RAM|ram~806_combout\ $end
$var wire 1 )( \RAM|ram~487_q\ $end
$var wire 1 *( \RAM|ram~543_combout\ $end
$var wire 1 +( \RAM|ram~807_combout\ $end
$var wire 1 ,( \RAM|ram~808_combout\ $end
$var wire 1 -( \RAM|ram~319_q\ $end
$var wire 1 .( \RAM|ram~809_combout\ $end
$var wire 1 /( \RAM|ram~810_combout\ $end
$var wire 1 0( \RAM|ram~327_q\ $end
$var wire 1 1( \RAM|ram~811_combout\ $end
$var wire 1 2( \RAM|ram~812_combout\ $end
$var wire 1 3( \RAM|ram~447_q\ $end
$var wire 1 4( \RAM|ram~813_combout\ $end
$var wire 1 5( \RAM|ram~814_combout\ $end
$var wire 1 6( \RAM|ram~455_q\ $end
$var wire 1 7( \RAM|ram~544_combout\ $end
$var wire 1 8( \RAM|ram~815_combout\ $end
$var wire 1 9( \RAM|ram~816_combout\ $end
$var wire 1 :( \RAM|ram~383_q\ $end
$var wire 1 ;( \RAM|ram~817_combout\ $end
$var wire 1 <( \RAM|ram~818_combout\ $end
$var wire 1 =( \RAM|ram~391_q\ $end
$var wire 1 >( \RAM|ram~819_combout\ $end
$var wire 1 ?( \RAM|ram~820_combout\ $end
$var wire 1 @( \RAM|ram~511_q\ $end
$var wire 1 A( \RAM|ram~821_combout\ $end
$var wire 1 B( \RAM|ram~822_combout\ $end
$var wire 1 C( \RAM|ram~519_q\ $end
$var wire 1 D( \RAM|ram~545_combout\ $end
$var wire 1 E( \RAM|ram~546_combout\ $end
$var wire 1 F( \RAM|ram~547_combout\ $end
$var wire 1 G( \HabilitaKEY0~combout\ $end
$var wire 1 H( \BUF3STATE_SW|saida[0]~0_combout\ $end
$var wire 1 I( \RAM|dado_out[0]~10_combout\ $end
$var wire 1 J( \RAM|dado_out[0]~11_combout\ $end
$var wire 1 K( \CPU|ULA1|Add0~2\ $end
$var wire 1 L( \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 M( \SW[1]~input_o\ $end
$var wire 1 N( \CPU|MUX2x1|saida_MUX[1]~25_combout\ $end
$var wire 1 O( \CPU|ULA1|Add1~2\ $end
$var wire 1 P( \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 Q( \CPU|ULA1|saida[1]~9_combout\ $end
$var wire 1 R( \RAM|ram~16_q\ $end
$var wire 1 S( \RAM|ram~80_q\ $end
$var wire 1 T( \RAM|ram~32_q\ $end
$var wire 1 U( \RAM|ram~96_q\ $end
$var wire 1 V( \RAM|ram~548_combout\ $end
$var wire 1 W( \RAM|ram~24_q\ $end
$var wire 1 X( \RAM|ram~88_q\ $end
$var wire 1 Y( \RAM|ram~40_q\ $end
$var wire 1 Z( \RAM|ram~104_q\ $end
$var wire 1 [( \RAM|ram~549_combout\ $end
$var wire 1 \( \RAM|ram~144_q\ $end
$var wire 1 ]( \RAM|ram~208_q\ $end
$var wire 1 ^( \RAM|ram~160_q\ $end
$var wire 1 _( \RAM|ram~224_q\ $end
$var wire 1 `( \RAM|ram~550_combout\ $end
$var wire 1 a( \RAM|ram~152_q\ $end
$var wire 1 b( \RAM|ram~216_q\ $end
$var wire 1 c( \RAM|ram~168_q\ $end
$var wire 1 d( \RAM|ram~232_q\ $end
$var wire 1 e( \RAM|ram~551_combout\ $end
$var wire 1 f( \RAM|ram~552_combout\ $end
$var wire 1 g( \RAM|ram~272_q\ $end
$var wire 1 h( \RAM|ram~288_q\ $end
$var wire 1 i( \RAM|ram~400_q\ $end
$var wire 1 j( \RAM|ram~416_q\ $end
$var wire 1 k( \RAM|ram~553_combout\ $end
$var wire 1 l( \RAM|ram~280_q\ $end
$var wire 1 m( \RAM|ram~296_q\ $end
$var wire 1 n( \RAM|ram~408_q\ $end
$var wire 1 o( \RAM|ram~424_q\ $end
$var wire 1 p( \RAM|ram~554_combout\ $end
$var wire 1 q( \RAM|ram~336_q\ $end
$var wire 1 r( \RAM|ram~352_q\ $end
$var wire 1 s( \RAM|ram~464_q\ $end
$var wire 1 t( \RAM|ram~480_q\ $end
$var wire 1 u( \RAM|ram~555_combout\ $end
$var wire 1 v( \RAM|ram~344_q\ $end
$var wire 1 w( \RAM|ram~360_q\ $end
$var wire 1 x( \RAM|ram~472_q\ $end
$var wire 1 y( \RAM|ram~488_q\ $end
$var wire 1 z( \RAM|ram~556_combout\ $end
$var wire 1 {( \RAM|ram~557_combout\ $end
$var wire 1 |( \RAM|ram~48_q\ $end
$var wire 1 }( \RAM|ram~56_q\ $end
$var wire 1 ~( \RAM|ram~64_q\ $end
$var wire 1 !) \RAM|ram~72_q\ $end
$var wire 1 ") \RAM|ram~558_combout\ $end
$var wire 1 #) \RAM|ram~112_q\ $end
$var wire 1 $) \RAM|ram~120_q\ $end
$var wire 1 %) \RAM|ram~128_q\ $end
$var wire 1 &) \RAM|ram~136_q\ $end
$var wire 1 ') \RAM|ram~559_combout\ $end
$var wire 1 () \RAM|ram~176_q\ $end
$var wire 1 )) \RAM|ram~184_q\ $end
$var wire 1 *) \RAM|ram~192_q\ $end
$var wire 1 +) \RAM|ram~200_q\ $end
$var wire 1 ,) \RAM|ram~560_combout\ $end
$var wire 1 -) \RAM|ram~240_q\ $end
$var wire 1 .) \RAM|ram~248_q\ $end
$var wire 1 /) \RAM|ram~256_q\ $end
$var wire 1 0) \RAM|ram~264_q\ $end
$var wire 1 1) \RAM|ram~561_combout\ $end
$var wire 1 2) \RAM|ram~562_combout\ $end
$var wire 1 3) \RAM|ram~304_q\ $end
$var wire 1 4) \RAM|ram~368_q\ $end
$var wire 1 5) \RAM|ram~320_q\ $end
$var wire 1 6) \RAM|ram~384_q\ $end
$var wire 1 7) \RAM|ram~563_combout\ $end
$var wire 1 8) \RAM|ram~312_q\ $end
$var wire 1 9) \RAM|ram~376_q\ $end
$var wire 1 :) \RAM|ram~328_q\ $end
$var wire 1 ;) \RAM|ram~392_q\ $end
$var wire 1 <) \RAM|ram~564_combout\ $end
$var wire 1 =) \RAM|ram~432_q\ $end
$var wire 1 >) \RAM|ram~496_q\ $end
$var wire 1 ?) \RAM|ram~448_q\ $end
$var wire 1 @) \RAM|ram~512_q\ $end
$var wire 1 A) \RAM|ram~565_combout\ $end
$var wire 1 B) \RAM|ram~440_q\ $end
$var wire 1 C) \RAM|ram~504_q\ $end
$var wire 1 D) \RAM|ram~456_q\ $end
$var wire 1 E) \RAM|ram~520_q\ $end
$var wire 1 F) \RAM|ram~566_combout\ $end
$var wire 1 G) \RAM|ram~567_combout\ $end
$var wire 1 H) \RAM|ram~568_combout\ $end
$var wire 1 I) \BUF3STATE_KEY0|saida[1]~15_combout\ $end
$var wire 1 J) \CPU|ULA1|Add0~6\ $end
$var wire 1 K) \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 L) \SW[2]~input_o\ $end
$var wire 1 M) \CPU|MUX2x1|saida_MUX[2]~21_combout\ $end
$var wire 1 N) \CPU|ULA1|Add1~6\ $end
$var wire 1 O) \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 P) \CPU|ULA1|saida[2]~10_combout\ $end
$var wire 1 Q) \RAM|ram~17_q\ $end
$var wire 1 R) \RAM|ram~49_q\ $end
$var wire 1 S) \RAM|ram~33_q\ $end
$var wire 1 T) \RAM|ram~65_q\ $end
$var wire 1 U) \RAM|ram~569_combout\ $end
$var wire 1 V) \RAM|ram~81_q\ $end
$var wire 1 W) \RAM|ram~113_q\ $end
$var wire 1 X) \RAM|ram~97_q\ $end
$var wire 1 Y) \RAM|ram~129_q\ $end
$var wire 1 Z) \RAM|ram~570_combout\ $end
$var wire 1 [) \RAM|ram~145_q\ $end
$var wire 1 \) \RAM|ram~177_q\ $end
$var wire 1 ]) \RAM|ram~161_q\ $end
$var wire 1 ^) \RAM|ram~193_q\ $end
$var wire 1 _) \RAM|ram~571_combout\ $end
$var wire 1 `) \RAM|ram~209_q\ $end
$var wire 1 a) \RAM|ram~241_q\ $end
$var wire 1 b) \RAM|ram~225_q\ $end
$var wire 1 c) \RAM|ram~257_q\ $end
$var wire 1 d) \RAM|ram~572_combout\ $end
$var wire 1 e) \RAM|ram~573_combout\ $end
$var wire 1 f) \RAM|ram~273_q\ $end
$var wire 1 g) \RAM|ram~337_q\ $end
$var wire 1 h) \RAM|ram~305_q\ $end
$var wire 1 i) \RAM|ram~369_q\ $end
$var wire 1 j) \RAM|ram~574_combout\ $end
$var wire 1 k) \RAM|ram~289_q\ $end
$var wire 1 l) \RAM|ram~353_q\ $end
$var wire 1 m) \RAM|ram~321_q\ $end
$var wire 1 n) \RAM|ram~385_q\ $end
$var wire 1 o) \RAM|ram~575_combout\ $end
$var wire 1 p) \RAM|ram~401_q\ $end
$var wire 1 q) \RAM|ram~465_q\ $end
$var wire 1 r) \RAM|ram~433_q\ $end
$var wire 1 s) \RAM|ram~497_q\ $end
$var wire 1 t) \RAM|ram~576_combout\ $end
$var wire 1 u) \RAM|ram~417_q\ $end
$var wire 1 v) \RAM|ram~481_q\ $end
$var wire 1 w) \RAM|ram~449_q\ $end
$var wire 1 x) \RAM|ram~513_q\ $end
$var wire 1 y) \RAM|ram~577_combout\ $end
$var wire 1 z) \RAM|ram~578_combout\ $end
$var wire 1 {) \RAM|ram~25_q\ $end
$var wire 1 |) \RAM|ram~57_q\ $end
$var wire 1 }) \RAM|ram~153_q\ $end
$var wire 1 ~) \RAM|ram~185_q\ $end
$var wire 1 !* \RAM|ram~579_combout\ $end
$var wire 1 "* \RAM|ram~89_q\ $end
$var wire 1 #* \RAM|ram~121_q\ $end
$var wire 1 $* \RAM|ram~217_q\ $end
$var wire 1 %* \RAM|ram~249_q\ $end
$var wire 1 &* \RAM|ram~580_combout\ $end
$var wire 1 '* \RAM|ram~41_q\ $end
$var wire 1 (* \RAM|ram~73_q\ $end
$var wire 1 )* \RAM|ram~169_q\ $end
$var wire 1 ** \RAM|ram~201_q\ $end
$var wire 1 +* \RAM|ram~581_combout\ $end
$var wire 1 ,* \RAM|ram~105_q\ $end
$var wire 1 -* \RAM|ram~137_q\ $end
$var wire 1 .* \RAM|ram~233_q\ $end
$var wire 1 /* \RAM|ram~265_q\ $end
$var wire 1 0* \RAM|ram~582_combout\ $end
$var wire 1 1* \RAM|ram~583_combout\ $end
$var wire 1 2* \RAM|ram~281_q\ $end
$var wire 1 3* \RAM|ram~297_q\ $end
$var wire 1 4* \RAM|ram~313_q\ $end
$var wire 1 5* \RAM|ram~329_q\ $end
$var wire 1 6* \RAM|ram~584_combout\ $end
$var wire 1 7* \RAM|ram~345_q\ $end
$var wire 1 8* \RAM|ram~361_q\ $end
$var wire 1 9* \RAM|ram~377_q\ $end
$var wire 1 :* \RAM|ram~393_q\ $end
$var wire 1 ;* \RAM|ram~585_combout\ $end
$var wire 1 <* \RAM|ram~409_q\ $end
$var wire 1 =* \RAM|ram~425_q\ $end
$var wire 1 >* \RAM|ram~441_q\ $end
$var wire 1 ?* \RAM|ram~457_q\ $end
$var wire 1 @* \RAM|ram~586_combout\ $end
$var wire 1 A* \RAM|ram~473_q\ $end
$var wire 1 B* \RAM|ram~489_q\ $end
$var wire 1 C* \RAM|ram~505_q\ $end
$var wire 1 D* \RAM|ram~521_q\ $end
$var wire 1 E* \RAM|ram~587_combout\ $end
$var wire 1 F* \RAM|ram~588_combout\ $end
$var wire 1 G* \RAM|ram~589_combout\ $end
$var wire 1 H* \BUF3STATE_KEY0|saida[2]~16_combout\ $end
$var wire 1 I* \CPU|ULA1|Add0~10\ $end
$var wire 1 J* \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 K* \SW[3]~input_o\ $end
$var wire 1 L* \CPU|MUX2x1|saida_MUX[3]~17_combout\ $end
$var wire 1 M* \CPU|ULA1|Add1~10\ $end
$var wire 1 N* \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 O* \CPU|ULA1|saida[3]~11_combout\ $end
$var wire 1 P* \RAM|ram~18_q\ $end
$var wire 1 Q* \RAM|ram~26_q\ $end
$var wire 1 R* \RAM|ram~146_q\ $end
$var wire 1 S* \RAM|ram~154_q\ $end
$var wire 1 T* \RAM|ram~590_combout\ $end
$var wire 1 U* \RAM|ram~82_q\ $end
$var wire 1 V* \RAM|ram~90_q\ $end
$var wire 1 W* \RAM|ram~210_q\ $end
$var wire 1 X* \RAM|ram~218_q\ $end
$var wire 1 Y* \RAM|ram~591_combout\ $end
$var wire 1 Z* \RAM|ram~50_q\ $end
$var wire 1 [* \RAM|ram~58_q\ $end
$var wire 1 \* \RAM|ram~178_q\ $end
$var wire 1 ]* \RAM|ram~186_q\ $end
$var wire 1 ^* \RAM|ram~592_combout\ $end
$var wire 1 _* \RAM|ram~114_q\ $end
$var wire 1 `* \RAM|ram~122_q\ $end
$var wire 1 a* \RAM|ram~242_q\ $end
$var wire 1 b* \RAM|ram~250_q\ $end
$var wire 1 c* \RAM|ram~593_combout\ $end
$var wire 1 d* \RAM|ram~594_combout\ $end
$var wire 1 e* \RAM|ram~274_q\ $end
$var wire 1 f* \RAM|ram~282_q\ $end
$var wire 1 g* \RAM|ram~306_q\ $end
$var wire 1 h* \RAM|ram~314_q\ $end
$var wire 1 i* \RAM|ram~595_combout\ $end
$var wire 1 j* \RAM|ram~338_q\ $end
$var wire 1 k* \RAM|ram~346_q\ $end
$var wire 1 l* \RAM|ram~370_q\ $end
$var wire 1 m* \RAM|ram~378_q\ $end
$var wire 1 n* \RAM|ram~596_combout\ $end
$var wire 1 o* \RAM|ram~402_q\ $end
$var wire 1 p* \RAM|ram~410_q\ $end
$var wire 1 q* \RAM|ram~434_q\ $end
$var wire 1 r* \RAM|ram~442_q\ $end
$var wire 1 s* \RAM|ram~597_combout\ $end
$var wire 1 t* \RAM|ram~466_q\ $end
$var wire 1 u* \RAM|ram~474_q\ $end
$var wire 1 v* \RAM|ram~498_q\ $end
$var wire 1 w* \RAM|ram~506_q\ $end
$var wire 1 x* \RAM|ram~598_combout\ $end
$var wire 1 y* \RAM|ram~599_combout\ $end
$var wire 1 z* \RAM|ram~34_q\ $end
$var wire 1 {* \RAM|ram~42_q\ $end
$var wire 1 |* \RAM|ram~98_q\ $end
$var wire 1 }* \RAM|ram~106_q\ $end
$var wire 1 ~* \RAM|ram~600_combout\ $end
$var wire 1 !+ \RAM|ram~66_q\ $end
$var wire 1 "+ \RAM|ram~74_q\ $end
$var wire 1 #+ \RAM|ram~130_q\ $end
$var wire 1 $+ \RAM|ram~138_q\ $end
$var wire 1 %+ \RAM|ram~601_combout\ $end
$var wire 1 &+ \RAM|ram~162_q\ $end
$var wire 1 '+ \RAM|ram~170_q\ $end
$var wire 1 (+ \RAM|ram~226_q\ $end
$var wire 1 )+ \RAM|ram~234_q\ $end
$var wire 1 *+ \RAM|ram~602_combout\ $end
$var wire 1 ++ \RAM|ram~194_q\ $end
$var wire 1 ,+ \RAM|ram~202_q\ $end
$var wire 1 -+ \RAM|ram~258_q\ $end
$var wire 1 .+ \RAM|ram~266_q\ $end
$var wire 1 /+ \RAM|ram~603_combout\ $end
$var wire 1 0+ \RAM|ram~604_combout\ $end
$var wire 1 1+ \RAM|ram~290_q\ $end
$var wire 1 2+ \RAM|ram~298_q\ $end
$var wire 1 3+ \RAM|ram~418_q\ $end
$var wire 1 4+ \RAM|ram~426_q\ $end
$var wire 1 5+ \RAM|ram~605_combout\ $end
$var wire 1 6+ \RAM|ram~354_q\ $end
$var wire 1 7+ \RAM|ram~362_q\ $end
$var wire 1 8+ \RAM|ram~482_q\ $end
$var wire 1 9+ \RAM|ram~490_q\ $end
$var wire 1 :+ \RAM|ram~606_combout\ $end
$var wire 1 ;+ \RAM|ram~322_q\ $end
$var wire 1 <+ \RAM|ram~330_q\ $end
$var wire 1 =+ \RAM|ram~450_q\ $end
$var wire 1 >+ \RAM|ram~458_q\ $end
$var wire 1 ?+ \RAM|ram~607_combout\ $end
$var wire 1 @+ \RAM|ram~386_q\ $end
$var wire 1 A+ \RAM|ram~394_q\ $end
$var wire 1 B+ \RAM|ram~514_q\ $end
$var wire 1 C+ \RAM|ram~522_q\ $end
$var wire 1 D+ \RAM|ram~608_combout\ $end
$var wire 1 E+ \RAM|ram~609_combout\ $end
$var wire 1 F+ \RAM|ram~610_combout\ $end
$var wire 1 G+ \BUF3STATE_KEY0|saida[3]~17_combout\ $end
$var wire 1 H+ \CPU|ULA1|Add0~14\ $end
$var wire 1 I+ \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 J+ \SW[4]~input_o\ $end
$var wire 1 K+ \CPU|MUX2x1|saida_MUX[4]~13_combout\ $end
$var wire 1 L+ \CPU|ULA1|saida[4]~12_combout\ $end
$var wire 1 M+ \RAM|ram~19_q\ $end
$var wire 1 N+ \RAM|ram~83_q\ $end
$var wire 1 O+ \RAM|ram~35_q\ $end
$var wire 1 P+ \RAM|ram~99_q\ $end
$var wire 1 Q+ \RAM|ram~611_combout\ $end
$var wire 1 R+ \RAM|ram~27_q\ $end
$var wire 1 S+ \RAM|ram~91_q\ $end
$var wire 1 T+ \RAM|ram~43_q\ $end
$var wire 1 U+ \RAM|ram~107_q\ $end
$var wire 1 V+ \RAM|ram~612_combout\ $end
$var wire 1 W+ \RAM|ram~147_q\ $end
$var wire 1 X+ \RAM|ram~211_q\ $end
$var wire 1 Y+ \RAM|ram~163_q\ $end
$var wire 1 Z+ \RAM|ram~227_q\ $end
$var wire 1 [+ \RAM|ram~613_combout\ $end
$var wire 1 \+ \RAM|ram~155_q\ $end
$var wire 1 ]+ \RAM|ram~219_q\ $end
$var wire 1 ^+ \RAM|ram~171_q\ $end
$var wire 1 _+ \RAM|ram~235_q\ $end
$var wire 1 `+ \RAM|ram~614_combout\ $end
$var wire 1 a+ \RAM|ram~615_combout\ $end
$var wire 1 b+ \RAM|ram~275_q\ $end
$var wire 1 c+ \RAM|ram~291_q\ $end
$var wire 1 d+ \RAM|ram~403_q\ $end
$var wire 1 e+ \RAM|ram~419_q\ $end
$var wire 1 f+ \RAM|ram~616_combout\ $end
$var wire 1 g+ \RAM|ram~283_q\ $end
$var wire 1 h+ \RAM|ram~299_q\ $end
$var wire 1 i+ \RAM|ram~411_q\ $end
$var wire 1 j+ \RAM|ram~427_q\ $end
$var wire 1 k+ \RAM|ram~617_combout\ $end
$var wire 1 l+ \RAM|ram~339_q\ $end
$var wire 1 m+ \RAM|ram~355_q\ $end
$var wire 1 n+ \RAM|ram~467_q\ $end
$var wire 1 o+ \RAM|ram~483_q\ $end
$var wire 1 p+ \RAM|ram~618_combout\ $end
$var wire 1 q+ \RAM|ram~347_q\ $end
$var wire 1 r+ \RAM|ram~363_q\ $end
$var wire 1 s+ \RAM|ram~475_q\ $end
$var wire 1 t+ \RAM|ram~491_q\ $end
$var wire 1 u+ \RAM|ram~619_combout\ $end
$var wire 1 v+ \RAM|ram~620_combout\ $end
$var wire 1 w+ \RAM|ram~51_q\ $end
$var wire 1 x+ \RAM|ram~59_q\ $end
$var wire 1 y+ \RAM|ram~67_q\ $end
$var wire 1 z+ \RAM|ram~75_q\ $end
$var wire 1 {+ \RAM|ram~621_combout\ $end
$var wire 1 |+ \RAM|ram~115_q\ $end
$var wire 1 }+ \RAM|ram~123_q\ $end
$var wire 1 ~+ \RAM|ram~131_q\ $end
$var wire 1 !, \RAM|ram~139_q\ $end
$var wire 1 ", \RAM|ram~622_combout\ $end
$var wire 1 #, \RAM|ram~179_q\ $end
$var wire 1 $, \RAM|ram~187_q\ $end
$var wire 1 %, \RAM|ram~195_q\ $end
$var wire 1 &, \RAM|ram~203_q\ $end
$var wire 1 ', \RAM|ram~623_combout\ $end
$var wire 1 (, \RAM|ram~243_q\ $end
$var wire 1 ), \RAM|ram~251_q\ $end
$var wire 1 *, \RAM|ram~259_q\ $end
$var wire 1 +, \RAM|ram~267_q\ $end
$var wire 1 ,, \RAM|ram~624_combout\ $end
$var wire 1 -, \RAM|ram~625_combout\ $end
$var wire 1 ., \RAM|ram~307_q\ $end
$var wire 1 /, \RAM|ram~371_q\ $end
$var wire 1 0, \RAM|ram~323_q\ $end
$var wire 1 1, \RAM|ram~387_q\ $end
$var wire 1 2, \RAM|ram~626_combout\ $end
$var wire 1 3, \RAM|ram~315_q\ $end
$var wire 1 4, \RAM|ram~379_q\ $end
$var wire 1 5, \RAM|ram~331_q\ $end
$var wire 1 6, \RAM|ram~395_q\ $end
$var wire 1 7, \RAM|ram~627_combout\ $end
$var wire 1 8, \RAM|ram~435_q\ $end
$var wire 1 9, \RAM|ram~499_q\ $end
$var wire 1 :, \RAM|ram~451_q\ $end
$var wire 1 ;, \RAM|ram~515_q\ $end
$var wire 1 <, \RAM|ram~628_combout\ $end
$var wire 1 =, \RAM|ram~443_q\ $end
$var wire 1 >, \RAM|ram~507_q\ $end
$var wire 1 ?, \RAM|ram~459_q\ $end
$var wire 1 @, \RAM|ram~523_q\ $end
$var wire 1 A, \RAM|ram~629_combout\ $end
$var wire 1 B, \RAM|ram~630_combout\ $end
$var wire 1 C, \RAM|ram~631_combout\ $end
$var wire 1 D, \BUF3STATE_KEY0|saida[4]~18_combout\ $end
$var wire 1 E, \CPU|ULA1|Add1~14\ $end
$var wire 1 F, \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 G, \CPU|ULA1|Add0~18\ $end
$var wire 1 H, \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 I, \SW[5]~input_o\ $end
$var wire 1 J, \CPU|MUX2x1|saida_MUX[5]~9_combout\ $end
$var wire 1 K, \CPU|ULA1|saida[5]~13_combout\ $end
$var wire 1 L, \RAM|ram~20_q\ $end
$var wire 1 M, \RAM|ram~52_q\ $end
$var wire 1 N, \RAM|ram~148_q\ $end
$var wire 1 O, \RAM|ram~180_q\ $end
$var wire 1 P, \RAM|ram~632_combout\ $end
$var wire 1 Q, \RAM|ram~84_q\ $end
$var wire 1 R, \RAM|ram~116_q\ $end
$var wire 1 S, \RAM|ram~212_q\ $end
$var wire 1 T, \RAM|ram~244_q\ $end
$var wire 1 U, \RAM|ram~633_combout\ $end
$var wire 1 V, \RAM|ram~36_q\ $end
$var wire 1 W, \RAM|ram~68_q\ $end
$var wire 1 X, \RAM|ram~164_q\ $end
$var wire 1 Y, \RAM|ram~196_q\ $end
$var wire 1 Z, \RAM|ram~634_combout\ $end
$var wire 1 [, \RAM|ram~100_q\ $end
$var wire 1 \, \RAM|ram~132_q\ $end
$var wire 1 ], \RAM|ram~228_q\ $end
$var wire 1 ^, \RAM|ram~260_q\ $end
$var wire 1 _, \RAM|ram~635_combout\ $end
$var wire 1 `, \RAM|ram~636_combout\ $end
$var wire 1 a, \RAM|ram~276_q\ $end
$var wire 1 b, \RAM|ram~308_q\ $end
$var wire 1 c, \RAM|ram~292_q\ $end
$var wire 1 d, \RAM|ram~324_q\ $end
$var wire 1 e, \RAM|ram~637_combout\ $end
$var wire 1 f, \RAM|ram~340_q\ $end
$var wire 1 g, \RAM|ram~372_q\ $end
$var wire 1 h, \RAM|ram~356_q\ $end
$var wire 1 i, \RAM|ram~388_q\ $end
$var wire 1 j, \RAM|ram~638_combout\ $end
$var wire 1 k, \RAM|ram~404_q\ $end
$var wire 1 l, \RAM|ram~436_q\ $end
$var wire 1 m, \RAM|ram~420_q\ $end
$var wire 1 n, \RAM|ram~452_q\ $end
$var wire 1 o, \RAM|ram~639_combout\ $end
$var wire 1 p, \RAM|ram~468_q\ $end
$var wire 1 q, \RAM|ram~500_q\ $end
$var wire 1 r, \RAM|ram~484_q\ $end
$var wire 1 s, \RAM|ram~516_q\ $end
$var wire 1 t, \RAM|ram~640_combout\ $end
$var wire 1 u, \RAM|ram~641_combout\ $end
$var wire 1 v, \RAM|ram~28_q\ $end
$var wire 1 w, \RAM|ram~92_q\ $end
$var wire 1 x, \RAM|ram~60_q\ $end
$var wire 1 y, \RAM|ram~124_q\ $end
$var wire 1 z, \RAM|ram~642_combout\ $end
$var wire 1 {, \RAM|ram~44_q\ $end
$var wire 1 |, \RAM|ram~108_q\ $end
$var wire 1 }, \RAM|ram~76_q\ $end
$var wire 1 ~, \RAM|ram~140_q\ $end
$var wire 1 !- \RAM|ram~643_combout\ $end
$var wire 1 "- \RAM|ram~156_q\ $end
$var wire 1 #- \RAM|ram~220_q\ $end
$var wire 1 $- \RAM|ram~188_q\ $end
$var wire 1 %- \RAM|ram~252_q\ $end
$var wire 1 &- \RAM|ram~644_combout\ $end
$var wire 1 '- \RAM|ram~172_q\ $end
$var wire 1 (- \RAM|ram~236_q\ $end
$var wire 1 )- \RAM|ram~204_q\ $end
$var wire 1 *- \RAM|ram~268_q\ $end
$var wire 1 +- \RAM|ram~645_combout\ $end
$var wire 1 ,- \RAM|ram~646_combout\ $end
$var wire 1 -- \RAM|ram~284_q\ $end
$var wire 1 .- \RAM|ram~316_q\ $end
$var wire 1 /- \RAM|ram~412_q\ $end
$var wire 1 0- \RAM|ram~444_q\ $end
$var wire 1 1- \RAM|ram~647_combout\ $end
$var wire 1 2- \RAM|ram~348_q\ $end
$var wire 1 3- \RAM|ram~380_q\ $end
$var wire 1 4- \RAM|ram~476_q\ $end
$var wire 1 5- \RAM|ram~508_q\ $end
$var wire 1 6- \RAM|ram~648_combout\ $end
$var wire 1 7- \RAM|ram~300_q\ $end
$var wire 1 8- \RAM|ram~332_q\ $end
$var wire 1 9- \RAM|ram~428_q\ $end
$var wire 1 :- \RAM|ram~460_q\ $end
$var wire 1 ;- \RAM|ram~649_combout\ $end
$var wire 1 <- \RAM|ram~364_q\ $end
$var wire 1 =- \RAM|ram~396_q\ $end
$var wire 1 >- \RAM|ram~492_q\ $end
$var wire 1 ?- \RAM|ram~524_q\ $end
$var wire 1 @- \RAM|ram~650_combout\ $end
$var wire 1 A- \RAM|ram~651_combout\ $end
$var wire 1 B- \RAM|ram~652_combout\ $end
$var wire 1 C- \BUF3STATE_KEY0|saida[5]~19_combout\ $end
$var wire 1 D- \CPU|ULA1|Add1~18\ $end
$var wire 1 E- \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 F- \CPU|ULA1|Add0~22\ $end
$var wire 1 G- \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 H- \SW[6]~input_o\ $end
$var wire 1 I- \CPU|MUX2x1|saida_MUX[6]~5_combout\ $end
$var wire 1 J- \CPU|ULA1|saida[6]~14_combout\ $end
$var wire 1 K- \RAM|ram~21_q\ $end
$var wire 1 L- \RAM|ram~277_q\ $end
$var wire 1 M- \RAM|ram~29_q\ $end
$var wire 1 N- \RAM|ram~285_q\ $end
$var wire 1 O- \RAM|ram~653_combout\ $end
$var wire 1 P- \RAM|ram~85_q\ $end
$var wire 1 Q- \RAM|ram~341_q\ $end
$var wire 1 R- \RAM|ram~93_q\ $end
$var wire 1 S- \RAM|ram~349_q\ $end
$var wire 1 T- \RAM|ram~654_combout\ $end
$var wire 1 U- \RAM|ram~149_q\ $end
$var wire 1 V- \RAM|ram~405_q\ $end
$var wire 1 W- \RAM|ram~157_q\ $end
$var wire 1 X- \RAM|ram~413_q\ $end
$var wire 1 Y- \RAM|ram~655_combout\ $end
$var wire 1 Z- \RAM|ram~213_q\ $end
$var wire 1 [- \RAM|ram~469_q\ $end
$var wire 1 \- \RAM|ram~221_q\ $end
$var wire 1 ]- \RAM|ram~477_q\ $end
$var wire 1 ^- \RAM|ram~656_combout\ $end
$var wire 1 _- \RAM|ram~657_combout\ $end
$var wire 1 `- \RAM|ram~37_q\ $end
$var wire 1 a- \RAM|ram~293_q\ $end
$var wire 1 b- \RAM|ram~45_q\ $end
$var wire 1 c- \RAM|ram~301_q\ $end
$var wire 1 d- \RAM|ram~658_combout\ $end
$var wire 1 e- \RAM|ram~101_q\ $end
$var wire 1 f- \RAM|ram~357_q\ $end
$var wire 1 g- \RAM|ram~109_q\ $end
$var wire 1 h- \RAM|ram~365_q\ $end
$var wire 1 i- \RAM|ram~659_combout\ $end
$var wire 1 j- \RAM|ram~165_q\ $end
$var wire 1 k- \RAM|ram~421_q\ $end
$var wire 1 l- \RAM|ram~173_q\ $end
$var wire 1 m- \RAM|ram~429_q\ $end
$var wire 1 n- \RAM|ram~660_combout\ $end
$var wire 1 o- \RAM|ram~229_q\ $end
$var wire 1 p- \RAM|ram~485_q\ $end
$var wire 1 q- \RAM|ram~237_q\ $end
$var wire 1 r- \RAM|ram~493_q\ $end
$var wire 1 s- \RAM|ram~661_combout\ $end
$var wire 1 t- \RAM|ram~662_combout\ $end
$var wire 1 u- \RAM|ram~53_q\ $end
$var wire 1 v- \RAM|ram~309_q\ $end
$var wire 1 w- \RAM|ram~61_q\ $end
$var wire 1 x- \RAM|ram~317_q\ $end
$var wire 1 y- \RAM|ram~663_combout\ $end
$var wire 1 z- \RAM|ram~117_q\ $end
$var wire 1 {- \RAM|ram~373_q\ $end
$var wire 1 |- \RAM|ram~125_q\ $end
$var wire 1 }- \RAM|ram~381_q\ $end
$var wire 1 ~- \RAM|ram~664_combout\ $end
$var wire 1 !. \RAM|ram~181_q\ $end
$var wire 1 ". \RAM|ram~437_q\ $end
$var wire 1 #. \RAM|ram~189_q\ $end
$var wire 1 $. \RAM|ram~445_q\ $end
$var wire 1 %. \RAM|ram~665_combout\ $end
$var wire 1 &. \RAM|ram~245_q\ $end
$var wire 1 '. \RAM|ram~501_q\ $end
$var wire 1 (. \RAM|ram~253_q\ $end
$var wire 1 ). \RAM|ram~509_q\ $end
$var wire 1 *. \RAM|ram~666_combout\ $end
$var wire 1 +. \RAM|ram~667_combout\ $end
$var wire 1 ,. \RAM|ram~69_q\ $end
$var wire 1 -. \RAM|ram~325_q\ $end
$var wire 1 .. \RAM|ram~133_q\ $end
$var wire 1 /. \RAM|ram~389_q\ $end
$var wire 1 0. \RAM|ram~668_combout\ $end
$var wire 1 1. \RAM|ram~77_q\ $end
$var wire 1 2. \RAM|ram~333_q\ $end
$var wire 1 3. \RAM|ram~141_q\ $end
$var wire 1 4. \RAM|ram~397_q\ $end
$var wire 1 5. \RAM|ram~669_combout\ $end
$var wire 1 6. \RAM|ram~197_q\ $end
$var wire 1 7. \RAM|ram~453_q\ $end
$var wire 1 8. \RAM|ram~261_q\ $end
$var wire 1 9. \RAM|ram~517_q\ $end
$var wire 1 :. \RAM|ram~670_combout\ $end
$var wire 1 ;. \RAM|ram~205_q\ $end
$var wire 1 <. \RAM|ram~461_q\ $end
$var wire 1 =. \RAM|ram~269_q\ $end
$var wire 1 >. \RAM|ram~525_q\ $end
$var wire 1 ?. \RAM|ram~671_combout\ $end
$var wire 1 @. \RAM|ram~672_combout\ $end
$var wire 1 A. \RAM|ram~673_combout\ $end
$var wire 1 B. \BUF3STATE_KEY0|saida[6]~20_combout\ $end
$var wire 1 C. \CPU|ULA1|Add1~22\ $end
$var wire 1 D. \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 E. \CPU|ULA1|Add0~26\ $end
$var wire 1 F. \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 G. \SW[7]~input_o\ $end
$var wire 1 H. \CPU|MUX2x1|saida_MUX[7]~1_combout\ $end
$var wire 1 I. \CPU|ULA1|saida[7]~15_combout\ $end
$var wire 1 J. \RAM|ram~22_q\ $end
$var wire 1 K. \RAM|ram~278_q\ $end
$var wire 1 L. \RAM|ram~54_q\ $end
$var wire 1 M. \RAM|ram~310_q\ $end
$var wire 1 N. \RAM|ram~674_combout\ $end
$var wire 1 O. \RAM|ram~38_q\ $end
$var wire 1 P. \RAM|ram~294_q\ $end
$var wire 1 Q. \RAM|ram~70_q\ $end
$var wire 1 R. \RAM|ram~326_q\ $end
$var wire 1 S. \RAM|ram~675_combout\ $end
$var wire 1 T. \RAM|ram~150_q\ $end
$var wire 1 U. \RAM|ram~406_q\ $end
$var wire 1 V. \RAM|ram~182_q\ $end
$var wire 1 W. \RAM|ram~438_q\ $end
$var wire 1 X. \RAM|ram~676_combout\ $end
$var wire 1 Y. \RAM|ram~166_q\ $end
$var wire 1 Z. \RAM|ram~422_q\ $end
$var wire 1 [. \RAM|ram~198_q\ $end
$var wire 1 \. \RAM|ram~454_q\ $end
$var wire 1 ]. \RAM|ram~677_combout\ $end
$var wire 1 ^. \RAM|ram~678_combout\ $end
$var wire 1 _. \RAM|ram~30_q\ $end
$var wire 1 `. \RAM|ram~286_q\ $end
$var wire 1 a. \RAM|ram~62_q\ $end
$var wire 1 b. \RAM|ram~318_q\ $end
$var wire 1 c. \RAM|ram~679_combout\ $end
$var wire 1 d. \RAM|ram~46_q\ $end
$var wire 1 e. \RAM|ram~302_q\ $end
$var wire 1 f. \RAM|ram~78_q\ $end
$var wire 1 g. \RAM|ram~334_q\ $end
$var wire 1 h. \RAM|ram~680_combout\ $end
$var wire 1 i. \RAM|ram~158_q\ $end
$var wire 1 j. \RAM|ram~414_q\ $end
$var wire 1 k. \RAM|ram~190_q\ $end
$var wire 1 l. \RAM|ram~446_q\ $end
$var wire 1 m. \RAM|ram~681_combout\ $end
$var wire 1 n. \RAM|ram~174_q\ $end
$var wire 1 o. \RAM|ram~430_q\ $end
$var wire 1 p. \RAM|ram~206_q\ $end
$var wire 1 q. \RAM|ram~462_q\ $end
$var wire 1 r. \RAM|ram~682_combout\ $end
$var wire 1 s. \RAM|ram~683_combout\ $end
$var wire 1 t. \RAM|ram~86_q\ $end
$var wire 1 u. \RAM|ram~342_q\ $end
$var wire 1 v. \RAM|ram~102_q\ $end
$var wire 1 w. \RAM|ram~358_q\ $end
$var wire 1 x. \RAM|ram~684_combout\ $end
$var wire 1 y. \RAM|ram~118_q\ $end
$var wire 1 z. \RAM|ram~374_q\ $end
$var wire 1 {. \RAM|ram~134_q\ $end
$var wire 1 |. \RAM|ram~390_q\ $end
$var wire 1 }. \RAM|ram~685_combout\ $end
$var wire 1 ~. \RAM|ram~214_q\ $end
$var wire 1 !/ \RAM|ram~470_q\ $end
$var wire 1 "/ \RAM|ram~230_q\ $end
$var wire 1 #/ \RAM|ram~486_q\ $end
$var wire 1 $/ \RAM|ram~686_combout\ $end
$var wire 1 %/ \RAM|ram~246_q\ $end
$var wire 1 &/ \RAM|ram~502_q\ $end
$var wire 1 '/ \RAM|ram~262_q\ $end
$var wire 1 (/ \RAM|ram~518_q\ $end
$var wire 1 )/ \RAM|ram~687_combout\ $end
$var wire 1 */ \RAM|ram~688_combout\ $end
$var wire 1 +/ \RAM|ram~94_q\ $end
$var wire 1 ,/ \RAM|ram~350_q\ $end
$var wire 1 -/ \RAM|ram~110_q\ $end
$var wire 1 ./ \RAM|ram~366_q\ $end
$var wire 1 // \RAM|ram~689_combout\ $end
$var wire 1 0/ \RAM|ram~126_q\ $end
$var wire 1 1/ \RAM|ram~382_q\ $end
$var wire 1 2/ \RAM|ram~142_q\ $end
$var wire 1 3/ \RAM|ram~398_q\ $end
$var wire 1 4/ \RAM|ram~690_combout\ $end
$var wire 1 5/ \RAM|ram~222_q\ $end
$var wire 1 6/ \RAM|ram~478_q\ $end
$var wire 1 7/ \RAM|ram~238_q\ $end
$var wire 1 8/ \RAM|ram~494_q\ $end
$var wire 1 9/ \RAM|ram~691_combout\ $end
$var wire 1 :/ \RAM|ram~254_q\ $end
$var wire 1 ;/ \RAM|ram~510_q\ $end
$var wire 1 </ \RAM|ram~270_q\ $end
$var wire 1 =/ \RAM|ram~526_q\ $end
$var wire 1 >/ \RAM|ram~692_combout\ $end
$var wire 1 ?/ \RAM|ram~693_combout\ $end
$var wire 1 @/ \RAM|ram~694_combout\ $end
$var wire 1 A/ \BUF3STATE_KEY0|saida[7]~21_combout\ $end
$var wire 1 B/ \CPU|ULA1|Add1~26\ $end
$var wire 1 C/ \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 D/ \CPU|FLAG|DOUT~1_combout\ $end
$var wire 1 E/ \CPU|FLAG|DOUT~2_combout\ $end
$var wire 1 F/ \CPU|FLAG|DOUT~0_combout\ $end
$var wire 1 G/ \CPU|FLAG|DOUT~q\ $end
$var wire 1 H/ \CPU|LogicaDesvio|output[0]~0_combout\ $end
$var wire 1 I/ \CPU|somaUm|Add0~6\ $end
$var wire 1 J/ \CPU|somaUm|Add0~34\ $end
$var wire 1 K/ \CPU|somaUm|Add0~14\ $end
$var wire 1 L/ \CPU|somaUm|Add0~18\ $end
$var wire 1 M/ \CPU|somaUm|Add0~22\ $end
$var wire 1 N/ \CPU|somaUm|Add0~26\ $end
$var wire 1 O/ \CPU|somaUm|Add0~10\ $end
$var wire 1 P/ \CPU|somaUm|Add0~29_sumout\ $end
$var wire 1 Q/ \CPU|Decoder|Equal7~3_combout\ $end
$var wire 1 R/ \CPU|MUX4x1|saida_MUX[7]~7_combout\ $end
$var wire 1 S/ \ROM|memROM~30_combout\ $end
$var wire 1 T/ \ROM|memROM~31_combout\ $end
$var wire 1 U/ \ROM|memROM~32_combout\ $end
$var wire 1 V/ \ROM|memROM~33_combout\ $end
$var wire 1 W/ \ROM|memROM~34_combout\ $end
$var wire 1 X/ \ROM|memROM~35_combout\ $end
$var wire 1 Y/ \CPU|somaUm|Add0~25_sumout\ $end
$var wire 1 Z/ \CPU|MUX4x1|saida_MUX[5]~6_combout\ $end
$var wire 1 [/ \ROM|memROM~24_combout\ $end
$var wire 1 \/ \ROM|memROM~25_combout\ $end
$var wire 1 ]/ \ROM|memROM~26_combout\ $end
$var wire 1 ^/ \ROM|memROM~27_combout\ $end
$var wire 1 _/ \ROM|memROM~28_combout\ $end
$var wire 1 `/ \ROM|memROM~29_combout\ $end
$var wire 1 a/ \CPU|somaUm|Add0~21_sumout\ $end
$var wire 1 b/ \CPU|MUX4x1|saida_MUX[4]~5_combout\ $end
$var wire 1 c/ \ROM|memROM~12_combout\ $end
$var wire 1 d/ \ROM|memROM~13_combout\ $end
$var wire 1 e/ \ROM|memROM~14_combout\ $end
$var wire 1 f/ \ROM|memROM~15_combout\ $end
$var wire 1 g/ \ROM|memROM~16_combout\ $end
$var wire 1 h/ \ROM|memROM~17_combout\ $end
$var wire 1 i/ \CPU|somaUm|Add0~13_sumout\ $end
$var wire 1 j/ \CPU|MUX4x1|saida_MUX[2]~3_combout\ $end
$var wire 1 k/ \ROM|memROM~6_combout\ $end
$var wire 1 l/ \ROM|memROM~7_combout\ $end
$var wire 1 m/ \ROM|memROM~8_combout\ $end
$var wire 1 n/ \ROM|memROM~9_combout\ $end
$var wire 1 o/ \ROM|memROM~10_combout\ $end
$var wire 1 p/ \ROM|memROM~11_combout\ $end
$var wire 1 q/ \CPU|somaUm|Add0~33_sumout\ $end
$var wire 1 r/ \CPU|MUX4x1|saida_MUX[1]~8_combout\ $end
$var wire 1 s/ \ROM|memROM~18_combout\ $end
$var wire 1 t/ \ROM|memROM~19_combout\ $end
$var wire 1 u/ \ROM|memROM~20_combout\ $end
$var wire 1 v/ \ROM|memROM~21_combout\ $end
$var wire 1 w/ \ROM|memROM~22_combout\ $end
$var wire 1 x/ \ROM|memROM~23_combout\ $end
$var wire 1 y/ \CPU|somaUm|Add0~17_sumout\ $end
$var wire 1 z/ \CPU|MUX4x1|saida_MUX[3]~4_combout\ $end
$var wire 1 {/ \ROM|memROM~36_combout\ $end
$var wire 1 |/ \ROM|memROM~79_combout\ $end
$var wire 1 }/ \ROM|memROM~37_combout\ $end
$var wire 1 ~/ \ROM|memROM~38_combout\ $end
$var wire 1 !0 \ROM|memROM~39_combout\ $end
$var wire 1 "0 \ROM|memROM~40_combout\ $end
$var wire 1 #0 \CPU|somaUm|Add0~9_sumout\ $end
$var wire 1 $0 \CPU|MUX4x1|saida_MUX[6]~2_combout\ $end
$var wire 1 %0 \ROM|memROM~0_combout\ $end
$var wire 1 &0 \ROM|memROM~1_combout\ $end
$var wire 1 '0 \ROM|memROM~2_combout\ $end
$var wire 1 (0 \ROM|memROM~3_combout\ $end
$var wire 1 )0 \ROM|memROM~4_combout\ $end
$var wire 1 *0 \ROM|memROM~5_combout\ $end
$var wire 1 +0 \CPU|somaUm|Add0~5_sumout\ $end
$var wire 1 ,0 \CPU|MUX4x1|saida_MUX[0]~1_combout\ $end
$var wire 1 -0 \ROM|memROM~45_combout\ $end
$var wire 1 .0 \ROM|memROM~46_combout\ $end
$var wire 1 /0 \ROM|memROM~47_combout\ $end
$var wire 1 00 \ROM|memROM~48_combout\ $end
$var wire 1 10 \ROM|memROM~49_combout\ $end
$var wire 1 20 \ROM|memROM~50_combout\ $end
$var wire 1 30 \CPU|somaUm|Add0~30\ $end
$var wire 1 40 \CPU|somaUm|Add0~1_sumout\ $end
$var wire 1 50 \CPU|MUX4x1|saida_MUX[8]~0_combout\ $end
$var wire 1 60 \ROM|memROM~74_combout\ $end
$var wire 1 70 \CPU|Decoder|output[1]~0_combout\ $end
$var wire 1 80 \RAM|dado_out~2_combout\ $end
$var wire 1 90 \HabilitaKEY1~combout\ $end
$var wire 1 :0 \BUF3STATE_SW8|saida[0]~0_combout\ $end
$var wire 1 ;0 \RAM|dado_out[0]~8_combout\ $end
$var wire 1 <0 \RAM|dado_out[0]~9_combout\ $end
$var wire 1 =0 \Decoder1|Mux7~5_combout\ $end
$var wire 1 >0 \HabilitaLED~combout\ $end
$var wire 1 ?0 \HabilitaLED~0_combout\ $end
$var wire 1 @0 \LEDR8|DOUT~0_combout\ $end
$var wire 1 A0 \LEDR8|DOUT~q\ $end
$var wire 1 B0 \LEDR9|DOUT~0_combout\ $end
$var wire 1 C0 \LEDR9|DOUT~q\ $end
$var wire 1 D0 \HabilitaHEX0~combout\ $end
$var wire 1 E0 \CONV_HEX0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 F0 \CONV_HEX0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 G0 \CONV_HEX0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 H0 \CONV_HEX0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 I0 \CONV_HEX0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 J0 \CONV_HEX0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 K0 \CONV_HEX0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 L0 \HabilitaHEX1~combout\ $end
$var wire 1 M0 \CONV_HEX1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 N0 \CONV_HEX1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 O0 \CONV_HEX1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 P0 \CONV_HEX1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 Q0 \CONV_HEX1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 R0 \CONV_HEX1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 S0 \CONV_HEX1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 T0 \HabilitaHEX2~combout\ $end
$var wire 1 U0 \CONV_HEX2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 V0 \CONV_HEX2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 W0 \CONV_HEX2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 X0 \CONV_HEX2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 Y0 \CONV_HEX2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 Z0 \CONV_HEX2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 [0 \CONV_HEX2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 \0 \HabilitaHEX3~combout\ $end
$var wire 1 ]0 \CONV_HEX3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 ^0 \CONV_HEX3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 _0 \CONV_HEX3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 `0 \CONV_HEX3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 a0 \CONV_HEX3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 b0 \CONV_HEX3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 c0 \CONV_HEX3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 d0 \HabilitaHEX4~combout\ $end
$var wire 1 e0 \CONV_HEX4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 f0 \CONV_HEX4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 g0 \CONV_HEX4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 h0 \CONV_HEX4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 i0 \CONV_HEX4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 j0 \CONV_HEX4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 k0 \CONV_HEX4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 l0 \Decoder2|Mux7~5_combout\ $end
$var wire 1 m0 \HabilitaHEX5~combout\ $end
$var wire 1 n0 \CONV_HEX5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 o0 \CONV_HEX5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 p0 \CONV_HEX5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 q0 \CONV_HEX5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 r0 \CONV_HEX5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 s0 \CONV_HEX5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 t0 \CONV_HEX5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 u0 \Decoder2|Mux7~6_combout\ $end
$var wire 1 v0 \Decoder2|Mux7~7_combout\ $end
$var wire 1 w0 \Decoder1|Mux7~2_combout\ $end
$var wire 1 x0 \Decoder1|Mux7~3_combout\ $end
$var wire 1 y0 \Decoder1|Mux7~4_combout\ $end
$var wire 1 z0 \Decoder1|Mux7~6_combout\ $end
$var wire 1 {0 \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 |0 \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 }0 \CPU|ULA1|saida[2]~2_combout\ $end
$var wire 1 ~0 \CPU|ULA1|saida[3]~3_combout\ $end
$var wire 1 !1 \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 "1 \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 #1 \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 $1 \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 %1 \REG_HEX5|DOUT\ [3] $end
$var wire 1 &1 \REG_HEX5|DOUT\ [2] $end
$var wire 1 '1 \REG_HEX5|DOUT\ [1] $end
$var wire 1 (1 \REG_HEX5|DOUT\ [0] $end
$var wire 1 )1 \REG_HEX3|DOUT\ [3] $end
$var wire 1 *1 \REG_HEX3|DOUT\ [2] $end
$var wire 1 +1 \REG_HEX3|DOUT\ [1] $end
$var wire 1 ,1 \REG_HEX3|DOUT\ [0] $end
$var wire 1 -1 \REG_HEX2|DOUT\ [3] $end
$var wire 1 .1 \REG_HEX2|DOUT\ [2] $end
$var wire 1 /1 \REG_HEX2|DOUT\ [1] $end
$var wire 1 01 \REG_HEX2|DOUT\ [0] $end
$var wire 1 11 \REG_HEX1|DOUT\ [3] $end
$var wire 1 21 \REG_HEX1|DOUT\ [2] $end
$var wire 1 31 \REG_HEX1|DOUT\ [1] $end
$var wire 1 41 \REG_HEX1|DOUT\ [0] $end
$var wire 1 51 \REG_HEX4|DOUT\ [3] $end
$var wire 1 61 \REG_HEX4|DOUT\ [2] $end
$var wire 1 71 \REG_HEX4|DOUT\ [1] $end
$var wire 1 81 \REG_HEX4|DOUT\ [0] $end
$var wire 1 91 \CPU|PC|DOUT\ [8] $end
$var wire 1 :1 \CPU|PC|DOUT\ [7] $end
$var wire 1 ;1 \CPU|PC|DOUT\ [6] $end
$var wire 1 <1 \CPU|PC|DOUT\ [5] $end
$var wire 1 =1 \CPU|PC|DOUT\ [4] $end
$var wire 1 >1 \CPU|PC|DOUT\ [3] $end
$var wire 1 ?1 \CPU|PC|DOUT\ [2] $end
$var wire 1 @1 \CPU|PC|DOUT\ [1] $end
$var wire 1 A1 \CPU|PC|DOUT\ [0] $end
$var wire 1 B1 \CPU|REG_RET|DOUT\ [8] $end
$var wire 1 C1 \CPU|REG_RET|DOUT\ [7] $end
$var wire 1 D1 \CPU|REG_RET|DOUT\ [6] $end
$var wire 1 E1 \CPU|REG_RET|DOUT\ [5] $end
$var wire 1 F1 \CPU|REG_RET|DOUT\ [4] $end
$var wire 1 G1 \CPU|REG_RET|DOUT\ [3] $end
$var wire 1 H1 \CPU|REG_RET|DOUT\ [2] $end
$var wire 1 I1 \CPU|REG_RET|DOUT\ [1] $end
$var wire 1 J1 \CPU|REG_RET|DOUT\ [0] $end
$var wire 1 K1 \CPU|REG1|DOUT\ [7] $end
$var wire 1 L1 \CPU|REG1|DOUT\ [6] $end
$var wire 1 M1 \CPU|REG1|DOUT\ [5] $end
$var wire 1 N1 \CPU|REG1|DOUT\ [4] $end
$var wire 1 O1 \CPU|REG1|DOUT\ [3] $end
$var wire 1 P1 \CPU|REG1|DOUT\ [2] $end
$var wire 1 Q1 \CPU|REG1|DOUT\ [1] $end
$var wire 1 R1 \CPU|REG1|DOUT\ [0] $end
$var wire 1 S1 \LEDRP|DOUT\ [7] $end
$var wire 1 T1 \LEDRP|DOUT\ [6] $end
$var wire 1 U1 \LEDRP|DOUT\ [5] $end
$var wire 1 V1 \LEDRP|DOUT\ [4] $end
$var wire 1 W1 \LEDRP|DOUT\ [3] $end
$var wire 1 X1 \LEDRP|DOUT\ [2] $end
$var wire 1 Y1 \LEDRP|DOUT\ [1] $end
$var wire 1 Z1 \LEDRP|DOUT\ [0] $end
$var wire 1 [1 \REG_HEX0|DOUT\ [3] $end
$var wire 1 \1 \REG_HEX0|DOUT\ [2] $end
$var wire 1 ]1 \REG_HEX0|DOUT\ [1] $end
$var wire 1 ^1 \REG_HEX0|DOUT\ [0] $end
$var wire 1 _1 \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 `1 \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 a1 \ALT_INV_SW[7]~input_o\ $end
$var wire 1 b1 \ALT_INV_SW[6]~input_o\ $end
$var wire 1 c1 \ALT_INV_SW[5]~input_o\ $end
$var wire 1 d1 \ALT_INV_SW[4]~input_o\ $end
$var wire 1 e1 \ALT_INV_SW[3]~input_o\ $end
$var wire 1 f1 \ALT_INV_SW[2]~input_o\ $end
$var wire 1 g1 \ALT_INV_SW[1]~input_o\ $end
$var wire 1 h1 \ALT_INV_SW[8]~input_o\ $end
$var wire 1 i1 \ALT_INV_SW[0]~input_o\ $end
$var wire 1 j1 \ALT_INV_SW[9]~input_o\ $end
$var wire 1 k1 \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 l1 \ALT_INV_KEY_RST~input_o\ $end
$var wire 1 m1 \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 n1 \ROM|ALT_INV_memROM~79_combout\ $end
$var wire 1 o1 \CPU|FLAG|ALT_INV_DOUT~2_combout\ $end
$var wire 1 p1 \CPU|FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 q1 \detectorSub1|ALT_INV_saidaQ~q\ $end
$var wire 1 r1 \RAM|ALT_INV_dado_out[0]~11_combout\ $end
$var wire 1 s1 \RAM|ALT_INV_dado_out[0]~10_combout\ $end
$var wire 1 t1 \ALT_INV_RST_KEY1~combout\ $end
$var wire 1 u1 \RAM|ALT_INV_ram~821_combout\ $end
$var wire 1 v1 \RAM|ALT_INV_ram~819_combout\ $end
$var wire 1 w1 \RAM|ALT_INV_ram~817_combout\ $end
$var wire 1 x1 \RAM|ALT_INV_ram~815_combout\ $end
$var wire 1 y1 \RAM|ALT_INV_ram~813_combout\ $end
$var wire 1 z1 \RAM|ALT_INV_ram~811_combout\ $end
$var wire 1 {1 \RAM|ALT_INV_ram~809_combout\ $end
$var wire 1 |1 \RAM|ALT_INV_ram~807_combout\ $end
$var wire 1 }1 \RAM|ALT_INV_ram~805_combout\ $end
$var wire 1 ~1 \RAM|ALT_INV_ram~803_combout\ $end
$var wire 1 !2 \RAM|ALT_INV_ram~801_combout\ $end
$var wire 1 "2 \RAM|ALT_INV_ram~799_combout\ $end
$var wire 1 #2 \RAM|ALT_INV_ram~797_combout\ $end
$var wire 1 $2 \RAM|ALT_INV_ram~795_combout\ $end
$var wire 1 %2 \RAM|ALT_INV_ram~793_combout\ $end
$var wire 1 &2 \RAM|ALT_INV_ram~791_combout\ $end
$var wire 1 '2 \RAM|ALT_INV_ram~789_combout\ $end
$var wire 1 (2 \RAM|ALT_INV_ram~787_combout\ $end
$var wire 1 )2 \RAM|ALT_INV_ram~785_combout\ $end
$var wire 1 *2 \RAM|ALT_INV_ram~783_combout\ $end
$var wire 1 +2 \RAM|ALT_INV_ram~781_combout\ $end
$var wire 1 ,2 \RAM|ALT_INV_ram~779_combout\ $end
$var wire 1 -2 \RAM|ALT_INV_ram~777_combout\ $end
$var wire 1 .2 \RAM|ALT_INV_ram~96_q\ $end
$var wire 1 /2 \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 02 \RAM|ALT_INV_ram~80_q\ $end
$var wire 1 12 \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 22 \CPU|MUX2x1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 32 \RAM|ALT_INV_dado_out[0]~7_combout\ $end
$var wire 1 42 \BUF3STATE_KEY0|ALT_INV_saida[1]~14_combout\ $end
$var wire 1 52 \ALT_INV_HabilitaSW~combout\ $end
$var wire 1 62 \RAM|ALT_INV_dado_out[0]~6_combout\ $end
$var wire 1 72 \RAM|ALT_INV_dado_out[0]~5_combout\ $end
$var wire 1 82 \DEBOUNCE_KEY1|ALT_INV_saida~q\ $end
$var wire 1 92 \RAM|ALT_INV_dado_out[0]~4_combout\ $end
$var wire 1 :2 \RAM|ALT_INV_dado_out[0]~3_combout\ $end
$var wire 1 ;2 \BUF3STATE_KEY_RST|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 <2 \BUF3STATE_KEY3|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 =2 \RAM|ALT_INV_ram~547_combout\ $end
$var wire 1 >2 \RAM|ALT_INV_ram~546_combout\ $end
$var wire 1 ?2 \RAM|ALT_INV_ram~545_combout\ $end
$var wire 1 @2 \RAM|ALT_INV_ram~519_q\ $end
$var wire 1 A2 \RAM|ALT_INV_ram~511_q\ $end
$var wire 1 B2 \RAM|ALT_INV_ram~391_q\ $end
$var wire 1 C2 \RAM|ALT_INV_ram~383_q\ $end
$var wire 1 D2 \RAM|ALT_INV_ram~544_combout\ $end
$var wire 1 E2 \RAM|ALT_INV_ram~455_q\ $end
$var wire 1 F2 \RAM|ALT_INV_ram~447_q\ $end
$var wire 1 G2 \RAM|ALT_INV_ram~327_q\ $end
$var wire 1 H2 \RAM|ALT_INV_ram~319_q\ $end
$var wire 1 I2 \RAM|ALT_INV_ram~543_combout\ $end
$var wire 1 J2 \RAM|ALT_INV_ram~487_q\ $end
$var wire 1 K2 \RAM|ALT_INV_ram~479_q\ $end
$var wire 1 L2 \RAM|ALT_INV_ram~359_q\ $end
$var wire 1 M2 \RAM|ALT_INV_ram~351_q\ $end
$var wire 1 N2 \RAM|ALT_INV_ram~542_combout\ $end
$var wire 1 O2 \RAM|ALT_INV_ram~423_q\ $end
$var wire 1 P2 \RAM|ALT_INV_ram~415_q\ $end
$var wire 1 Q2 \RAM|ALT_INV_ram~295_q\ $end
$var wire 1 R2 \RAM|ALT_INV_ram~287_q\ $end
$var wire 1 S2 \RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 T2 \RAM|ALT_INV_ram~540_combout\ $end
$var wire 1 U2 \RAM|ALT_INV_ram~503_q\ $end
$var wire 1 V2 \RAM|ALT_INV_ram~439_q\ $end
$var wire 1 W2 \RAM|ALT_INV_ram~471_q\ $end
$var wire 1 X2 \RAM|ALT_INV_ram~407_q\ $end
$var wire 1 Y2 \RAM|ALT_INV_ram~539_combout\ $end
$var wire 1 Z2 \RAM|ALT_INV_ram~495_q\ $end
$var wire 1 [2 \RAM|ALT_INV_ram~431_q\ $end
$var wire 1 \2 \RAM|ALT_INV_ram~463_q\ $end
$var wire 1 ]2 \RAM|ALT_INV_ram~399_q\ $end
$var wire 1 ^2 \RAM|ALT_INV_ram~538_combout\ $end
$var wire 1 _2 \RAM|ALT_INV_ram~375_q\ $end
$var wire 1 `2 \RAM|ALT_INV_ram~311_q\ $end
$var wire 1 a2 \RAM|ALT_INV_ram~343_q\ $end
$var wire 1 b2 \RAM|ALT_INV_ram~279_q\ $end
$var wire 1 c2 \RAM|ALT_INV_ram~537_combout\ $end
$var wire 1 d2 \RAM|ALT_INV_ram~367_q\ $end
$var wire 1 e2 \RAM|ALT_INV_ram~303_q\ $end
$var wire 1 f2 \RAM|ALT_INV_ram~335_q\ $end
$var wire 1 g2 \RAM|ALT_INV_ram~271_q\ $end
$var wire 1 h2 \RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 i2 \RAM|ALT_INV_ram~535_combout\ $end
$var wire 1 j2 \RAM|ALT_INV_ram~263_q\ $end
$var wire 1 k2 \RAM|ALT_INV_ram~255_q\ $end
$var wire 1 l2 \RAM|ALT_INV_ram~135_q\ $end
$var wire 1 m2 \RAM|ALT_INV_ram~127_q\ $end
$var wire 1 n2 \RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 o2 \RAM|ALT_INV_ram~199_q\ $end
$var wire 1 p2 \RAM|ALT_INV_ram~191_q\ $end
$var wire 1 q2 \RAM|ALT_INV_ram~71_q\ $end
$var wire 1 r2 \RAM|ALT_INV_ram~63_q\ $end
$var wire 1 s2 \RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 t2 \RAM|ALT_INV_ram~231_q\ $end
$var wire 1 u2 \RAM|ALT_INV_ram~223_q\ $end
$var wire 1 v2 \RAM|ALT_INV_ram~103_q\ $end
$var wire 1 w2 \RAM|ALT_INV_ram~95_q\ $end
$var wire 1 x2 \RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 y2 \RAM|ALT_INV_ram~167_q\ $end
$var wire 1 z2 \RAM|ALT_INV_ram~159_q\ $end
$var wire 1 {2 \RAM|ALT_INV_ram~39_q\ $end
$var wire 1 |2 \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 }2 \RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 ~2 \RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 !3 \RAM|ALT_INV_ram~247_q\ $end
$var wire 1 "3 \RAM|ALT_INV_ram~183_q\ $end
$var wire 1 #3 \RAM|ALT_INV_ram~215_q\ $end
$var wire 1 $3 \RAM|ALT_INV_ram~151_q\ $end
$var wire 1 %3 \RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 &3 \RAM|ALT_INV_ram~239_q\ $end
$var wire 1 '3 \RAM|ALT_INV_ram~175_q\ $end
$var wire 1 (3 \RAM|ALT_INV_ram~207_q\ $end
$var wire 1 )3 \RAM|ALT_INV_ram~143_q\ $end
$var wire 1 *3 \RAM|ALT_INV_ram~528_combout\ $end
$var wire 1 +3 \RAM|ALT_INV_ram~119_q\ $end
$var wire 1 ,3 \RAM|ALT_INV_ram~55_q\ $end
$var wire 1 -3 \RAM|ALT_INV_ram~87_q\ $end
$var wire 1 .3 \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 /3 \RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 03 \RAM|ALT_INV_ram~111_q\ $end
$var wire 1 13 \RAM|ALT_INV_ram~47_q\ $end
$var wire 1 23 \RAM|ALT_INV_ram~79_q\ $end
$var wire 1 33 \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 43 \RAM|ALT_INV_dado_out~2_combout\ $end
$var wire 1 53 \CPU|Decoder|ALT_INV_Equal7~1_combout\ $end
$var wire 1 63 \DEBOUNCE_KEY0|ALT_INV_saida~q\ $end
$var wire 1 73 \Decoder1|ALT_INV_Mux7~7_combout\ $end
$var wire 1 83 \Decoder1|ALT_INV_Mux7~5_combout\ $end
$var wire 1 93 \Decoder1|ALT_INV_Mux7~1_combout\ $end
$var wire 1 :3 \Decoder2|ALT_INV_Mux7~5_combout\ $end
$var wire 1 ;3 \Decoder2|ALT_INV_Mux7~4_combout\ $end
$var wire 1 <3 \Decoder2|ALT_INV_Mux7~3_combout\ $end
$var wire 1 =3 \Decoder2|ALT_INV_Mux7~2_combout\ $end
$var wire 1 >3 \Decoder2|ALT_INV_Mux7~1_combout\ $end
$var wire 1 ?3 \ALT_INV_HabilitaKEY0~combout\ $end
$var wire 1 @3 \CPU|Decoder|ALT_INV_output[1]~0_combout\ $end
$var wire 1 A3 \Decoder1|ALT_INV_Mux7~0_combout\ $end
$var wire 1 B3 \Decoder2|ALT_INV_Mux7~0_combout\ $end
$var wire 1 C3 \CPU|Decoder|ALT_INV_Equal7~0_combout\ $end
$var wire 1 D3 \REG_HEX5|ALT_INV_DOUT\ [3] $end
$var wire 1 E3 \REG_HEX5|ALT_INV_DOUT\ [2] $end
$var wire 1 F3 \REG_HEX5|ALT_INV_DOUT\ [1] $end
$var wire 1 G3 \REG_HEX5|ALT_INV_DOUT\ [0] $end
$var wire 1 H3 \REG_HEX4|ALT_INV_DOUT\ [3] $end
$var wire 1 I3 \REG_HEX4|ALT_INV_DOUT\ [2] $end
$var wire 1 J3 \REG_HEX4|ALT_INV_DOUT\ [1] $end
$var wire 1 K3 \REG_HEX4|ALT_INV_DOUT\ [0] $end
$var wire 1 L3 \RAM|ALT_INV_ram~521_q\ $end
$var wire 1 M3 \RAM|ALT_INV_ram~505_q\ $end
$var wire 1 N3 \RAM|ALT_INV_ram~489_q\ $end
$var wire 1 O3 \RAM|ALT_INV_ram~473_q\ $end
$var wire 1 P3 \RAM|ALT_INV_ram~586_combout\ $end
$var wire 1 Q3 \RAM|ALT_INV_ram~457_q\ $end
$var wire 1 R3 \RAM|ALT_INV_ram~441_q\ $end
$var wire 1 S3 \RAM|ALT_INV_ram~425_q\ $end
$var wire 1 T3 \RAM|ALT_INV_ram~409_q\ $end
$var wire 1 U3 \RAM|ALT_INV_ram~585_combout\ $end
$var wire 1 V3 \RAM|ALT_INV_ram~393_q\ $end
$var wire 1 W3 \RAM|ALT_INV_ram~377_q\ $end
$var wire 1 X3 \RAM|ALT_INV_ram~361_q\ $end
$var wire 1 Y3 \RAM|ALT_INV_ram~345_q\ $end
$var wire 1 Z3 \RAM|ALT_INV_ram~584_combout\ $end
$var wire 1 [3 \RAM|ALT_INV_ram~329_q\ $end
$var wire 1 \3 \RAM|ALT_INV_ram~313_q\ $end
$var wire 1 ]3 \RAM|ALT_INV_ram~297_q\ $end
$var wire 1 ^3 \RAM|ALT_INV_ram~281_q\ $end
$var wire 1 _3 \RAM|ALT_INV_ram~583_combout\ $end
$var wire 1 `3 \RAM|ALT_INV_ram~582_combout\ $end
$var wire 1 a3 \RAM|ALT_INV_ram~265_q\ $end
$var wire 1 b3 \RAM|ALT_INV_ram~233_q\ $end
$var wire 1 c3 \RAM|ALT_INV_ram~137_q\ $end
$var wire 1 d3 \RAM|ALT_INV_ram~105_q\ $end
$var wire 1 e3 \RAM|ALT_INV_ram~581_combout\ $end
$var wire 1 f3 \RAM|ALT_INV_ram~201_q\ $end
$var wire 1 g3 \RAM|ALT_INV_ram~169_q\ $end
$var wire 1 h3 \RAM|ALT_INV_ram~73_q\ $end
$var wire 1 i3 \RAM|ALT_INV_ram~41_q\ $end
$var wire 1 j3 \RAM|ALT_INV_ram~580_combout\ $end
$var wire 1 k3 \RAM|ALT_INV_ram~249_q\ $end
$var wire 1 l3 \RAM|ALT_INV_ram~217_q\ $end
$var wire 1 m3 \RAM|ALT_INV_ram~121_q\ $end
$var wire 1 n3 \RAM|ALT_INV_ram~89_q\ $end
$var wire 1 o3 \RAM|ALT_INV_ram~579_combout\ $end
$var wire 1 p3 \RAM|ALT_INV_ram~185_q\ $end
$var wire 1 q3 \RAM|ALT_INV_ram~153_q\ $end
$var wire 1 r3 \RAM|ALT_INV_ram~57_q\ $end
$var wire 1 s3 \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 t3 \RAM|ALT_INV_ram~578_combout\ $end
$var wire 1 u3 \RAM|ALT_INV_ram~577_combout\ $end
$var wire 1 v3 \RAM|ALT_INV_ram~513_q\ $end
$var wire 1 w3 \RAM|ALT_INV_ram~449_q\ $end
$var wire 1 x3 \RAM|ALT_INV_ram~481_q\ $end
$var wire 1 y3 \RAM|ALT_INV_ram~417_q\ $end
$var wire 1 z3 \RAM|ALT_INV_ram~576_combout\ $end
$var wire 1 {3 \RAM|ALT_INV_ram~497_q\ $end
$var wire 1 |3 \RAM|ALT_INV_ram~433_q\ $end
$var wire 1 }3 \RAM|ALT_INV_ram~465_q\ $end
$var wire 1 ~3 \RAM|ALT_INV_ram~401_q\ $end
$var wire 1 !4 \RAM|ALT_INV_ram~575_combout\ $end
$var wire 1 "4 \RAM|ALT_INV_ram~385_q\ $end
$var wire 1 #4 \RAM|ALT_INV_ram~321_q\ $end
$var wire 1 $4 \RAM|ALT_INV_ram~353_q\ $end
$var wire 1 %4 \RAM|ALT_INV_ram~289_q\ $end
$var wire 1 &4 \RAM|ALT_INV_ram~574_combout\ $end
$var wire 1 '4 \RAM|ALT_INV_ram~369_q\ $end
$var wire 1 (4 \RAM|ALT_INV_ram~305_q\ $end
$var wire 1 )4 \RAM|ALT_INV_ram~337_q\ $end
$var wire 1 *4 \RAM|ALT_INV_ram~273_q\ $end
$var wire 1 +4 \RAM|ALT_INV_ram~573_combout\ $end
$var wire 1 ,4 \RAM|ALT_INV_ram~572_combout\ $end
$var wire 1 -4 \RAM|ALT_INV_ram~257_q\ $end
$var wire 1 .4 \RAM|ALT_INV_ram~225_q\ $end
$var wire 1 /4 \RAM|ALT_INV_ram~241_q\ $end
$var wire 1 04 \RAM|ALT_INV_ram~209_q\ $end
$var wire 1 14 \RAM|ALT_INV_ram~571_combout\ $end
$var wire 1 24 \RAM|ALT_INV_ram~193_q\ $end
$var wire 1 34 \RAM|ALT_INV_ram~161_q\ $end
$var wire 1 44 \RAM|ALT_INV_ram~177_q\ $end
$var wire 1 54 \RAM|ALT_INV_ram~145_q\ $end
$var wire 1 64 \RAM|ALT_INV_ram~570_combout\ $end
$var wire 1 74 \RAM|ALT_INV_ram~129_q\ $end
$var wire 1 84 \RAM|ALT_INV_ram~97_q\ $end
$var wire 1 94 \RAM|ALT_INV_ram~113_q\ $end
$var wire 1 :4 \RAM|ALT_INV_ram~81_q\ $end
$var wire 1 ;4 \RAM|ALT_INV_ram~569_combout\ $end
$var wire 1 <4 \RAM|ALT_INV_ram~65_q\ $end
$var wire 1 =4 \RAM|ALT_INV_ram~33_q\ $end
$var wire 1 >4 \RAM|ALT_INV_ram~49_q\ $end
$var wire 1 ?4 \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 @4 \RAM|ALT_INV_ram~568_combout\ $end
$var wire 1 A4 \RAM|ALT_INV_ram~567_combout\ $end
$var wire 1 B4 \RAM|ALT_INV_ram~566_combout\ $end
$var wire 1 C4 \RAM|ALT_INV_ram~520_q\ $end
$var wire 1 D4 \RAM|ALT_INV_ram~456_q\ $end
$var wire 1 E4 \RAM|ALT_INV_ram~504_q\ $end
$var wire 1 F4 \RAM|ALT_INV_ram~440_q\ $end
$var wire 1 G4 \RAM|ALT_INV_ram~565_combout\ $end
$var wire 1 H4 \RAM|ALT_INV_ram~512_q\ $end
$var wire 1 I4 \RAM|ALT_INV_ram~448_q\ $end
$var wire 1 J4 \RAM|ALT_INV_ram~496_q\ $end
$var wire 1 K4 \RAM|ALT_INV_ram~432_q\ $end
$var wire 1 L4 \RAM|ALT_INV_ram~564_combout\ $end
$var wire 1 M4 \RAM|ALT_INV_ram~392_q\ $end
$var wire 1 N4 \RAM|ALT_INV_ram~328_q\ $end
$var wire 1 O4 \RAM|ALT_INV_ram~376_q\ $end
$var wire 1 P4 \RAM|ALT_INV_ram~312_q\ $end
$var wire 1 Q4 \RAM|ALT_INV_ram~563_combout\ $end
$var wire 1 R4 \RAM|ALT_INV_ram~384_q\ $end
$var wire 1 S4 \RAM|ALT_INV_ram~320_q\ $end
$var wire 1 T4 \RAM|ALT_INV_ram~368_q\ $end
$var wire 1 U4 \RAM|ALT_INV_ram~304_q\ $end
$var wire 1 V4 \RAM|ALT_INV_ram~562_combout\ $end
$var wire 1 W4 \RAM|ALT_INV_ram~561_combout\ $end
$var wire 1 X4 \RAM|ALT_INV_ram~264_q\ $end
$var wire 1 Y4 \RAM|ALT_INV_ram~256_q\ $end
$var wire 1 Z4 \RAM|ALT_INV_ram~248_q\ $end
$var wire 1 [4 \RAM|ALT_INV_ram~240_q\ $end
$var wire 1 \4 \RAM|ALT_INV_ram~560_combout\ $end
$var wire 1 ]4 \RAM|ALT_INV_ram~200_q\ $end
$var wire 1 ^4 \RAM|ALT_INV_ram~192_q\ $end
$var wire 1 _4 \RAM|ALT_INV_ram~184_q\ $end
$var wire 1 `4 \RAM|ALT_INV_ram~176_q\ $end
$var wire 1 a4 \RAM|ALT_INV_ram~559_combout\ $end
$var wire 1 b4 \RAM|ALT_INV_ram~136_q\ $end
$var wire 1 c4 \RAM|ALT_INV_ram~128_q\ $end
$var wire 1 d4 \RAM|ALT_INV_ram~120_q\ $end
$var wire 1 e4 \RAM|ALT_INV_ram~112_q\ $end
$var wire 1 f4 \RAM|ALT_INV_ram~558_combout\ $end
$var wire 1 g4 \RAM|ALT_INV_ram~72_q\ $end
$var wire 1 h4 \RAM|ALT_INV_ram~64_q\ $end
$var wire 1 i4 \RAM|ALT_INV_ram~56_q\ $end
$var wire 1 j4 \RAM|ALT_INV_ram~48_q\ $end
$var wire 1 k4 \RAM|ALT_INV_ram~557_combout\ $end
$var wire 1 l4 \RAM|ALT_INV_ram~556_combout\ $end
$var wire 1 m4 \RAM|ALT_INV_ram~488_q\ $end
$var wire 1 n4 \RAM|ALT_INV_ram~472_q\ $end
$var wire 1 o4 \RAM|ALT_INV_ram~360_q\ $end
$var wire 1 p4 \RAM|ALT_INV_ram~344_q\ $end
$var wire 1 q4 \RAM|ALT_INV_ram~555_combout\ $end
$var wire 1 r4 \RAM|ALT_INV_ram~480_q\ $end
$var wire 1 s4 \RAM|ALT_INV_ram~464_q\ $end
$var wire 1 t4 \RAM|ALT_INV_ram~352_q\ $end
$var wire 1 u4 \RAM|ALT_INV_ram~336_q\ $end
$var wire 1 v4 \RAM|ALT_INV_ram~554_combout\ $end
$var wire 1 w4 \RAM|ALT_INV_ram~424_q\ $end
$var wire 1 x4 \RAM|ALT_INV_ram~408_q\ $end
$var wire 1 y4 \RAM|ALT_INV_ram~296_q\ $end
$var wire 1 z4 \RAM|ALT_INV_ram~280_q\ $end
$var wire 1 {4 \RAM|ALT_INV_ram~553_combout\ $end
$var wire 1 |4 \RAM|ALT_INV_ram~416_q\ $end
$var wire 1 }4 \RAM|ALT_INV_ram~400_q\ $end
$var wire 1 ~4 \RAM|ALT_INV_ram~288_q\ $end
$var wire 1 !5 \RAM|ALT_INV_ram~272_q\ $end
$var wire 1 "5 \RAM|ALT_INV_ram~552_combout\ $end
$var wire 1 #5 \RAM|ALT_INV_ram~551_combout\ $end
$var wire 1 $5 \RAM|ALT_INV_ram~232_q\ $end
$var wire 1 %5 \RAM|ALT_INV_ram~168_q\ $end
$var wire 1 &5 \RAM|ALT_INV_ram~216_q\ $end
$var wire 1 '5 \RAM|ALT_INV_ram~152_q\ $end
$var wire 1 (5 \RAM|ALT_INV_ram~550_combout\ $end
$var wire 1 )5 \RAM|ALT_INV_ram~224_q\ $end
$var wire 1 *5 \RAM|ALT_INV_ram~160_q\ $end
$var wire 1 +5 \RAM|ALT_INV_ram~208_q\ $end
$var wire 1 ,5 \RAM|ALT_INV_ram~144_q\ $end
$var wire 1 -5 \RAM|ALT_INV_ram~549_combout\ $end
$var wire 1 .5 \RAM|ALT_INV_ram~104_q\ $end
$var wire 1 /5 \RAM|ALT_INV_ram~40_q\ $end
$var wire 1 05 \RAM|ALT_INV_ram~88_q\ $end
$var wire 1 15 \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 25 \RAM|ALT_INV_ram~548_combout\ $end
$var wire 1 35 \RAM|ALT_INV_ram~499_q\ $end
$var wire 1 45 \RAM|ALT_INV_ram~435_q\ $end
$var wire 1 55 \RAM|ALT_INV_ram~627_combout\ $end
$var wire 1 65 \RAM|ALT_INV_ram~395_q\ $end
$var wire 1 75 \RAM|ALT_INV_ram~331_q\ $end
$var wire 1 85 \RAM|ALT_INV_ram~379_q\ $end
$var wire 1 95 \RAM|ALT_INV_ram~315_q\ $end
$var wire 1 :5 \RAM|ALT_INV_ram~626_combout\ $end
$var wire 1 ;5 \RAM|ALT_INV_ram~387_q\ $end
$var wire 1 <5 \RAM|ALT_INV_ram~323_q\ $end
$var wire 1 =5 \RAM|ALT_INV_ram~371_q\ $end
$var wire 1 >5 \RAM|ALT_INV_ram~307_q\ $end
$var wire 1 ?5 \RAM|ALT_INV_ram~625_combout\ $end
$var wire 1 @5 \RAM|ALT_INV_ram~624_combout\ $end
$var wire 1 A5 \RAM|ALT_INV_ram~267_q\ $end
$var wire 1 B5 \RAM|ALT_INV_ram~259_q\ $end
$var wire 1 C5 \RAM|ALT_INV_ram~251_q\ $end
$var wire 1 D5 \RAM|ALT_INV_ram~243_q\ $end
$var wire 1 E5 \RAM|ALT_INV_ram~623_combout\ $end
$var wire 1 F5 \RAM|ALT_INV_ram~203_q\ $end
$var wire 1 G5 \RAM|ALT_INV_ram~195_q\ $end
$var wire 1 H5 \RAM|ALT_INV_ram~187_q\ $end
$var wire 1 I5 \RAM|ALT_INV_ram~179_q\ $end
$var wire 1 J5 \RAM|ALT_INV_ram~622_combout\ $end
$var wire 1 K5 \RAM|ALT_INV_ram~139_q\ $end
$var wire 1 L5 \RAM|ALT_INV_ram~131_q\ $end
$var wire 1 M5 \RAM|ALT_INV_ram~123_q\ $end
$var wire 1 N5 \RAM|ALT_INV_ram~115_q\ $end
$var wire 1 O5 \RAM|ALT_INV_ram~621_combout\ $end
$var wire 1 P5 \RAM|ALT_INV_ram~75_q\ $end
$var wire 1 Q5 \RAM|ALT_INV_ram~67_q\ $end
$var wire 1 R5 \RAM|ALT_INV_ram~59_q\ $end
$var wire 1 S5 \RAM|ALT_INV_ram~51_q\ $end
$var wire 1 T5 \RAM|ALT_INV_ram~620_combout\ $end
$var wire 1 U5 \RAM|ALT_INV_ram~619_combout\ $end
$var wire 1 V5 \RAM|ALT_INV_ram~491_q\ $end
$var wire 1 W5 \RAM|ALT_INV_ram~475_q\ $end
$var wire 1 X5 \RAM|ALT_INV_ram~363_q\ $end
$var wire 1 Y5 \RAM|ALT_INV_ram~347_q\ $end
$var wire 1 Z5 \RAM|ALT_INV_ram~618_combout\ $end
$var wire 1 [5 \RAM|ALT_INV_ram~483_q\ $end
$var wire 1 \5 \RAM|ALT_INV_ram~467_q\ $end
$var wire 1 ]5 \RAM|ALT_INV_ram~355_q\ $end
$var wire 1 ^5 \RAM|ALT_INV_ram~339_q\ $end
$var wire 1 _5 \RAM|ALT_INV_ram~617_combout\ $end
$var wire 1 `5 \RAM|ALT_INV_ram~427_q\ $end
$var wire 1 a5 \RAM|ALT_INV_ram~411_q\ $end
$var wire 1 b5 \RAM|ALT_INV_ram~299_q\ $end
$var wire 1 c5 \RAM|ALT_INV_ram~283_q\ $end
$var wire 1 d5 \RAM|ALT_INV_ram~616_combout\ $end
$var wire 1 e5 \RAM|ALT_INV_ram~419_q\ $end
$var wire 1 f5 \RAM|ALT_INV_ram~403_q\ $end
$var wire 1 g5 \RAM|ALT_INV_ram~291_q\ $end
$var wire 1 h5 \RAM|ALT_INV_ram~275_q\ $end
$var wire 1 i5 \RAM|ALT_INV_ram~615_combout\ $end
$var wire 1 j5 \RAM|ALT_INV_ram~614_combout\ $end
$var wire 1 k5 \RAM|ALT_INV_ram~235_q\ $end
$var wire 1 l5 \RAM|ALT_INV_ram~171_q\ $end
$var wire 1 m5 \RAM|ALT_INV_ram~219_q\ $end
$var wire 1 n5 \RAM|ALT_INV_ram~155_q\ $end
$var wire 1 o5 \RAM|ALT_INV_ram~613_combout\ $end
$var wire 1 p5 \RAM|ALT_INV_ram~227_q\ $end
$var wire 1 q5 \RAM|ALT_INV_ram~163_q\ $end
$var wire 1 r5 \RAM|ALT_INV_ram~211_q\ $end
$var wire 1 s5 \RAM|ALT_INV_ram~147_q\ $end
$var wire 1 t5 \RAM|ALT_INV_ram~612_combout\ $end
$var wire 1 u5 \RAM|ALT_INV_ram~107_q\ $end
$var wire 1 v5 \RAM|ALT_INV_ram~43_q\ $end
$var wire 1 w5 \RAM|ALT_INV_ram~91_q\ $end
$var wire 1 x5 \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 y5 \RAM|ALT_INV_ram~611_combout\ $end
$var wire 1 z5 \RAM|ALT_INV_ram~99_q\ $end
$var wire 1 {5 \RAM|ALT_INV_ram~35_q\ $end
$var wire 1 |5 \RAM|ALT_INV_ram~83_q\ $end
$var wire 1 }5 \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 ~5 \RAM|ALT_INV_ram~610_combout\ $end
$var wire 1 !6 \RAM|ALT_INV_ram~609_combout\ $end
$var wire 1 "6 \RAM|ALT_INV_ram~608_combout\ $end
$var wire 1 #6 \RAM|ALT_INV_ram~522_q\ $end
$var wire 1 $6 \RAM|ALT_INV_ram~514_q\ $end
$var wire 1 %6 \RAM|ALT_INV_ram~394_q\ $end
$var wire 1 &6 \RAM|ALT_INV_ram~386_q\ $end
$var wire 1 '6 \RAM|ALT_INV_ram~607_combout\ $end
$var wire 1 (6 \RAM|ALT_INV_ram~458_q\ $end
$var wire 1 )6 \RAM|ALT_INV_ram~450_q\ $end
$var wire 1 *6 \RAM|ALT_INV_ram~330_q\ $end
$var wire 1 +6 \RAM|ALT_INV_ram~322_q\ $end
$var wire 1 ,6 \RAM|ALT_INV_ram~606_combout\ $end
$var wire 1 -6 \RAM|ALT_INV_ram~490_q\ $end
$var wire 1 .6 \RAM|ALT_INV_ram~482_q\ $end
$var wire 1 /6 \RAM|ALT_INV_ram~362_q\ $end
$var wire 1 06 \RAM|ALT_INV_ram~354_q\ $end
$var wire 1 16 \RAM|ALT_INV_ram~605_combout\ $end
$var wire 1 26 \RAM|ALT_INV_ram~426_q\ $end
$var wire 1 36 \RAM|ALT_INV_ram~418_q\ $end
$var wire 1 46 \RAM|ALT_INV_ram~298_q\ $end
$var wire 1 56 \RAM|ALT_INV_ram~290_q\ $end
$var wire 1 66 \RAM|ALT_INV_ram~604_combout\ $end
$var wire 1 76 \RAM|ALT_INV_ram~603_combout\ $end
$var wire 1 86 \RAM|ALT_INV_ram~266_q\ $end
$var wire 1 96 \RAM|ALT_INV_ram~258_q\ $end
$var wire 1 :6 \RAM|ALT_INV_ram~202_q\ $end
$var wire 1 ;6 \RAM|ALT_INV_ram~194_q\ $end
$var wire 1 <6 \RAM|ALT_INV_ram~602_combout\ $end
$var wire 1 =6 \RAM|ALT_INV_ram~234_q\ $end
$var wire 1 >6 \RAM|ALT_INV_ram~226_q\ $end
$var wire 1 ?6 \RAM|ALT_INV_ram~170_q\ $end
$var wire 1 @6 \RAM|ALT_INV_ram~162_q\ $end
$var wire 1 A6 \RAM|ALT_INV_ram~601_combout\ $end
$var wire 1 B6 \RAM|ALT_INV_ram~138_q\ $end
$var wire 1 C6 \RAM|ALT_INV_ram~130_q\ $end
$var wire 1 D6 \RAM|ALT_INV_ram~74_q\ $end
$var wire 1 E6 \RAM|ALT_INV_ram~66_q\ $end
$var wire 1 F6 \RAM|ALT_INV_ram~600_combout\ $end
$var wire 1 G6 \RAM|ALT_INV_ram~106_q\ $end
$var wire 1 H6 \RAM|ALT_INV_ram~98_q\ $end
$var wire 1 I6 \RAM|ALT_INV_ram~42_q\ $end
$var wire 1 J6 \RAM|ALT_INV_ram~34_q\ $end
$var wire 1 K6 \RAM|ALT_INV_ram~599_combout\ $end
$var wire 1 L6 \RAM|ALT_INV_ram~598_combout\ $end
$var wire 1 M6 \RAM|ALT_INV_ram~506_q\ $end
$var wire 1 N6 \RAM|ALT_INV_ram~498_q\ $end
$var wire 1 O6 \RAM|ALT_INV_ram~474_q\ $end
$var wire 1 P6 \RAM|ALT_INV_ram~466_q\ $end
$var wire 1 Q6 \RAM|ALT_INV_ram~597_combout\ $end
$var wire 1 R6 \RAM|ALT_INV_ram~442_q\ $end
$var wire 1 S6 \RAM|ALT_INV_ram~434_q\ $end
$var wire 1 T6 \RAM|ALT_INV_ram~410_q\ $end
$var wire 1 U6 \RAM|ALT_INV_ram~402_q\ $end
$var wire 1 V6 \RAM|ALT_INV_ram~596_combout\ $end
$var wire 1 W6 \RAM|ALT_INV_ram~378_q\ $end
$var wire 1 X6 \RAM|ALT_INV_ram~370_q\ $end
$var wire 1 Y6 \RAM|ALT_INV_ram~346_q\ $end
$var wire 1 Z6 \RAM|ALT_INV_ram~338_q\ $end
$var wire 1 [6 \RAM|ALT_INV_ram~595_combout\ $end
$var wire 1 \6 \RAM|ALT_INV_ram~314_q\ $end
$var wire 1 ]6 \RAM|ALT_INV_ram~306_q\ $end
$var wire 1 ^6 \RAM|ALT_INV_ram~282_q\ $end
$var wire 1 _6 \RAM|ALT_INV_ram~274_q\ $end
$var wire 1 `6 \RAM|ALT_INV_ram~594_combout\ $end
$var wire 1 a6 \RAM|ALT_INV_ram~593_combout\ $end
$var wire 1 b6 \RAM|ALT_INV_ram~250_q\ $end
$var wire 1 c6 \RAM|ALT_INV_ram~242_q\ $end
$var wire 1 d6 \RAM|ALT_INV_ram~122_q\ $end
$var wire 1 e6 \RAM|ALT_INV_ram~114_q\ $end
$var wire 1 f6 \RAM|ALT_INV_ram~592_combout\ $end
$var wire 1 g6 \RAM|ALT_INV_ram~186_q\ $end
$var wire 1 h6 \RAM|ALT_INV_ram~178_q\ $end
$var wire 1 i6 \RAM|ALT_INV_ram~58_q\ $end
$var wire 1 j6 \RAM|ALT_INV_ram~50_q\ $end
$var wire 1 k6 \RAM|ALT_INV_ram~591_combout\ $end
$var wire 1 l6 \RAM|ALT_INV_ram~218_q\ $end
$var wire 1 m6 \RAM|ALT_INV_ram~210_q\ $end
$var wire 1 n6 \RAM|ALT_INV_ram~90_q\ $end
$var wire 1 o6 \RAM|ALT_INV_ram~82_q\ $end
$var wire 1 p6 \RAM|ALT_INV_ram~590_combout\ $end
$var wire 1 q6 \RAM|ALT_INV_ram~154_q\ $end
$var wire 1 r6 \RAM|ALT_INV_ram~146_q\ $end
$var wire 1 s6 \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 t6 \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 u6 \RAM|ALT_INV_ram~589_combout\ $end
$var wire 1 v6 \RAM|ALT_INV_ram~588_combout\ $end
$var wire 1 w6 \RAM|ALT_INV_ram~587_combout\ $end
$var wire 1 x6 \RAM|ALT_INV_ram~389_q\ $end
$var wire 1 y6 \RAM|ALT_INV_ram~133_q\ $end
$var wire 1 z6 \RAM|ALT_INV_ram~325_q\ $end
$var wire 1 {6 \RAM|ALT_INV_ram~69_q\ $end
$var wire 1 |6 \RAM|ALT_INV_ram~667_combout\ $end
$var wire 1 }6 \RAM|ALT_INV_ram~666_combout\ $end
$var wire 1 ~6 \RAM|ALT_INV_ram~509_q\ $end
$var wire 1 !7 \RAM|ALT_INV_ram~253_q\ $end
$var wire 1 "7 \RAM|ALT_INV_ram~501_q\ $end
$var wire 1 #7 \RAM|ALT_INV_ram~245_q\ $end
$var wire 1 $7 \RAM|ALT_INV_ram~665_combout\ $end
$var wire 1 %7 \RAM|ALT_INV_ram~445_q\ $end
$var wire 1 &7 \RAM|ALT_INV_ram~189_q\ $end
$var wire 1 '7 \RAM|ALT_INV_ram~437_q\ $end
$var wire 1 (7 \RAM|ALT_INV_ram~181_q\ $end
$var wire 1 )7 \RAM|ALT_INV_ram~664_combout\ $end
$var wire 1 *7 \RAM|ALT_INV_ram~381_q\ $end
$var wire 1 +7 \RAM|ALT_INV_ram~125_q\ $end
$var wire 1 ,7 \RAM|ALT_INV_ram~373_q\ $end
$var wire 1 -7 \RAM|ALT_INV_ram~117_q\ $end
$var wire 1 .7 \RAM|ALT_INV_ram~663_combout\ $end
$var wire 1 /7 \RAM|ALT_INV_ram~317_q\ $end
$var wire 1 07 \RAM|ALT_INV_ram~61_q\ $end
$var wire 1 17 \RAM|ALT_INV_ram~309_q\ $end
$var wire 1 27 \RAM|ALT_INV_ram~53_q\ $end
$var wire 1 37 \RAM|ALT_INV_ram~662_combout\ $end
$var wire 1 47 \RAM|ALT_INV_ram~661_combout\ $end
$var wire 1 57 \RAM|ALT_INV_ram~493_q\ $end
$var wire 1 67 \RAM|ALT_INV_ram~237_q\ $end
$var wire 1 77 \RAM|ALT_INV_ram~485_q\ $end
$var wire 1 87 \RAM|ALT_INV_ram~229_q\ $end
$var wire 1 97 \RAM|ALT_INV_ram~660_combout\ $end
$var wire 1 :7 \RAM|ALT_INV_ram~429_q\ $end
$var wire 1 ;7 \RAM|ALT_INV_ram~173_q\ $end
$var wire 1 <7 \RAM|ALT_INV_ram~421_q\ $end
$var wire 1 =7 \RAM|ALT_INV_ram~165_q\ $end
$var wire 1 >7 \RAM|ALT_INV_ram~659_combout\ $end
$var wire 1 ?7 \RAM|ALT_INV_ram~365_q\ $end
$var wire 1 @7 \RAM|ALT_INV_ram~109_q\ $end
$var wire 1 A7 \RAM|ALT_INV_ram~357_q\ $end
$var wire 1 B7 \RAM|ALT_INV_ram~101_q\ $end
$var wire 1 C7 \RAM|ALT_INV_ram~658_combout\ $end
$var wire 1 D7 \RAM|ALT_INV_ram~301_q\ $end
$var wire 1 E7 \RAM|ALT_INV_ram~45_q\ $end
$var wire 1 F7 \RAM|ALT_INV_ram~293_q\ $end
$var wire 1 G7 \RAM|ALT_INV_ram~37_q\ $end
$var wire 1 H7 \RAM|ALT_INV_ram~657_combout\ $end
$var wire 1 I7 \RAM|ALT_INV_ram~656_combout\ $end
$var wire 1 J7 \RAM|ALT_INV_ram~477_q\ $end
$var wire 1 K7 \RAM|ALT_INV_ram~221_q\ $end
$var wire 1 L7 \RAM|ALT_INV_ram~469_q\ $end
$var wire 1 M7 \RAM|ALT_INV_ram~213_q\ $end
$var wire 1 N7 \RAM|ALT_INV_ram~655_combout\ $end
$var wire 1 O7 \RAM|ALT_INV_ram~413_q\ $end
$var wire 1 P7 \RAM|ALT_INV_ram~157_q\ $end
$var wire 1 Q7 \RAM|ALT_INV_ram~405_q\ $end
$var wire 1 R7 \RAM|ALT_INV_ram~149_q\ $end
$var wire 1 S7 \RAM|ALT_INV_ram~654_combout\ $end
$var wire 1 T7 \RAM|ALT_INV_ram~349_q\ $end
$var wire 1 U7 \RAM|ALT_INV_ram~93_q\ $end
$var wire 1 V7 \RAM|ALT_INV_ram~341_q\ $end
$var wire 1 W7 \RAM|ALT_INV_ram~85_q\ $end
$var wire 1 X7 \RAM|ALT_INV_ram~653_combout\ $end
$var wire 1 Y7 \RAM|ALT_INV_ram~285_q\ $end
$var wire 1 Z7 \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 [7 \RAM|ALT_INV_ram~277_q\ $end
$var wire 1 \7 \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 ]7 \RAM|ALT_INV_ram~652_combout\ $end
$var wire 1 ^7 \RAM|ALT_INV_ram~651_combout\ $end
$var wire 1 _7 \RAM|ALT_INV_ram~650_combout\ $end
$var wire 1 `7 \RAM|ALT_INV_ram~524_q\ $end
$var wire 1 a7 \RAM|ALT_INV_ram~492_q\ $end
$var wire 1 b7 \RAM|ALT_INV_ram~396_q\ $end
$var wire 1 c7 \RAM|ALT_INV_ram~364_q\ $end
$var wire 1 d7 \RAM|ALT_INV_ram~649_combout\ $end
$var wire 1 e7 \RAM|ALT_INV_ram~460_q\ $end
$var wire 1 f7 \RAM|ALT_INV_ram~428_q\ $end
$var wire 1 g7 \RAM|ALT_INV_ram~332_q\ $end
$var wire 1 h7 \RAM|ALT_INV_ram~300_q\ $end
$var wire 1 i7 \RAM|ALT_INV_ram~648_combout\ $end
$var wire 1 j7 \RAM|ALT_INV_ram~508_q\ $end
$var wire 1 k7 \RAM|ALT_INV_ram~476_q\ $end
$var wire 1 l7 \RAM|ALT_INV_ram~380_q\ $end
$var wire 1 m7 \RAM|ALT_INV_ram~348_q\ $end
$var wire 1 n7 \RAM|ALT_INV_ram~647_combout\ $end
$var wire 1 o7 \RAM|ALT_INV_ram~444_q\ $end
$var wire 1 p7 \RAM|ALT_INV_ram~412_q\ $end
$var wire 1 q7 \RAM|ALT_INV_ram~316_q\ $end
$var wire 1 r7 \RAM|ALT_INV_ram~284_q\ $end
$var wire 1 s7 \RAM|ALT_INV_ram~646_combout\ $end
$var wire 1 t7 \RAM|ALT_INV_ram~645_combout\ $end
$var wire 1 u7 \RAM|ALT_INV_ram~268_q\ $end
$var wire 1 v7 \RAM|ALT_INV_ram~204_q\ $end
$var wire 1 w7 \RAM|ALT_INV_ram~236_q\ $end
$var wire 1 x7 \RAM|ALT_INV_ram~172_q\ $end
$var wire 1 y7 \RAM|ALT_INV_ram~644_combout\ $end
$var wire 1 z7 \RAM|ALT_INV_ram~252_q\ $end
$var wire 1 {7 \RAM|ALT_INV_ram~188_q\ $end
$var wire 1 |7 \RAM|ALT_INV_ram~220_q\ $end
$var wire 1 }7 \RAM|ALT_INV_ram~156_q\ $end
$var wire 1 ~7 \RAM|ALT_INV_ram~643_combout\ $end
$var wire 1 !8 \RAM|ALT_INV_ram~140_q\ $end
$var wire 1 "8 \RAM|ALT_INV_ram~76_q\ $end
$var wire 1 #8 \RAM|ALT_INV_ram~108_q\ $end
$var wire 1 $8 \RAM|ALT_INV_ram~44_q\ $end
$var wire 1 %8 \RAM|ALT_INV_ram~642_combout\ $end
$var wire 1 &8 \RAM|ALT_INV_ram~124_q\ $end
$var wire 1 '8 \RAM|ALT_INV_ram~60_q\ $end
$var wire 1 (8 \RAM|ALT_INV_ram~92_q\ $end
$var wire 1 )8 \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 *8 \RAM|ALT_INV_ram~641_combout\ $end
$var wire 1 +8 \RAM|ALT_INV_ram~640_combout\ $end
$var wire 1 ,8 \RAM|ALT_INV_ram~516_q\ $end
$var wire 1 -8 \RAM|ALT_INV_ram~484_q\ $end
$var wire 1 .8 \RAM|ALT_INV_ram~500_q\ $end
$var wire 1 /8 \RAM|ALT_INV_ram~468_q\ $end
$var wire 1 08 \RAM|ALT_INV_ram~639_combout\ $end
$var wire 1 18 \RAM|ALT_INV_ram~452_q\ $end
$var wire 1 28 \RAM|ALT_INV_ram~420_q\ $end
$var wire 1 38 \RAM|ALT_INV_ram~436_q\ $end
$var wire 1 48 \RAM|ALT_INV_ram~404_q\ $end
$var wire 1 58 \RAM|ALT_INV_ram~638_combout\ $end
$var wire 1 68 \RAM|ALT_INV_ram~388_q\ $end
$var wire 1 78 \RAM|ALT_INV_ram~356_q\ $end
$var wire 1 88 \RAM|ALT_INV_ram~372_q\ $end
$var wire 1 98 \RAM|ALT_INV_ram~340_q\ $end
$var wire 1 :8 \RAM|ALT_INV_ram~637_combout\ $end
$var wire 1 ;8 \RAM|ALT_INV_ram~324_q\ $end
$var wire 1 <8 \RAM|ALT_INV_ram~292_q\ $end
$var wire 1 =8 \RAM|ALT_INV_ram~308_q\ $end
$var wire 1 >8 \RAM|ALT_INV_ram~276_q\ $end
$var wire 1 ?8 \RAM|ALT_INV_ram~636_combout\ $end
$var wire 1 @8 \RAM|ALT_INV_ram~635_combout\ $end
$var wire 1 A8 \RAM|ALT_INV_ram~260_q\ $end
$var wire 1 B8 \RAM|ALT_INV_ram~228_q\ $end
$var wire 1 C8 \RAM|ALT_INV_ram~132_q\ $end
$var wire 1 D8 \RAM|ALT_INV_ram~100_q\ $end
$var wire 1 E8 \RAM|ALT_INV_ram~634_combout\ $end
$var wire 1 F8 \RAM|ALT_INV_ram~196_q\ $end
$var wire 1 G8 \RAM|ALT_INV_ram~164_q\ $end
$var wire 1 H8 \RAM|ALT_INV_ram~68_q\ $end
$var wire 1 I8 \RAM|ALT_INV_ram~36_q\ $end
$var wire 1 J8 \RAM|ALT_INV_ram~633_combout\ $end
$var wire 1 K8 \RAM|ALT_INV_ram~244_q\ $end
$var wire 1 L8 \RAM|ALT_INV_ram~212_q\ $end
$var wire 1 M8 \RAM|ALT_INV_ram~116_q\ $end
$var wire 1 N8 \RAM|ALT_INV_ram~84_q\ $end
$var wire 1 O8 \RAM|ALT_INV_ram~632_combout\ $end
$var wire 1 P8 \RAM|ALT_INV_ram~180_q\ $end
$var wire 1 Q8 \RAM|ALT_INV_ram~148_q\ $end
$var wire 1 R8 \RAM|ALT_INV_ram~52_q\ $end
$var wire 1 S8 \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 T8 \RAM|ALT_INV_ram~631_combout\ $end
$var wire 1 U8 \RAM|ALT_INV_ram~630_combout\ $end
$var wire 1 V8 \RAM|ALT_INV_ram~629_combout\ $end
$var wire 1 W8 \RAM|ALT_INV_ram~523_q\ $end
$var wire 1 X8 \RAM|ALT_INV_ram~459_q\ $end
$var wire 1 Y8 \RAM|ALT_INV_ram~507_q\ $end
$var wire 1 Z8 \RAM|ALT_INV_ram~443_q\ $end
$var wire 1 [8 \RAM|ALT_INV_ram~628_combout\ $end
$var wire 1 \8 \RAM|ALT_INV_ram~515_q\ $end
$var wire 1 ]8 \RAM|ALT_INV_ram~451_q\ $end
$var wire 1 ^8 \BUF3STATE_KEY0|ALT_INV_saida[6]~20_combout\ $end
$var wire 1 _8 \BUF3STATE_KEY0|ALT_INV_saida[5]~19_combout\ $end
$var wire 1 `8 \BUF3STATE_KEY0|ALT_INV_saida[4]~18_combout\ $end
$var wire 1 a8 \BUF3STATE_KEY0|ALT_INV_saida[3]~17_combout\ $end
$var wire 1 b8 \BUF3STATE_KEY0|ALT_INV_saida[2]~16_combout\ $end
$var wire 1 c8 \BUF3STATE_KEY0|ALT_INV_saida[1]~15_combout\ $end
$var wire 1 d8 \RAM|ALT_INV_dado_out[0]~8_combout\ $end
$var wire 1 e8 \BUF3STATE_SW8|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 f8 \BUF3STATE_SW|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 g8 \ALT_INV_HabilitaKEY1~combout\ $end
$var wire 1 h8 \CPU|REG_RET|ALT_INV_DOUT\ [8] $end
$var wire 1 i8 \CPU|REG_RET|ALT_INV_DOUT\ [7] $end
$var wire 1 j8 \CPU|REG_RET|ALT_INV_DOUT\ [6] $end
$var wire 1 k8 \CPU|REG_RET|ALT_INV_DOUT\ [5] $end
$var wire 1 l8 \CPU|REG_RET|ALT_INV_DOUT\ [4] $end
$var wire 1 m8 \CPU|REG_RET|ALT_INV_DOUT\ [3] $end
$var wire 1 n8 \CPU|REG_RET|ALT_INV_DOUT\ [2] $end
$var wire 1 o8 \CPU|REG_RET|ALT_INV_DOUT\ [1] $end
$var wire 1 p8 \CPU|REG_RET|ALT_INV_DOUT\ [0] $end
$var wire 1 q8 \CPU|LogicaDesvio|ALT_INV_output[0]~0_combout\ $end
$var wire 1 r8 \CPU|FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 s8 \CPU|Decoder|ALT_INV_Equal7~2_combout\ $end
$var wire 1 t8 \ALT_INV_HabilitaLED~0_combout\ $end
$var wire 1 u8 \CPU|Decoder|ALT_INV_output[4]~2_combout\ $end
$var wire 1 v8 \CPU|Decoder|ALT_INV_output[3]~1_combout\ $end
$var wire 1 w8 \RAM|ALT_INV_ram~694_combout\ $end
$var wire 1 x8 \RAM|ALT_INV_ram~693_combout\ $end
$var wire 1 y8 \RAM|ALT_INV_ram~692_combout\ $end
$var wire 1 z8 \RAM|ALT_INV_ram~526_q\ $end
$var wire 1 {8 \RAM|ALT_INV_ram~270_q\ $end
$var wire 1 |8 \RAM|ALT_INV_ram~510_q\ $end
$var wire 1 }8 \RAM|ALT_INV_ram~254_q\ $end
$var wire 1 ~8 \RAM|ALT_INV_ram~691_combout\ $end
$var wire 1 !9 \RAM|ALT_INV_ram~494_q\ $end
$var wire 1 "9 \RAM|ALT_INV_ram~238_q\ $end
$var wire 1 #9 \RAM|ALT_INV_ram~478_q\ $end
$var wire 1 $9 \RAM|ALT_INV_ram~222_q\ $end
$var wire 1 %9 \RAM|ALT_INV_ram~690_combout\ $end
$var wire 1 &9 \RAM|ALT_INV_ram~398_q\ $end
$var wire 1 '9 \RAM|ALT_INV_ram~142_q\ $end
$var wire 1 (9 \RAM|ALT_INV_ram~382_q\ $end
$var wire 1 )9 \RAM|ALT_INV_ram~126_q\ $end
$var wire 1 *9 \RAM|ALT_INV_ram~689_combout\ $end
$var wire 1 +9 \RAM|ALT_INV_ram~366_q\ $end
$var wire 1 ,9 \RAM|ALT_INV_ram~110_q\ $end
$var wire 1 -9 \RAM|ALT_INV_ram~350_q\ $end
$var wire 1 .9 \RAM|ALT_INV_ram~94_q\ $end
$var wire 1 /9 \RAM|ALT_INV_ram~688_combout\ $end
$var wire 1 09 \RAM|ALT_INV_ram~687_combout\ $end
$var wire 1 19 \RAM|ALT_INV_ram~518_q\ $end
$var wire 1 29 \RAM|ALT_INV_ram~262_q\ $end
$var wire 1 39 \RAM|ALT_INV_ram~502_q\ $end
$var wire 1 49 \RAM|ALT_INV_ram~246_q\ $end
$var wire 1 59 \RAM|ALT_INV_ram~686_combout\ $end
$var wire 1 69 \RAM|ALT_INV_ram~486_q\ $end
$var wire 1 79 \RAM|ALT_INV_ram~230_q\ $end
$var wire 1 89 \RAM|ALT_INV_ram~470_q\ $end
$var wire 1 99 \RAM|ALT_INV_ram~214_q\ $end
$var wire 1 :9 \RAM|ALT_INV_ram~685_combout\ $end
$var wire 1 ;9 \RAM|ALT_INV_ram~390_q\ $end
$var wire 1 <9 \RAM|ALT_INV_ram~134_q\ $end
$var wire 1 =9 \RAM|ALT_INV_ram~374_q\ $end
$var wire 1 >9 \RAM|ALT_INV_ram~118_q\ $end
$var wire 1 ?9 \RAM|ALT_INV_ram~684_combout\ $end
$var wire 1 @9 \RAM|ALT_INV_ram~358_q\ $end
$var wire 1 A9 \RAM|ALT_INV_ram~102_q\ $end
$var wire 1 B9 \RAM|ALT_INV_ram~342_q\ $end
$var wire 1 C9 \RAM|ALT_INV_ram~86_q\ $end
$var wire 1 D9 \RAM|ALT_INV_ram~683_combout\ $end
$var wire 1 E9 \RAM|ALT_INV_ram~682_combout\ $end
$var wire 1 F9 \RAM|ALT_INV_ram~462_q\ $end
$var wire 1 G9 \RAM|ALT_INV_ram~206_q\ $end
$var wire 1 H9 \RAM|ALT_INV_ram~430_q\ $end
$var wire 1 I9 \RAM|ALT_INV_ram~174_q\ $end
$var wire 1 J9 \RAM|ALT_INV_ram~681_combout\ $end
$var wire 1 K9 \RAM|ALT_INV_ram~446_q\ $end
$var wire 1 L9 \RAM|ALT_INV_ram~190_q\ $end
$var wire 1 M9 \RAM|ALT_INV_ram~414_q\ $end
$var wire 1 N9 \RAM|ALT_INV_ram~158_q\ $end
$var wire 1 O9 \RAM|ALT_INV_ram~680_combout\ $end
$var wire 1 P9 \RAM|ALT_INV_ram~334_q\ $end
$var wire 1 Q9 \RAM|ALT_INV_ram~78_q\ $end
$var wire 1 R9 \RAM|ALT_INV_ram~302_q\ $end
$var wire 1 S9 \RAM|ALT_INV_ram~46_q\ $end
$var wire 1 T9 \RAM|ALT_INV_ram~679_combout\ $end
$var wire 1 U9 \RAM|ALT_INV_ram~318_q\ $end
$var wire 1 V9 \RAM|ALT_INV_ram~62_q\ $end
$var wire 1 W9 \RAM|ALT_INV_ram~286_q\ $end
$var wire 1 X9 \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 Y9 \RAM|ALT_INV_ram~678_combout\ $end
$var wire 1 Z9 \RAM|ALT_INV_ram~677_combout\ $end
$var wire 1 [9 \RAM|ALT_INV_ram~454_q\ $end
$var wire 1 \9 \RAM|ALT_INV_ram~198_q\ $end
$var wire 1 ]9 \RAM|ALT_INV_ram~422_q\ $end
$var wire 1 ^9 \RAM|ALT_INV_ram~166_q\ $end
$var wire 1 _9 \RAM|ALT_INV_ram~676_combout\ $end
$var wire 1 `9 \RAM|ALT_INV_ram~438_q\ $end
$var wire 1 a9 \RAM|ALT_INV_ram~182_q\ $end
$var wire 1 b9 \RAM|ALT_INV_ram~406_q\ $end
$var wire 1 c9 \RAM|ALT_INV_ram~150_q\ $end
$var wire 1 d9 \RAM|ALT_INV_ram~675_combout\ $end
$var wire 1 e9 \RAM|ALT_INV_ram~326_q\ $end
$var wire 1 f9 \RAM|ALT_INV_ram~70_q\ $end
$var wire 1 g9 \RAM|ALT_INV_ram~294_q\ $end
$var wire 1 h9 \RAM|ALT_INV_ram~38_q\ $end
$var wire 1 i9 \RAM|ALT_INV_ram~674_combout\ $end
$var wire 1 j9 \RAM|ALT_INV_ram~310_q\ $end
$var wire 1 k9 \RAM|ALT_INV_ram~54_q\ $end
$var wire 1 l9 \RAM|ALT_INV_ram~278_q\ $end
$var wire 1 m9 \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 n9 \RAM|ALT_INV_ram~673_combout\ $end
$var wire 1 o9 \RAM|ALT_INV_ram~672_combout\ $end
$var wire 1 p9 \RAM|ALT_INV_ram~671_combout\ $end
$var wire 1 q9 \RAM|ALT_INV_ram~525_q\ $end
$var wire 1 r9 \RAM|ALT_INV_ram~269_q\ $end
$var wire 1 s9 \RAM|ALT_INV_ram~461_q\ $end
$var wire 1 t9 \RAM|ALT_INV_ram~205_q\ $end
$var wire 1 u9 \RAM|ALT_INV_ram~670_combout\ $end
$var wire 1 v9 \RAM|ALT_INV_ram~517_q\ $end
$var wire 1 w9 \RAM|ALT_INV_ram~261_q\ $end
$var wire 1 x9 \RAM|ALT_INV_ram~453_q\ $end
$var wire 1 y9 \RAM|ALT_INV_ram~197_q\ $end
$var wire 1 z9 \RAM|ALT_INV_ram~669_combout\ $end
$var wire 1 {9 \RAM|ALT_INV_ram~397_q\ $end
$var wire 1 |9 \RAM|ALT_INV_ram~141_q\ $end
$var wire 1 }9 \RAM|ALT_INV_ram~333_q\ $end
$var wire 1 ~9 \RAM|ALT_INV_ram~77_q\ $end
$var wire 1 !: \RAM|ALT_INV_ram~668_combout\ $end
$var wire 1 ": \RAM|ALT_INV_ram~775_combout\ $end
$var wire 1 #: \RAM|ALT_INV_ram~773_combout\ $end
$var wire 1 $: \RAM|ALT_INV_ram~771_combout\ $end
$var wire 1 %: \RAM|ALT_INV_ram~769_combout\ $end
$var wire 1 &: \RAM|ALT_INV_ram~767_combout\ $end
$var wire 1 ': \RAM|ALT_INV_ram~765_combout\ $end
$var wire 1 (: \RAM|ALT_INV_ram~763_combout\ $end
$var wire 1 ): \RAM|ALT_INV_ram~761_combout\ $end
$var wire 1 *: \RAM|ALT_INV_ram~759_combout\ $end
$var wire 1 +: \RAM|ALT_INV_ram~757_combout\ $end
$var wire 1 ,: \RAM|ALT_INV_ram~755_combout\ $end
$var wire 1 -: \RAM|ALT_INV_ram~753_combout\ $end
$var wire 1 .: \RAM|ALT_INV_ram~751_combout\ $end
$var wire 1 /: \RAM|ALT_INV_ram~749_combout\ $end
$var wire 1 0: \RAM|ALT_INV_ram~747_combout\ $end
$var wire 1 1: \RAM|ALT_INV_ram~745_combout\ $end
$var wire 1 2: \RAM|ALT_INV_ram~743_combout\ $end
$var wire 1 3: \RAM|ALT_INV_ram~741_combout\ $end
$var wire 1 4: \RAM|ALT_INV_ram~739_combout\ $end
$var wire 1 5: \RAM|ALT_INV_ram~737_combout\ $end
$var wire 1 6: \RAM|ALT_INV_ram~735_combout\ $end
$var wire 1 7: \RAM|ALT_INV_ram~733_combout\ $end
$var wire 1 8: \RAM|ALT_INV_ram~731_combout\ $end
$var wire 1 9: \RAM|ALT_INV_ram~729_combout\ $end
$var wire 1 :: \RAM|ALT_INV_ram~727_combout\ $end
$var wire 1 ;: \RAM|ALT_INV_ram~725_combout\ $end
$var wire 1 <: \RAM|ALT_INV_ram~723_combout\ $end
$var wire 1 =: \RAM|ALT_INV_ram~721_combout\ $end
$var wire 1 >: \RAM|ALT_INV_ram~719_combout\ $end
$var wire 1 ?: \RAM|ALT_INV_ram~717_combout\ $end
$var wire 1 @: \RAM|ALT_INV_ram~715_combout\ $end
$var wire 1 A: \RAM|ALT_INV_ram~713_combout\ $end
$var wire 1 B: \RAM|ALT_INV_ram~711_combout\ $end
$var wire 1 C: \RAM|ALT_INV_ram~709_combout\ $end
$var wire 1 D: \RAM|ALT_INV_ram~707_combout\ $end
$var wire 1 E: \RAM|ALT_INV_ram~705_combout\ $end
$var wire 1 F: \RAM|ALT_INV_ram~703_combout\ $end
$var wire 1 G: \RAM|ALT_INV_ram~701_combout\ $end
$var wire 1 H: \RAM|ALT_INV_ram~699_combout\ $end
$var wire 1 I: \RAM|ALT_INV_ram~697_combout\ $end
$var wire 1 J: \RAM|ALT_INV_ram~695_combout\ $end
$var wire 1 K: \detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 L: \ALT_INV_RST_KEY0~combout\ $end
$var wire 1 M: \ALT_INV_RST_KEY0~0_combout\ $end
$var wire 1 N: \BUF3STATE_KEY0|ALT_INV_saida[7]~21_combout\ $end
$var wire 1 O: \REG_HEX3|ALT_INV_DOUT\ [3] $end
$var wire 1 P: \REG_HEX3|ALT_INV_DOUT\ [2] $end
$var wire 1 Q: \REG_HEX3|ALT_INV_DOUT\ [1] $end
$var wire 1 R: \REG_HEX3|ALT_INV_DOUT\ [0] $end
$var wire 1 S: \REG_HEX2|ALT_INV_DOUT\ [3] $end
$var wire 1 T: \REG_HEX2|ALT_INV_DOUT\ [2] $end
$var wire 1 U: \REG_HEX2|ALT_INV_DOUT\ [1] $end
$var wire 1 V: \REG_HEX2|ALT_INV_DOUT\ [0] $end
$var wire 1 W: \REG_HEX1|ALT_INV_DOUT\ [3] $end
$var wire 1 X: \REG_HEX1|ALT_INV_DOUT\ [2] $end
$var wire 1 Y: \REG_HEX1|ALT_INV_DOUT\ [1] $end
$var wire 1 Z: \REG_HEX1|ALT_INV_DOUT\ [0] $end
$var wire 1 [: \REG_HEX0|ALT_INV_DOUT\ [3] $end
$var wire 1 \: \REG_HEX0|ALT_INV_DOUT\ [2] $end
$var wire 1 ]: \REG_HEX0|ALT_INV_DOUT\ [1] $end
$var wire 1 ^: \REG_HEX0|ALT_INV_DOUT\ [0] $end
$var wire 1 _: \ROM|ALT_INV_memROM~74_combout\ $end
$var wire 1 `: \ROM|ALT_INV_memROM~73_combout\ $end
$var wire 1 a: \ROM|ALT_INV_memROM~72_combout\ $end
$var wire 1 b: \ROM|ALT_INV_memROM~71_combout\ $end
$var wire 1 c: \ROM|ALT_INV_memROM~70_combout\ $end
$var wire 1 d: \ROM|ALT_INV_memROM~69_combout\ $end
$var wire 1 e: \ROM|ALT_INV_memROM~68_combout\ $end
$var wire 1 f: \ROM|ALT_INV_memROM~67_combout\ $end
$var wire 1 g: \ROM|ALT_INV_memROM~66_combout\ $end
$var wire 1 h: \ROM|ALT_INV_memROM~65_combout\ $end
$var wire 1 i: \ROM|ALT_INV_memROM~64_combout\ $end
$var wire 1 j: \ROM|ALT_INV_memROM~63_combout\ $end
$var wire 1 k: \ROM|ALT_INV_memROM~62_combout\ $end
$var wire 1 l: \ROM|ALT_INV_memROM~61_combout\ $end
$var wire 1 m: \ROM|ALT_INV_memROM~60_combout\ $end
$var wire 1 n: \ROM|ALT_INV_memROM~59_combout\ $end
$var wire 1 o: \ROM|ALT_INV_memROM~58_combout\ $end
$var wire 1 p: \ROM|ALT_INV_memROM~57_combout\ $end
$var wire 1 q: \ROM|ALT_INV_memROM~56_combout\ $end
$var wire 1 r: \ROM|ALT_INV_memROM~55_combout\ $end
$var wire 1 s: \ROM|ALT_INV_memROM~54_combout\ $end
$var wire 1 t: \ROM|ALT_INV_memROM~53_combout\ $end
$var wire 1 u: \ROM|ALT_INV_memROM~52_combout\ $end
$var wire 1 v: \ROM|ALT_INV_memROM~51_combout\ $end
$var wire 1 w: \ROM|ALT_INV_memROM~50_combout\ $end
$var wire 1 x: \ROM|ALT_INV_memROM~49_combout\ $end
$var wire 1 y: \ROM|ALT_INV_memROM~48_combout\ $end
$var wire 1 z: \ROM|ALT_INV_memROM~47_combout\ $end
$var wire 1 {: \ROM|ALT_INV_memROM~46_combout\ $end
$var wire 1 |: \ROM|ALT_INV_memROM~45_combout\ $end
$var wire 1 }: \ROM|ALT_INV_memROM~44_combout\ $end
$var wire 1 ~: \ROM|ALT_INV_memROM~43_combout\ $end
$var wire 1 !; \ROM|ALT_INV_memROM~42_combout\ $end
$var wire 1 "; \ROM|ALT_INV_memROM~41_combout\ $end
$var wire 1 #; \ROM|ALT_INV_memROM~40_combout\ $end
$var wire 1 $; \ROM|ALT_INV_memROM~39_combout\ $end
$var wire 1 %; \ROM|ALT_INV_memROM~38_combout\ $end
$var wire 1 &; \ROM|ALT_INV_memROM~37_combout\ $end
$var wire 1 '; \ROM|ALT_INV_memROM~36_combout\ $end
$var wire 1 (; \ROM|ALT_INV_memROM~35_combout\ $end
$var wire 1 ); \ROM|ALT_INV_memROM~34_combout\ $end
$var wire 1 *; \ROM|ALT_INV_memROM~33_combout\ $end
$var wire 1 +; \ROM|ALT_INV_memROM~32_combout\ $end
$var wire 1 ,; \ROM|ALT_INV_memROM~31_combout\ $end
$var wire 1 -; \ROM|ALT_INV_memROM~30_combout\ $end
$var wire 1 .; \ROM|ALT_INV_memROM~29_combout\ $end
$var wire 1 /; \ROM|ALT_INV_memROM~28_combout\ $end
$var wire 1 0; \ROM|ALT_INV_memROM~27_combout\ $end
$var wire 1 1; \ROM|ALT_INV_memROM~26_combout\ $end
$var wire 1 2; \ROM|ALT_INV_memROM~25_combout\ $end
$var wire 1 3; \ROM|ALT_INV_memROM~24_combout\ $end
$var wire 1 4; \ROM|ALT_INV_memROM~23_combout\ $end
$var wire 1 5; \ROM|ALT_INV_memROM~22_combout\ $end
$var wire 1 6; \ROM|ALT_INV_memROM~21_combout\ $end
$var wire 1 7; \ROM|ALT_INV_memROM~20_combout\ $end
$var wire 1 8; \ROM|ALT_INV_memROM~19_combout\ $end
$var wire 1 9; \ROM|ALT_INV_memROM~18_combout\ $end
$var wire 1 :; \ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 ;; \ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 <; \ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 =; \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 >; \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 ?; \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 @; \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 A; \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 B; \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 C; \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 D; \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 E; \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 F; \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 G; \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 H; \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 I; \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 J; \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 K; \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 L; \LEDR9|ALT_INV_DOUT~q\ $end
$var wire 1 M; \LEDR8|ALT_INV_DOUT~q\ $end
$var wire 1 N; \ROM|ALT_INV_memROM~75_combout\ $end
$var wire 1 O; \CPU|MUX2x1|ALT_INV_saida_MUX[1]~25_combout\ $end
$var wire 1 P; \CPU|MUX2x1|ALT_INV_saida_MUX[2]~21_combout\ $end
$var wire 1 Q; \CPU|MUX2x1|ALT_INV_saida_MUX[3]~17_combout\ $end
$var wire 1 R; \CPU|MUX2x1|ALT_INV_saida_MUX[4]~13_combout\ $end
$var wire 1 S; \CPU|MUX2x1|ALT_INV_saida_MUX[5]~9_combout\ $end
$var wire 1 T; \CPU|MUX2x1|ALT_INV_saida_MUX[6]~5_combout\ $end
$var wire 1 U; \CPU|MUX2x1|ALT_INV_saida_MUX[7]~1_combout\ $end
$var wire 1 V; \CPU|somaUm|ALT_INV_Add0~33_sumout\ $end
$var wire 1 W; \CPU|somaUm|ALT_INV_Add0~29_sumout\ $end
$var wire 1 X; \CPU|somaUm|ALT_INV_Add0~25_sumout\ $end
$var wire 1 Y; \CPU|somaUm|ALT_INV_Add0~21_sumout\ $end
$var wire 1 Z; \CPU|somaUm|ALT_INV_Add0~17_sumout\ $end
$var wire 1 [; \CPU|somaUm|ALT_INV_Add0~13_sumout\ $end
$var wire 1 \; \CPU|somaUm|ALT_INV_Add0~9_sumout\ $end
$var wire 1 ]; \CPU|somaUm|ALT_INV_Add0~5_sumout\ $end
$var wire 1 ^; \CPU|somaUm|ALT_INV_Add0~1_sumout\ $end
$var wire 1 _; \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 `; \CPU|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 a; \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 b; \CPU|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 c; \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 d; \CPU|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 e; \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 f; \CPU|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 g; \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 h; \CPU|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 i; \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 j; \CPU|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 k; \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 l; \CPU|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 m; \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 n; \CPU|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 o; \CPU|REG1|ALT_INV_DOUT\ [7] $end
$var wire 1 p; \CPU|REG1|ALT_INV_DOUT\ [6] $end
$var wire 1 q; \CPU|REG1|ALT_INV_DOUT\ [5] $end
$var wire 1 r; \CPU|REG1|ALT_INV_DOUT\ [4] $end
$var wire 1 s; \CPU|REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 t; \CPU|REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 u; \CPU|REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 v; \CPU|REG1|ALT_INV_DOUT\ [0] $end
$var wire 1 w; \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 x; \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 y; \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 z; \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 {; \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 |; \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 }; \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 ~; \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 !< \CPU|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01!
02!
03!
04!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
1h!
0i!
0j!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
1}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
01"
12"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
z>"
z?"
z@"
zA"
zB"
zC"
zD"
zE"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
1X"
0Y"
0Z"
0["
0\"
0]"
0^"
1_"
0`"
0a"
0b"
0c"
0d"
0e"
1f"
0g"
0h"
0i"
0j"
0k"
0l"
1m"
0n"
0o"
0p"
0q"
0r"
0s"
1t"
0u"
0v"
0w"
0x"
0y"
0z"
1{"
0|"
0}"
0~"
0!#
0"#
0##
0&#
0'#
0(#
0)#
0*#
0+#
0,#
1-#
0.#
0/#
00#
01#
02#
03#
04#
15#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
z?#
z@#
zA#
zB#
zC#
zD#
zE#
zF#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
1`#
0a#
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
1D3
1E3
1F3
1G3
1H3
1I3
1J3
1K3
1h8
1i8
1j8
1k8
1l8
1m8
1n8
1o8
1p8
1O:
1P:
1Q:
1R:
1S:
1T:
1U:
1V:
1W:
1X:
1Y:
1Z:
1[:
1\:
1]:
1^:
1o;
1p;
1q;
1r;
1s;
1t;
1u;
1v;
1w;
1x;
1y;
1z;
1{;
1|;
1};
1~;
1!<
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
z3
z4
z5
z6
z7
z8
z9
z:
0;
0<
0=
0>
0?
0@
0A
0B
0D
0E
0F
0G
0H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
0R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
1e
0f
0g
0h
0i
0j
0k
1l
0m
0n
0o
0p
0q
0r
1s
0t
0u
0v
0w
0x
0y
1z
0{
0|
0}
0~
0!!
0"!
1#!
0$!
0%!
0&!
0'!
0(!
0)!
1*!
0+!
0,!
0-!
0.!
0/!
00!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
zH!
zI!
zJ!
zK!
zL!
zM!
zN!
zO!
0Q!
1R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
1_!
0`!
1C
0d
15!
1P!
0^!
0k!
0l!
1m!
xn!
1o!
1p!
1q!
1r!
1s!
1t!
1u!
10"
0$#
0%#
06#
1G#
zb#
zc#
zd#
ze#
zf#
zg#
zh#
zi#
zj#
zk#
zl#
zm#
zn#
zo#
zp#
zq#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
1)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
1C$
0D$
0E$
0F$
0G$
0H$
0I$
1J$
0K$
0L$
0M$
0N$
0O$
0P$
1Q$
0R$
0S$
0T$
0U$
0V$
0W$
1X$
0Y$
0Z$
0[$
0\$
0]$
0^$
1_$
0`$
0a$
0b$
0c$
0d$
0e$
1f$
0g$
0h$
1i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
1q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
1$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
1>%
1?%
0@%
0A%
0B%
0C%
0D%
1E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
1Q%
0R%
0S%
0T%
1U%
1V%
0W%
1X%
1Y%
0Z%
0[%
1\%
0]%
0^%
0_%
0`%
0a%
1b%
0c%
0d%
0e%
0f%
0g%
0h%
1i%
0j%
1k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
1t%
0u%
1v%
0w%
0x%
0y%
0z%
1{%
0|%
0}%
0~%
1!&
1"&
0#&
0$&
1%&
1&&
0'&
0(&
0)&
0*&
0+&
0,&
1-&
1.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
1I(
1J(
0K(
0L(
0M(
0N(
1O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
1I)
0J)
0K)
1L)
0M)
1N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
1H*
0I*
0J*
0K*
0L*
1M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
1G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
1D,
1E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
1C-
1D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
1B.
1C.
0D.
0E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
0w.
0x.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
1A/
1B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
0h/
0i/
0j/
0k/
0l/
0m/
1n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
1&0
1'0
0(0
0)0
0*0
1+0
1,0
0-0
0.0
1/0
000
010
020
030
040
050
060
070
080
090
0:0
1;0
1<0
0=0
0>0
0?0
0@0
0A0
0B0
0C0
0D0
0E0
0F0
0G0
0H0
0I0
0J0
1K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
1S0
0T0
0U0
0V0
0W0
0X0
0Y0
0Z0
1[0
0\0
0]0
0^0
0_0
0`0
0a0
0b0
1c0
0d0
0e0
0f0
0g0
0h0
0i0
0j0
1k0
0l0
0m0
0n0
0o0
0p0
0q0
0r0
0s0
1t0
0u0
0v0
0w0
0x0
0y0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
0$1
1_1
1`1
1a1
1b1
1c1
1d1
1e1
0f1
1g1
1h1
1i1
1j1
1k1
0l1
1m1
1n1
1o1
1p1
1q1
0r1
0s1
1t1
1u1
1v1
1w1
1x1
1y1
1z1
1{1
1|1
1}1
1~1
1!2
1"2
1#2
1$2
1%2
1&2
1'2
1(2
1)2
1*2
1+2
1,2
1-2
1.2
1/2
102
112
122
132
042
152
062
172
182
192
1:2
1;2
1<2
1=2
1>2
1?2
1@2
1A2
1B2
1C2
1D2
1E2
1F2
1G2
1H2
1I2
1J2
1K2
1L2
1M2
1N2
1O2
1P2
1Q2
1R2
1S2
1T2
1U2
1V2
1W2
1X2
1Y2
1Z2
1[2
1\2
1]2
1^2
1_2
1`2
1a2
1b2
1c2
1d2
1e2
1f2
1g2
1h2
1i2
1j2
1k2
1l2
1m2
1n2
1o2
1p2
1q2
1r2
1s2
1t2
1u2
1v2
1w2
1x2
1y2
1z2
1{2
1|2
1}2
1~2
1!3
1"3
1#3
1$3
1%3
1&3
1'3
1(3
1)3
1*3
1+3
1,3
1-3
1.3
1/3
103
113
123
133
143
053
163
173
183
093
1:3
1;3
1<3
1=3
1>3
1?3
1@3
1A3
0B3
1C3
1L3
1M3
1N3
1O3
1P3
1Q3
1R3
1S3
1T3
1U3
1V3
1W3
1X3
1Y3
1Z3
1[3
1\3
1]3
1^3
1_3
1`3
1a3
1b3
1c3
1d3
1e3
1f3
1g3
1h3
1i3
1j3
1k3
1l3
1m3
1n3
1o3
1p3
1q3
1r3
1s3
1t3
1u3
1v3
1w3
1x3
1y3
1z3
1{3
1|3
1}3
1~3
1!4
1"4
1#4
1$4
1%4
1&4
1'4
1(4
1)4
1*4
1+4
1,4
1-4
1.4
1/4
104
114
124
134
144
154
164
174
184
194
1:4
1;4
1<4
1=4
1>4
1?4
1@4
1A4
1B4
1C4
1D4
1E4
1F4
1G4
1H4
1I4
1J4
1K4
1L4
1M4
1N4
1O4
1P4
1Q4
1R4
1S4
1T4
1U4
1V4
1W4
1X4
1Y4
1Z4
1[4
1\4
1]4
1^4
1_4
1`4
1a4
1b4
1c4
1d4
1e4
1f4
1g4
1h4
1i4
1j4
1k4
1l4
1m4
1n4
1o4
1p4
1q4
1r4
1s4
1t4
1u4
1v4
1w4
1x4
1y4
1z4
1{4
1|4
1}4
1~4
1!5
1"5
1#5
1$5
1%5
1&5
1'5
1(5
1)5
1*5
1+5
1,5
1-5
1.5
1/5
105
115
125
135
145
155
165
175
185
195
1:5
1;5
1<5
1=5
1>5
1?5
1@5
1A5
1B5
1C5
1D5
1E5
1F5
1G5
1H5
1I5
1J5
1K5
1L5
1M5
1N5
1O5
1P5
1Q5
1R5
1S5
1T5
1U5
1V5
1W5
1X5
1Y5
1Z5
1[5
1\5
1]5
1^5
1_5
1`5
1a5
1b5
1c5
1d5
1e5
1f5
1g5
1h5
1i5
1j5
1k5
1l5
1m5
1n5
1o5
1p5
1q5
1r5
1s5
1t5
1u5
1v5
1w5
1x5
1y5
1z5
1{5
1|5
1}5
1~5
1!6
1"6
1#6
1$6
1%6
1&6
1'6
1(6
1)6
1*6
1+6
1,6
1-6
1.6
1/6
106
116
126
136
146
156
166
176
186
196
1:6
1;6
1<6
1=6
1>6
1?6
1@6
1A6
1B6
1C6
1D6
1E6
1F6
1G6
1H6
1I6
1J6
1K6
1L6
1M6
1N6
1O6
1P6
1Q6
1R6
1S6
1T6
1U6
1V6
1W6
1X6
1Y6
1Z6
1[6
1\6
1]6
1^6
1_6
1`6
1a6
1b6
1c6
1d6
1e6
1f6
1g6
1h6
1i6
1j6
1k6
1l6
1m6
1n6
1o6
1p6
1q6
1r6
1s6
1t6
1u6
1v6
1w6
1x6
1y6
1z6
1{6
1|6
1}6
1~6
1!7
1"7
1#7
1$7
1%7
1&7
1'7
1(7
1)7
1*7
1+7
1,7
1-7
1.7
1/7
107
117
127
137
147
157
167
177
187
197
1:7
1;7
1<7
1=7
1>7
1?7
1@7
1A7
1B7
1C7
1D7
1E7
1F7
1G7
1H7
1I7
1J7
1K7
1L7
1M7
1N7
1O7
1P7
1Q7
1R7
1S7
1T7
1U7
1V7
1W7
1X7
1Y7
1Z7
1[7
1\7
1]7
1^7
1_7
1`7
1a7
1b7
1c7
1d7
1e7
1f7
1g7
1h7
1i7
1j7
1k7
1l7
1m7
1n7
1o7
1p7
1q7
1r7
1s7
1t7
1u7
1v7
1w7
1x7
1y7
1z7
1{7
1|7
1}7
1~7
1!8
1"8
1#8
1$8
1%8
1&8
1'8
1(8
1)8
1*8
1+8
1,8
1-8
1.8
1/8
108
118
128
138
148
158
168
178
188
198
1:8
1;8
1<8
1=8
1>8
1?8
1@8
1A8
1B8
1C8
1D8
1E8
1F8
1G8
1H8
1I8
1J8
1K8
1L8
1M8
1N8
1O8
1P8
1Q8
1R8
1S8
1T8
1U8
1V8
1W8
1X8
1Y8
1Z8
1[8
1\8
1]8
0^8
0_8
0`8
0a8
0b8
0c8
0d8
1e8
1f8
1g8
1q8
1r8
1s8
1t8
0u8
1v8
1w8
1x8
1y8
1z8
1{8
1|8
1}8
1~8
1!9
1"9
1#9
1$9
1%9
1&9
1'9
1(9
1)9
1*9
1+9
1,9
1-9
1.9
1/9
109
119
129
139
149
159
169
179
189
199
1:9
1;9
1<9
1=9
1>9
1?9
1@9
1A9
1B9
1C9
1D9
1E9
1F9
1G9
1H9
1I9
1J9
1K9
1L9
1M9
1N9
1O9
1P9
1Q9
1R9
1S9
1T9
1U9
1V9
1W9
1X9
1Y9
1Z9
1[9
1\9
1]9
1^9
1_9
1`9
1a9
1b9
1c9
1d9
1e9
1f9
1g9
1h9
1i9
1j9
1k9
1l9
1m9
1n9
1o9
1p9
1q9
1r9
1s9
1t9
1u9
1v9
1w9
1x9
1y9
1z9
1{9
1|9
1}9
1~9
1!:
1":
1#:
1$:
1%:
1&:
1':
1(:
1):
1*:
1+:
1,:
1-:
1.:
1/:
10:
11:
12:
13:
14:
15:
16:
17:
18:
19:
1::
1;:
1<:
1=:
1>:
1?:
1@:
1A:
1B:
1C:
1D:
1E:
1F:
1G:
1H:
1I:
0J:
1K:
1L:
1M:
0N:
1_:
1`:
1a:
1b:
1c:
1d:
0e:
0f:
1g:
1h:
1i:
0j:
1k:
1l:
1m:
1n:
1o:
1p:
1q:
1r:
1s:
1t:
1u:
0v:
1w:
1x:
1y:
0z:
1{:
1|:
1}:
1~:
1!;
1";
1#;
1$;
1%;
1&;
1';
1(;
1);
1*;
1+;
1,;
1-;
1.;
1/;
10;
11;
12;
13;
14;
15;
16;
17;
18;
19;
1:;
1;;
1<;
1=;
1>;
1?;
1@;
1A;
0B;
1C;
1D;
1E;
1F;
1G;
1H;
0I;
0J;
1K;
1L;
1M;
1N;
1O;
1P;
1Q;
1R;
1S;
1T;
1U;
1V;
1W;
1X;
1Y;
1Z;
1[;
1\;
0];
1^;
1_;
1`;
1a;
1b;
1c;
1d;
1e;
1f;
1g;
1h;
1i;
1j;
1k;
1l;
1m;
1n;
$end
#10000
0C
0u!
0?%
#20000
1C
1u!
1?%
1j%
1u%
1A1
0!<
0q1
0K:
0k%
0v%
1I%
1T%
0+0
1I/
1S/
1d/
0&0
0'0
1-0
0|:
1I;
1J;
0>;
0-;
1];
0g:
0r:
14$
1q/
1J%
1,&
0,0
1W/
110
0V;
1W"
0x:
0);
0C3
0q:
12
0$%
1r/
0X%
0&&
1/&
1H,
1E-
0C.
1X/
0-&
120
1=0
0G#
083
0w:
193
0(;
0c;
0d;
153
0P!
1g$
1'$
1D.
0B/
1]%
1}%
1#&
0O(
1L(
1N(
1P(
0N)
1K)
1M)
1O)
0M*
1J*
1L*
1N*
0E,
1I+
1K+
1F,
0D-
1G-
1I-
0D.
1F.
1H.
1C/
0.&
1:'
1J,
0/&
1?0
1D0
0a;
1$#
14"
0C/
0t8
0S;
0*:
1J:
0_;
0U;
0`;
1a;
0T;
0b;
0e;
0R;
0f;
0g;
0Q;
0h;
0i;
0P;
0j;
0k;
0O;
0l;
0m;
022
0n;
1k!
1T!
1u$
1&$
13$
0q$
1#$
10$
0E-
0F,
0N*
0O)
0P(
1_;
1$&
1{0
1Q(
1|0
1P)
1}0
1O*
1~0
1L+
1!1
1J-
1#1
1I.
1$1
1K,
1"1
1k;
1i;
1g;
1e;
1c;
11#
15"
1F"
05#
18"
1I"
0K
1G
1X!
1U!
1$
1!
12%
14%
13%
11%
10%
1/%
1.%
1-%
1R#
1P#
1Q#
1S#
1T#
1U#
1V#
1W#
1c
1b
1a
1`
1_
1^
1]
1\
1:%
1<%
1;%
19%
18%
17%
16%
15%
1Z#
1X#
1Y#
1[#
1\#
1]#
1^#
1_#
1G!
1F!
1E!
1D!
1C!
1B!
1A!
1@!
#30000
0C
0u!
0?%
#40000
1C
13!
14!
1u!
1%"
1$"
1s%
1h%
1?%
0`1
0_1
1@1
0A1
0t%
0i%
1!<
0~;
0E%
1(&
0q/
1J/
1l/
1m/
0n/
0I%
1N%
0T%
1+0
0I/
0d/
1&0
1'0
0/0
1z:
0I;
0J;
1>;
0];
1g:
0m:
1r:
1B;
0C;
0D;
1V;
0c:
1v:
04$
15$
1q/
0J/
1i/
1I%
0r/
0J%
0,&
1,0
1)0
0[;
0V;
0W"
1V"
0i/
0G;
1C3
1q:
0r:
02
11
1r/
1j/
1[;
1J%
1,&
1X%
1&&
0?0
0D0
0Y%
1r%
1*0
0j/
0F;
0>3
1B3
1t8
053
0C3
0q:
0g$
0'$
0X%
0&&
1?0
0L(
0N(
1P(
0K)
0M)
1O)
0J*
0L*
1N*
0I+
0K+
1F,
0G-
0I-
1D.
0F.
0H.
1C/
1L0
0:'
1G'
0$#
04"
0&:
1*:
0_;
1U;
1`;
0a;
1T;
1b;
0e;
1R;
1f;
0g;
1Q;
1h;
0i;
1P;
1j;
0k;
1O;
1l;
0t8
153
0k!
0T!
1|#
1+$
1j$
0i$
1g$
1'$
1L(
1N(
0P(
1K)
1M)
0O)
1J*
1L*
0N*
1I+
1K+
0F,
1G-
1I-
0D.
1F.
1H.
0C/
0Q(
0|0
0P)
0}0
0O*
0~0
0L+
0!1
0J-
0#1
0I.
0$1
1="
1N"
1,#
0-#
1$#
14"
1_;
0U;
0`;
1a;
0T;
0b;
1e;
0R;
0f;
1g;
0Q;
0h;
1i;
0P;
0j;
1k;
0O;
0l;
1]!
1T!
1)
0S
1R
1k!
04%
03%
01%
00%
0/%
0.%
1Q(
1|0
1P)
1}0
1O*
1~0
1L+
1!1
1J-
1#1
1I.
1$1
0P#
0Q#
0S#
0T#
0U#
0V#
0b
0a
0`
0_
0]
0\
0<%
0;%
09%
08%
07%
06%
14%
13%
11%
10%
1/%
1.%
0X#
0Y#
0[#
0\#
0]#
0^#
1P#
1Q#
1S#
1T#
1U#
1V#
0F!
0E!
0D!
0C!
0A!
0@!
1b
1a
1`
1_
1]
1\
1<%
1;%
19%
18%
17%
16%
1X#
1Y#
1[#
1\#
1]#
1^#
1F!
1E!
1D!
1C!
1A!
1@!
#50000
0C
0u!
0?%
#60000
1C
1u!
1?%
0j%
0u%
1A1
0!<
1q1
1K:
1L%
0N%
1T%
0+0
1I/
1d/
1o/
1|/
0&0
0'0
1I;
1J;
0n1
0A;
0>;
1];
0g:
1m:
0o:
14$
0q/
1J/
0,0
1^%
0r%
1p/
0)0
1V;
1W"
1i/
1G;
0@;
1>3
0<3
12
0r/
0[;
1\0
0L0
0G'
1r'
0^%
1d%
0*0
1j/
1F;
0=3
1<3
0%2
1&:
1}#
1,$
0j$
1l$
0\0
1T0
1o'
0r'
1<"
1M"
0,#
1*#
1%2
0&2
1\!
1(
0R
1P
0|#
0+$
1k$
0l$
0="
0N"
1+#
0*#
0]!
0)
1Q
0P
#70000
0C
0u!
0?%
#80000
1C
03!
04!
1u!
0%"
0$"
0s%
0h%
1?%
1`1
1_1
1?1
0@1
0A1
1t%
1v%
1i%
1k%
1!<
1~;
0};
0i/
1K/
1F%
1H%
0(&
1*&
1q/
0J/
1k/
0l/
0m/
1n/
0L%
1+0
0I/
0d/
1e/
0o/
0|/
1%0
1'0
1.0
1o%
1x%
082
063
0{:
0I;
0K;
1n1
1A;
0=;
1>;
0];
1o:
0B;
1C;
1D;
0E;
0V;
0a:
1c:
0s:
0u:
1[;
04$
05$
16$
0q/
1i/
0K/
1y/
1$%
0j/
1r/
1o/
1,0
1Y%
0d%
0p/
1)0
0Z;
0[;
1V;
0W"
0V"
1U"
0y/
0G;
1@;
1=3
0B3
0A;
1G#
02
01
10
1y$
0r/
1j/
1z/
1Z;
1P!
1p/
1D0
0T0
1:'
0o'
0Y%
1^%
1*0
16#
0z/
0F;
0<3
1B3
1&2
0*:
0@;
1^!
0}#
0,$
0k$
1i$
0D0
1\0
0:'
1r'
0<"
0M"
0+#
1-#
0%2
1*:
0\!
0(
1S
0Q
1|#
1+$
1l$
0i$
1}#
1,$
1="
1N"
1*#
0-#
1<"
1M"
1]!
1\!
1)
1(
0S
1P
#90000
0C
0u!
0?%
#100000
1C
1u!
1?%
1j%
1u%
1A1
0!<
0q1
0K:
0k%
0v%
0T%
0+0
1I/
1c/
0e/
1f/
0o/
0%0
0'0
0.0
1{:
1I;
1K;
1A;
0<;
1=;
0?;
1];
1g:
14$
1q/
0,0
1g/
0^%
1r%
0p/
0)0
0V;
1W"
1G;
1@;
0>3
1<3
0;;
12
0$%
1r/
1h/
0\0
1L0
1G'
0r'
1a%
0r%
0*0
0G#
1F;
1>3
0;3
1%2
0&:
0:;
0P!
0}#
0,$
1j$
0l$
1d0
0L0
1@'
0G'
0<"
0M"
1,#
0*#
1&:
0(:
0\!
0(
1R
0P
0|#
0+$
0j$
1m$
1~#
1-$
0="
0N"
0,#
1)#
1;"
1L"
0]!
1[!
0)
1'
0R
1O
#110000
0C
0u!
0?%
#120000
1C
13!
14!
1u!
1%"
1$"
1s%
1h%
1?%
0`1
0_1
1@1
0A1
0t%
0i%
1!<
0~;
0H%
0q/
1J/
0g/
0k/
1N%
1T%
1+0
0I/
0c/
1e/
0f/
1o/
1%0
1'0
0I;
0K;
0A;
1<;
0=;
1?;
0];
0g:
0m:
1E;
1;;
1V;
1s:
04$
15$
1q/
0J/
0i/
1K/
0r/
0h/
0o/
1,0
1g/
0a%
1d%
1p/
1)0
1[;
0V;
0W"
1V"
1y/
1i/
0K/
0G;
0@;
0=3
1;3
0;;
1A;
1:;
02
11
1r/
0j/
0[;
0Z;
0p/
1h/
0d0
1T0
0@'
1o'
0d%
1*0
1l0
0y/
1z/
1j/
1Z;
0:3
0F;
1=3
0&2
1(:
0:;
1@;
1}#
1,$
1k$
0m$
0~#
0-$
0T0
1M'
0o'
1m0
0z/
1<"
1M"
1+#
0)#
0;"
0L"
1&2
0$:
1\!
0[!
1(
0'
1Q
0O
1n$
1|#
1+$
0k$
1~#
1-$
0}#
0,$
1(#
1="
1N"
0+#
1;"
1L"
0<"
0M"
0Q
1N
1]!
0\!
1[!
1)
0(
1'
#130000
0C
0u!
0?%
#140000
1C
1u!
1?%
0j%
0u%
1A1
0!<
1q1
1K:
1L%
0N%
0T%
0+0
1I/
0S/
1c/
0e/
1f/
1|/
0%0
0'0
1I;
1K;
0n1
0<;
1=;
0?;
1-;
1];
1g:
1m:
0o:
14$
0q/
1J/
0,0
0W/
0g/
0)0
1V;
1W"
0i/
1K/
1G;
1;;
1);
12
0r/
1[;
0X/
0h/
1Y%
0*0
0l0
1y/
0j/
0Z;
1:3
1F;
0B3
1:;
1(;
1>0
1.&
0M'
0m0
1z/
1$:
0J:
0n$
0|#
0+$
1i$
0~#
0-$
0#$
00$
0(#
0="
0N"
1-#
0;"
0L"
08"
0I"
1S
0N
0]!
0[!
0X!
0)
0'
0$
#150000
0C
0u!
0?%
#160000
1C
03!
04!
1u!
0%"
0$"
0s%
0h%
1?%
1`1
1_1
0?1
0@1
1>1
0A1
1t%
1v%
1i%
1k%
1!<
0|;
1~;
1};
1i/
0K/
1q/
0J/
1g/
0F%
1H%
0y/
1L/
1m/
0L%
1T%
1+0
0I/
0c/
0|/
1%0
0K;
1n1
1?;
0];
0g:
1o:
0C;
1Z;
0s:
1u:
0;;
0V;
0[;
04$
17$
05$
06$
0q/
1a/
0i/
1y/
0L/
1$%
1j/
1r/
0Y%
1a%
1h/
0z/
1,0
0g/
1)0
0Z;
1[;
0Y;
1V;
0W"
1T"
0V"
0U"
0a/
0G;
1;;
0:;
0;3
1B3
1G#
02
01
00
1/
0r/
1b/
0j/
1z/
1Y;
1P!
0>0
0.&
14&
0h/
0a%
1r%
1*0
0b/
0F;
0>3
1;3
1:;
0H:
1J:
1~#
1-$
1m$
0i$
04&
1;&
1;"
1L"
1)#
0-#
0F:
1H:
1[!
1'
0S
1O
1|#
1+$
1j$
0m$
0~#
0-$
1="
1N"
1,#
0)#
0;"
0L"
1]!
0[!
1)
0'
1R
0O
#170000
0C
0u!
0?%
#180000
1C
1u!
1?%
1j%
1u%
1A1
0!<
0q1
0K:
0k%
0v%
0T%
0+0
1I/
1S/
1o/
0%0
1'0
0I;
1K;
0A;
0-;
1];
1g:
14$
1q/
0,0
1^%
0r%
1p/
0)0
0V;
1W"
1G;
0@;
1>3
0<3
12
0$%
1r/
0;&
1f&
0^%
1d%
0*0
0G#
1F;
0=3
1<3
09:
1F:
0P!
1}#
1,$
0j$
1l$
1c&
0f&
1<"
1M"
0,#
1*#
19:
0::
1\!
1(
0R
1P
0|#
0+$
1k$
0l$
0="
0N"
1+#
0*#
0]!
0)
1Q
0P
#190000
0C
0u!
0?%
#200000
1C
13!
14!
1u!
1%"
1$"
1s%
1h%
1?%
0`1
0_1
1@1
0A1
0t%
0i%
1!<
0~;
1B%
1F%
0H%
0q/
1J/
0m/
0n/
1)0
1L%
1T%
1+0
0I/
0o/
1%0
0'0
0-0
1|:
1I;
0K;
1A;
0];
0g:
0o:
0G;
1B;
1C;
1V;
1s:
0u:
0!;
04$
15$
1q/
0J/
1i/
0r/
1*0
1,0
0d%
1r%
0p/
0)0
010
0[;
0V;
0W"
1V"
0i/
1x:
1G;
1@;
0>3
1=3
0F;
02
11
1r/
1j/
1[;
1;&
0c&
1Y%
0r%
0*0
1-&
020
0=0
0j/
183
1w:
093
1F;
1>3
0B3
1::
0F:
0}#
0,$
1j$
0k$
1|#
1+$
1.&
0;&
1<&
0?0
0<"
0M"
1,#
0+#
1="
1N"
1t8
1F:
0J:
1]!
0\!
1)
0(
1R
0Q
0u$
0&$
03$
1q$
0|#
0+$
0j$
1i$
1/&
0<&
01#
05"
0F"
15#
0="
0N"
0,#
1-#
1K
0G
0]!
0U!
0)
0!
1S
0R
#210000
0C
0u!
0?%
#220000
1C
1u!
1?%
0j%
0u%
1A1
0!<
1q1
1K:
0L%
0T%
0+0
1I/
1|/
0%0
1'0
0I;
1K;
0n1
1];
1g:
1o:
14$
0q/
1J/
0,0
1)0
1V;
1W"
1i/
0G;
12
0r/
0[;
0Y%
1r%
1*0
1j/
0F;
0>3
1B3
0.&
1;&
0F:
1J:
1|#
1+$
1j$
0i$
0/&
1<&
1="
1N"
1,#
0-#
1]!
1)
0S
1R
#230000
0C
0u!
0?%
#240000
1C
03!
04!
1u!
0%"
0$"
0s%
0h%
1?%
1`1
1_1
1?1
0@1
0A1
1t%
1v%
1i%
1k%
1!<
1~;
0};
0i/
1K/
0F%
1q/
0J/
1k/
1m/
0)0
1+0
0I/
1e/
0f/
0|/
0'0
1I;
1n1
1<;
0=;
0];
1G;
0C;
0E;
0V;
1u:
1[;
04$
05$
16$
0q/
1i/
0K/
0y/
1L/
1$%
0j/
1r/
1o/
1Y%
0r%
0*0
1,0
1Z;
0[;
1V;
0W"
0V"
1U"
1a/
1y/
0L/
1F;
1>3
0B3
0A;
1G#
02
01
10
0r/
1j/
0z/
0Z;
0Y;
1P!
0Y%
1d%
1p/
1.&
0;&
0a/
1b/
1z/
1Y;
1F:
0J:
0@;
0=3
1B3
0|#
0+$
0j$
1i$
0.&
1c&
1/&
0<&
0b/
0="
0N"
0,#
1-#
0::
1J:
0]!
0)
1S
0R
1}#
1,$
1k$
0i$
0/&
1d&
1<"
1M"
1+#
0-#
1\!
1(
0S
1Q
#250000
0C
0u!
0?%
#260000
1C
1u!
1?%
1j%
1u%
1A1
0!<
0q1
0K:
0k%
0v%
0+0
1I/
1%0
1'0
1(0
0H;
0I;
0K;
1];
14$
1q/
0,0
1)0
0V;
1W"
0G;
12
0$%
1r/
1^%
0d%
1*0
0G#
0F;
1=3
0<3
0P!
0c&
1f&
09:
1::
1|#
1+$
0k$
1l$
0d&
1g&
1="
1N"
0+#
1*#
1]!
1)
0Q
1P
#270000
0C
0u!
0?%
#280000
1C
13!
14!
1u!
1%"
1$"
1s%
1h%
1?%
0`1
0_1
1@1
0A1
0t%
0i%
1!<
0~;
0B%
1H%
0q/
1J/
1g/
0k/
0m/
1n/
1L%
1+0
0I/
0%0
0'0
0(0
1/0
0z:
1H;
1I;
1K;
0];
0o:
0B;
1C;
1E;
0;;
1V;
0s:
1!;
04$
15$
1q/
0J/
0i/
1K/
0r/
0^%
1h/
0o/
1,0
0)0
1[;
0V;
0W"
1V"
0y/
1L/
1i/
0K/
1G;
1A;
0:;
1<3
02
11
1r/
0j/
0[;
1Z;
0f&
1"'
1v0
0p/
1a%
0*0
1y/
0L/
1a/
0z/
1j/
0Y;
0Z;
1F;
0;3
1@;
01:
19:
1~#
1-$
0l$
0a/
0g&
1#'
14&
0"'
0v0
1z/
1b/
1Y;
1;"
1L"
0*#
11:
0H:
1[!
1'
0P
0|#
0+$
1m$
0}#
0,$
1p$
0b/
15&
0#'
0="
0N"
1)#
0<"
0M"
1&#
0]!
0\!
0)
0(
1O
1L
0p$
0&#
0L
#290000
0C
0u!
0?%
#300000
1C
1u!
1?%
0j%
0u%
1A1
0!<
1q1
1K:
0L%
0+0
1I/
0S/
1|/
1%0
1'0
1(0
0/0
1z:
0H;
0I;
0K;
0n1
1-;
1];
1o:
14$
0q/
1J/
0,0
1)0
1V;
1W"
0i/
1K/
0G;
12
0r/
1[;
0a%
1*0
1l0
0y/
1L/
0j/
1Z;
0:3
0F;
1;3
1a/
04&
1A&
0z/
0Y;
0D:
1H:
1n$
1|#
1+$
0m$
1b/
05&
1B&
1(#
1="
1N"
0)#
0O
1N
1]!
1)
#310000
0C
0u!
0?%
#320000
1C
03!
04!
1u!
0%"
0$"
0s%
0h%
1?%
1`1
1_1
1=1
0?1
0@1
0>1
0A1
1t%
1v%
1i%
1k%
1!<
1|;
1~;
1};
0{;
0a/
1M/
1i/
0K/
1q/
0J/
0g/
1G%
0H%
1y/
0L/
1k/
0n/
1+0
0I/
1c/
0e/
1f/
0|/
0%0
1&0
0'0
0(0
1/0
0z:
1H;
1I;
0J;
1K;
1n1
0<;
1=;
0?;
0];
1B;
0E;
0Z;
1s:
0t:
1;;
0V;
0[;
1Y;
04$
07$
05$
06$
18$
0q/
1a/
0M/
0i/
0y/
1Y/
1$%
0b/
1j/
1r/
1r%
0h/
0l0
1z/
1o/
1,0
1g/
0)0
0X;
1Z;
1[;
0Y;
1V;
0W"
0T"
0V"
0U"
1S"
0Y/
1G;
0;;
0A;
1:3
1:;
0>3
1G#
02
01
00
0/
1.
0r/
1b/
0j/
0z/
1Z/
1X;
1P!
1;&
0A&
1p/
1h/
0r%
0*0
0Z/
1F;
1>3
0:;
0@;
1D:
0F:
0n$
0~#
0-$
1j$
1<&
0B&
0;&
1}&
1u0
0(#
0;"
0L"
1,#
02:
1F:
1R
0N
0[!
0'
0|#
0+$
0j$
1~#
1-$
1}#
1,$
0<&
1~&
0="
0N"
0,#
1;"
1L"
1<"
1M"
0]!
1\!
1[!
0)
1(
1'
0R
1o$
1'#
1M
#330000
0C
0u!
0?%
#340000
