// Seed: 53431212
module module_0 #(
    parameter id_1 = 32'd19,
    parameter id_3 = 32'd84
) (
    output logic _id_1,
    output id_2,
    output _id_3
);
  logic id_4;
  always id_2[id_3?id_1 : id_3] = id_4;
  logic id_5, id_6, id_7;
  logic id_8;
  assign id_6[1] = id_3;
  type_13(
      id_3[1], id_3, 1'b0
  );
endmodule
module module_1 #(
    parameter id_14 = 32'd26,
    parameter id_16 = 32'd86,
    parameter id_17 = 32'd94,
    parameter id_6  = 32'd39,
    parameter id_9  = 32'd95
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    _id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input id_25;
  input id_24;
  input id_23;
  output id_22;
  input id_21;
  output id_20;
  input id_19;
  output id_18;
  input _id_17;
  input _id_16;
  input id_15;
  output _id_14;
  output id_13;
  output id_12;
  input id_11;
  output id_10;
  output _id_9;
  input id_8;
  output id_7;
  input _id_6;
  output id_5;
  input id_4;
  output id_3;
  output id_2;
  input id_1;
  assign id_8[id_16] = "" | id_11;
  assign id_7 = id_25;
  logic id_26 = id_11;
  assign id_16[~id_14] = id_24;
  logic id_27;
  logic id_28;
  logic id_29, id_30;
  logic id_31;
  logic id_32;
  defparam id_33 = id_24[id_9 : ""], id_34 = (id_15), id_35[id_6] = 1, id_36 = 1'd0; type_43(
      (1), id_17, id_12, id_12
  );
  assign id_28 = id_36[1 : !id_17] - id_8;
endmodule
