Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 21 20:57:57 2024
| Host         : GDESK-28 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_of_Life_timing_summary_routed.rpt -pb Game_of_Life_timing_summary_routed.pb -rpx Game_of_Life_timing_summary_routed.rpx -warn_on_violation
| Design       : Game_of_Life
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1220)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2717)
5. checking no_input_delay (21)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1220)
---------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: ROM_/col_reg_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ROM_/col_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ROM_/col_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ROM_/col_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ROM_/col_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ROM_/row_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ROM_/row_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ROM_/row_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ROM_/row_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ROM_/row_reg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: algo_/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: algo_/internal_clock_counter_reg[17]/Q (HIGH)

 There are 528 register/latch pins with no clock driven by root clock pin: algo_/internal_clock_counter_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: algo_/set_/index_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algo_/set_/index_reg[0]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: algo_/set_/index_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algo_/set_/index_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algo_/set_/index_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algo_/set_/index_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algo_/set_/index_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algo_/set_/index_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algo_/set_/index_reg[2]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: btnd/BtnN_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: btnl/BtnN_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: btnr/BtnN_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: btnu/BtnN_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: dc_/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc_/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2717)
---------------------------------------------------
 There are 2717 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.289        0.000                      0                  358        0.054        0.000                      0                  358        4.500        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             5.289        0.000                      0                  358        0.054        0.000                      0                  358        4.500        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        5.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 btnu/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.766ns (17.097%)  route 3.714ns (82.903%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.615     5.217    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y149        FDRE                                         r  btnu/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  btnu/cnt_reg[14]/Q
                         net (fo=2, routed)           1.406     7.141    btnu/cnt_reg[14]
    SLICE_X61Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.265 f  btnu/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.899     8.164    btnu/cnt[0]_i_5__0_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I0_O)        0.124     8.288 r  btnu/cnt[0]_i_3__0/O
                         net (fo=21, routed)          1.409     9.697    btnu/cnt[0]_i_1__0_n_0
    SLICE_X60Y146        FDRE                                         r  btnu/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.493    14.915    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y146        FDRE                                         r  btnu/cnt_reg[0]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X60Y146        FDRE (Setup_fdre_C_CE)      -0.169    14.987    btnu/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 btnu/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.766ns (17.097%)  route 3.714ns (82.903%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.615     5.217    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y149        FDRE                                         r  btnu/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  btnu/cnt_reg[14]/Q
                         net (fo=2, routed)           1.406     7.141    btnu/cnt_reg[14]
    SLICE_X61Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.265 f  btnu/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.899     8.164    btnu/cnt[0]_i_5__0_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I0_O)        0.124     8.288 r  btnu/cnt[0]_i_3__0/O
                         net (fo=21, routed)          1.409     9.697    btnu/cnt[0]_i_1__0_n_0
    SLICE_X60Y146        FDRE                                         r  btnu/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.493    14.915    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y146        FDRE                                         r  btnu/cnt_reg[1]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X60Y146        FDRE (Setup_fdre_C_CE)      -0.169    14.987    btnu/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 btnu/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.766ns (17.097%)  route 3.714ns (82.903%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.615     5.217    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y149        FDRE                                         r  btnu/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  btnu/cnt_reg[14]/Q
                         net (fo=2, routed)           1.406     7.141    btnu/cnt_reg[14]
    SLICE_X61Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.265 f  btnu/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.899     8.164    btnu/cnt[0]_i_5__0_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I0_O)        0.124     8.288 r  btnu/cnt[0]_i_3__0/O
                         net (fo=21, routed)          1.409     9.697    btnu/cnt[0]_i_1__0_n_0
    SLICE_X60Y146        FDRE                                         r  btnu/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.493    14.915    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y146        FDRE                                         r  btnu/cnt_reg[2]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X60Y146        FDRE (Setup_fdre_C_CE)      -0.169    14.987    btnu/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 btnu/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.766ns (17.097%)  route 3.714ns (82.903%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.615     5.217    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y149        FDRE                                         r  btnu/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  btnu/cnt_reg[14]/Q
                         net (fo=2, routed)           1.406     7.141    btnu/cnt_reg[14]
    SLICE_X61Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.265 f  btnu/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.899     8.164    btnu/cnt[0]_i_5__0_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I0_O)        0.124     8.288 r  btnu/cnt[0]_i_3__0/O
                         net (fo=21, routed)          1.409     9.697    btnu/cnt[0]_i_1__0_n_0
    SLICE_X60Y146        FDRE                                         r  btnu/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.493    14.915    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y146        FDRE                                         r  btnu/cnt_reg[3]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X60Y146        FDRE (Setup_fdre_C_CE)      -0.169    14.987    btnu/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 btnu/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.766ns (17.675%)  route 3.568ns (82.325%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.615     5.217    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y149        FDRE                                         r  btnu/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  btnu/cnt_reg[14]/Q
                         net (fo=2, routed)           1.406     7.141    btnu/cnt_reg[14]
    SLICE_X61Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.265 f  btnu/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.899     8.164    btnu/cnt[0]_i_5__0_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I0_O)        0.124     8.288 r  btnu/cnt[0]_i_3__0/O
                         net (fo=21, routed)          1.263     9.551    btnu/cnt[0]_i_1__0_n_0
    SLICE_X60Y150        FDRE                                         r  btnu/cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.668    15.090    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y150        FDRE                                         r  btnu/cnt_reg[16]/C
                         clock pessimism              0.188    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X60Y150        FDRE (Setup_fdre_C_CE)      -0.169    15.074    btnu/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 btnu/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.766ns (17.675%)  route 3.568ns (82.325%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.615     5.217    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y149        FDRE                                         r  btnu/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  btnu/cnt_reg[14]/Q
                         net (fo=2, routed)           1.406     7.141    btnu/cnt_reg[14]
    SLICE_X61Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.265 f  btnu/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.899     8.164    btnu/cnt[0]_i_5__0_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I0_O)        0.124     8.288 r  btnu/cnt[0]_i_3__0/O
                         net (fo=21, routed)          1.263     9.551    btnu/cnt[0]_i_1__0_n_0
    SLICE_X60Y150        FDRE                                         r  btnu/cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.668    15.090    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y150        FDRE                                         r  btnu/cnt_reg[17]/C
                         clock pessimism              0.188    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X60Y150        FDRE (Setup_fdre_C_CE)      -0.169    15.074    btnu/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 btnu/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.766ns (17.675%)  route 3.568ns (82.325%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.615     5.217    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y149        FDRE                                         r  btnu/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  btnu/cnt_reg[14]/Q
                         net (fo=2, routed)           1.406     7.141    btnu/cnt_reg[14]
    SLICE_X61Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.265 f  btnu/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.899     8.164    btnu/cnt[0]_i_5__0_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I0_O)        0.124     8.288 r  btnu/cnt[0]_i_3__0/O
                         net (fo=21, routed)          1.263     9.551    btnu/cnt[0]_i_1__0_n_0
    SLICE_X60Y150        FDRE                                         r  btnu/cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.668    15.090    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y150        FDRE                                         r  btnu/cnt_reg[18]/C
                         clock pessimism              0.188    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X60Y150        FDRE (Setup_fdre_C_CE)      -0.169    15.074    btnu/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 btnu/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.766ns (17.675%)  route 3.568ns (82.325%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.615     5.217    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y149        FDRE                                         r  btnu/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  btnu/cnt_reg[14]/Q
                         net (fo=2, routed)           1.406     7.141    btnu/cnt_reg[14]
    SLICE_X61Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.265 f  btnu/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.899     8.164    btnu/cnt[0]_i_5__0_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I0_O)        0.124     8.288 r  btnu/cnt[0]_i_3__0/O
                         net (fo=21, routed)          1.263     9.551    btnu/cnt[0]_i_1__0_n_0
    SLICE_X60Y150        FDRE                                         r  btnu/cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.668    15.090    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y150        FDRE                                         r  btnu/cnt_reg[19]/C
                         clock pessimism              0.188    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X60Y150        FDRE (Setup_fdre_C_CE)      -0.169    15.074    btnu/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 btnu/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.766ns (18.280%)  route 3.424ns (81.720%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.615     5.217    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y149        FDRE                                         r  btnu/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  btnu/cnt_reg[14]/Q
                         net (fo=2, routed)           1.406     7.141    btnu/cnt_reg[14]
    SLICE_X61Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.265 f  btnu/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.899     8.164    btnu/cnt[0]_i_5__0_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I0_O)        0.124     8.288 r  btnu/cnt[0]_i_3__0/O
                         net (fo=21, routed)          1.120     9.408    btnu/cnt[0]_i_1__0_n_0
    SLICE_X60Y148        FDRE                                         r  btnu/cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.494    14.916    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y148        FDRE                                         r  btnu/cnt_reg[10]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X60Y148        FDRE (Setup_fdre_C_CE)      -0.169    14.988    btnu/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 btnu/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.766ns (18.280%)  route 3.424ns (81.720%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.615     5.217    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y149        FDRE                                         r  btnu/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  btnu/cnt_reg[14]/Q
                         net (fo=2, routed)           1.406     7.141    btnu/cnt_reg[14]
    SLICE_X61Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.265 f  btnu/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.899     8.164    btnu/cnt[0]_i_5__0_n_0
    SLICE_X61Y150        LUT6 (Prop_lut6_I0_O)        0.124     8.288 r  btnu/cnt[0]_i_3__0/O
                         net (fo=21, routed)          1.120     9.408    btnu/cnt[0]_i_1__0_n_0
    SLICE_X60Y148        FDRE                                         r  btnu/cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.494    14.916    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y148        FDRE                                         r  btnu/cnt_reg[11]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X60Y148        FDRE (Setup_fdre_C_CE)      -0.169    14.988    btnu/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 btnu/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.561     1.480    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y148        FDRE                                         r  btnu/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y148        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  btnu/cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.771    btnu/cnt_reg[10]
    SLICE_X60Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.927 r  btnu/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.927    btnu/cnt_reg[8]_i_1__0_n_0
    SLICE_X60Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  btnu/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.968    btnu/cnt_reg[12]_i_1__0_n_0
    SLICE_X60Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.021 r  btnu/cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.021    btnu/cnt_reg[16]_i_1__0_n_7
    SLICE_X60Y150        FDRE                                         r  btnu/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.918     2.083    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y150        FDRE                                         r  btnu/cnt_reg[16]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X60Y150        FDRE (Hold_fdre_C_D)         0.134     1.967    btnu/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 btnu/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.561     1.480    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y148        FDRE                                         r  btnu/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y148        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  btnu/cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.771    btnu/cnt_reg[10]
    SLICE_X60Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.927 r  btnu/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.927    btnu/cnt_reg[8]_i_1__0_n_0
    SLICE_X60Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  btnu/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.968    btnu/cnt_reg[12]_i_1__0_n_0
    SLICE_X60Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.034 r  btnu/cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.034    btnu/cnt_reg[16]_i_1__0_n_5
    SLICE_X60Y150        FDRE                                         r  btnu/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.918     2.083    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y150        FDRE                                         r  btnu/cnt_reg[18]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X60Y150        FDRE (Hold_fdre_C_D)         0.134     1.967    btnu/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 btnu/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.561     1.480    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y148        FDRE                                         r  btnu/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y148        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  btnu/cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.771    btnu/cnt_reg[10]
    SLICE_X60Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.927 r  btnu/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.927    btnu/cnt_reg[8]_i_1__0_n_0
    SLICE_X60Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  btnu/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.968    btnu/cnt_reg[12]_i_1__0_n_0
    SLICE_X60Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.057 r  btnu/cnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.057    btnu/cnt_reg[16]_i_1__0_n_6
    SLICE_X60Y150        FDRE                                         r  btnu/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.918     2.083    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y150        FDRE                                         r  btnu/cnt_reg[17]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X60Y150        FDRE (Hold_fdre_C_D)         0.134     1.967    btnu/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 btnu/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.561     1.480    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y148        FDRE                                         r  btnu/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y148        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  btnu/cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.771    btnu/cnt_reg[10]
    SLICE_X60Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.927 r  btnu/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.927    btnu/cnt_reg[8]_i_1__0_n_0
    SLICE_X60Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  btnu/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.968    btnu/cnt_reg[12]_i_1__0_n_0
    SLICE_X60Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.059 r  btnu/cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.059    btnu/cnt_reg[16]_i_1__0_n_4
    SLICE_X60Y150        FDRE                                         r  btnu/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.918     2.083    btnu/ClkPort_IBUF_BUFG
    SLICE_X60Y150        FDRE                                         r  btnu/cnt_reg[19]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X60Y150        FDRE (Hold_fdre_C_D)         0.134     1.967    btnu/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 btnr/sampled_BtnN_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnr/BtnN_reg/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.188%)  route 0.128ns (40.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.596     1.515    btnr/ClkPort_IBUF_BUFG
    SLICE_X85Y135        FDRE                                         r  btnr/sampled_BtnN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  btnr/sampled_BtnN_reg/Q
                         net (fo=2, routed)           0.128     1.785    btnr/sampled_BtnN_reg_n_0
    SLICE_X86Y135        LUT4 (Prop_lut4_I2_O)        0.045     1.830 r  btnr/BtnN_i_1__3/O
                         net (fo=1, routed)           0.000     1.830    btnr/BtnN_i_1__3_n_0
    SLICE_X86Y135        FDRE                                         r  btnr/BtnN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.867     2.033    btnr/ClkPort_IBUF_BUFG
    SLICE_X86Y135        FDRE                                         r  btnr/BtnN_reg/C
                         clock pessimism             -0.479     1.553    
    SLICE_X86Y135        FDRE (Hold_fdre_C_D)         0.092     1.645    btnr/BtnN_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 btnd/sampled_BtnN_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/BtnN_reg/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.560     1.479    btnd/ClkPort_IBUF_BUFG
    SLICE_X58Y143        FDRE                                         r  btnd/sampled_BtnN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y143        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  btnd/sampled_BtnN_reg/Q
                         net (fo=2, routed)           0.093     1.737    btnd/sampled_BtnN_reg_n_0
    SLICE_X59Y143        LUT4 (Prop_lut4_I2_O)        0.045     1.782 r  btnd/BtnN_i_1__1/O
                         net (fo=1, routed)           0.000     1.782    btnd/BtnN_i_1__1_n_0
    SLICE_X59Y143        FDRE                                         r  btnd/BtnN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.831     1.996    btnd/ClkPort_IBUF_BUFG
    SLICE_X59Y143        FDRE                                         r  btnd/BtnN_reg/C
                         clock pessimism             -0.503     1.492    
    SLICE_X59Y143        FDRE (Hold_fdre_C_D)         0.091     1.583    btnd/BtnN_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 btnu/sampled_BtnN_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu/BtnN_reg/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.643     1.563    btnu/ClkPort_IBUF_BUFG
    SLICE_X58Y150        FDRE                                         r  btnu/sampled_BtnN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y150        FDRE (Prop_fdre_C_Q)         0.164     1.727 r  btnu/sampled_BtnN_reg/Q
                         net (fo=2, routed)           0.093     1.820    btnu/sampled_BtnN_reg_n_0
    SLICE_X59Y150        LUT4 (Prop_lut4_I2_O)        0.045     1.865 r  btnu/BtnN_i_1__0/O
                         net (fo=1, routed)           0.000     1.865    btnu/BtnN_i_1__0_n_0
    SLICE_X59Y150        FDRE                                         r  btnu/BtnN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.918     2.083    btnu/ClkPort_IBUF_BUFG
    SLICE_X59Y150        FDRE                                         r  btnu/BtnN_reg/C
                         clock pessimism             -0.507     1.576    
    SLICE_X59Y150        FDRE (Hold_fdre_C_D)         0.091     1.667    btnu/BtnN_reg
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 btnl/sampled_BtnN_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnl/BtnN_reg/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.215%)  route 0.147ns (43.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.560     1.479    btnl/ClkPort_IBUF_BUFG
    SLICE_X59Y144        FDRE                                         r  btnl/sampled_BtnN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  btnl/sampled_BtnN_reg/Q
                         net (fo=2, routed)           0.147     1.768    btnl/sampled_BtnN_reg_n_0
    SLICE_X59Y145        LUT4 (Prop_lut4_I2_O)        0.048     1.816 r  btnl/BtnN_i_1__2/O
                         net (fo=1, routed)           0.000     1.816    btnl/BtnN_i_1__2_n_0
    SLICE_X59Y145        FDRE                                         r  btnl/BtnN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.831     1.996    btnl/ClkPort_IBUF_BUFG
    SLICE_X59Y145        FDRE                                         r  btnl/BtnN_reg/C
                         clock pessimism             -0.500     1.495    
    SLICE_X59Y145        FDRE (Hold_fdre_C_D)         0.105     1.600    btnl/BtnN_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 btnc/sampled_BtnN_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/BtnN_reg/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.183%)  route 0.150ns (41.817%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.560     1.479    btnc/ClkPort_IBUF_BUFG
    SLICE_X62Y139        FDRE                                         r  btnc/sampled_BtnN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y139        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  btnc/sampled_BtnN_reg/Q
                         net (fo=2, routed)           0.150     1.794    btnc/sampled_BtnN
    SLICE_X62Y138        LUT4 (Prop_lut4_I2_O)        0.045     1.839 r  btnc/BtnN_i_1/O
                         net (fo=1, routed)           0.000     1.839    btnc/BtnN_i_1_n_0
    SLICE_X62Y138        FDRE                                         r  btnc/BtnN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.831     1.996    btnc/ClkPort_IBUF_BUFG
    SLICE_X62Y138        FDRE                                         r  btnc/BtnN_reg/C
                         clock pessimism             -0.500     1.495    
    SLICE_X62Y138        FDRE (Hold_fdre_C_D)         0.120     1.615    btnc/BtnN_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 btnc/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnc/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.559     1.478    btnc/ClkPort_IBUF_BUFG
    SLICE_X63Y137        FDRE                                         r  btnc/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y137        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  btnc/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    btnc/cnt_reg_n_0_[3]
    SLICE_X63Y137        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  btnc/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.836    btnc/cnt_reg[0]_i_2_n_4
    SLICE_X63Y137        FDRE                                         r  btnc/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.828     1.994    btnc/ClkPort_IBUF_BUFG
    SLICE_X63Y137        FDRE                                         r  btnc/cnt_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y137        FDRE (Hold_fdre_C_D)         0.105     1.583    btnc/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X76Y122   ROM_/col_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y119   ROM_/col_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y120   ROM_/col_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y120   ROM_/col_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y120   ROM_/col_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93    algo_/internal_clock_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93    algo_/internal_clock_counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93    algo_/internal_clock_counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    algo_/internal_clock_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y122   ROM_/col_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y128   SSD_/refresh_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y128   SSD_/refresh_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y128   SSD_/refresh_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y128   SSD_/refresh_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    algo_/internal_clock_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    algo_/internal_clock_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    algo_/internal_clock_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    algo_/internal_clock_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    algo_/internal_clock_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y141   btnc/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y141   btnc/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y141   btnc/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y141   btnc/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y138   btnc/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y138   btnc/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y138   btnc/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y138   btnc/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y139   btnc/cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y139   btnc/cnt_reg[9]/C



