<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="adder4_ripple.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder4_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder4_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="adder4_test_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder4_test_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="adder4_test_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder4_test_par.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder4_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/ripple_adder4_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/ripple_adder4_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/ripple_adder4_timesim.vhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ripple_adder4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ripple_adder4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ripple_adder4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ripple_adder4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ripple_adder4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ripple_adder4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ripple_adder4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ripple_adder4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ripple_adder4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ripple_adder4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_adder4.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ripple_adder4.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ripple_adder4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ripple_adder4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ripple_adder4.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ripple_adder4.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ripple_adder4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ripple_adder4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ripple_adder4.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_adder4_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ripple_adder4_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ripple_adder4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ripple_adder4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ripple_adder4_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ripple_adder4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ripple_adder4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ripple_adder4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ripple_adder4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ripple_adder4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ripple_adder4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ripple_adder4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ripple_adder4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ripple_adder4_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_adder4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ripple_adder4_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ripple_adder4_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ripple_adder4_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_adder4_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ripple_adder4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1481826443" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1481826443">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481827240" xil_pn:in_ck="8996607674661257364" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1481827240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder4_test.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="ripple_adder4.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1481827245" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4904523781485244553" xil_pn:start_ts="1481827245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481827245" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="19828508569769675" xil_pn:start_ts="1481827245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481826443" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="248324959808037629" xil_pn:start_ts="1481826443">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481827245" xil_pn:in_ck="8996607674661257364" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1481827245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder4_test.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="ripple_adder4.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1481827253" xil_pn:in_ck="8996607674661257364" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2439658350903535732" xil_pn:start_ts="1481827245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder4_test_beh.prj"/>
      <outfile xil_pn:name="adder4_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1481827253" xil_pn:in_ck="2612558318615461378" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3650220524430177921" xil_pn:start_ts="1481827253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder4_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1481826911" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1481826911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481826911" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7771628627906534940" xil_pn:start_ts="1481826911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481826911" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="248324959808037629" xil_pn:start_ts="1481826911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481826911" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1481826911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481826911" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7869153099733371422" xil_pn:start_ts="1481826911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481826911" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1481826911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481826911" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7157403800066363449" xil_pn:start_ts="1481826911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481826925" xil_pn:in_ck="5520460367844037425" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7891878910345066918" xil_pn:start_ts="1481826911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ripple_adder4.lso"/>
      <outfile xil_pn:name="ripple_adder4.ngc"/>
      <outfile xil_pn:name="ripple_adder4.ngr"/>
      <outfile xil_pn:name="ripple_adder4.prj"/>
      <outfile xil_pn:name="ripple_adder4.stx"/>
      <outfile xil_pn:name="ripple_adder4.syr"/>
      <outfile xil_pn:name="ripple_adder4.xst"/>
      <outfile xil_pn:name="ripple_adder4_beh.prj"/>
      <outfile xil_pn:name="ripple_adder4_stx_beh.prj"/>
      <outfile xil_pn:name="ripple_adder4_vhdl.prj"/>
      <outfile xil_pn:name="ripple_adder4_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1481539763" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7251457392805800919" xil_pn:start_ts="1481539763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481826944" xil_pn:in_ck="-6209746064863267771" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8835799589070756266" xil_pn:start_ts="1481826933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ripple_adder4.bld"/>
      <outfile xil_pn:name="ripple_adder4.ngd"/>
      <outfile xil_pn:name="ripple_adder4_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1481826954" xil_pn:in_ck="-6209746064863267770" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-873285459045022562" xil_pn:start_ts="1481826944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ripple_adder4.pcf"/>
      <outfile xil_pn:name="ripple_adder4_map.map"/>
      <outfile xil_pn:name="ripple_adder4_map.mrp"/>
      <outfile xil_pn:name="ripple_adder4_map.ncd"/>
      <outfile xil_pn:name="ripple_adder4_map.ngm"/>
      <outfile xil_pn:name="ripple_adder4_map.xrpt"/>
      <outfile xil_pn:name="ripple_adder4_summary.xml"/>
      <outfile xil_pn:name="ripple_adder4_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1481826974" xil_pn:in_ck="4012631555193402975" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1481826954">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ripple_adder4.ncd"/>
      <outfile xil_pn:name="ripple_adder4.pad"/>
      <outfile xil_pn:name="ripple_adder4.par"/>
      <outfile xil_pn:name="ripple_adder4.ptwx"/>
      <outfile xil_pn:name="ripple_adder4.unroutes"/>
      <outfile xil_pn:name="ripple_adder4.xpi"/>
      <outfile xil_pn:name="ripple_adder4_pad.csv"/>
      <outfile xil_pn:name="ripple_adder4_pad.txt"/>
      <outfile xil_pn:name="ripple_adder4_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1481827974" xil_pn:in_ck="-6209746064863267902" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="981639139667894529" xil_pn:start_ts="1481827964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/ripple_adder4_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/ripple_adder4_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/ripple_adder4_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1481827974" xil_pn:in_ck="-7888849084663464498" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1481827974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder4_test.vhd"/>
      <outfile xil_pn:name="netgen/par/ripple_adder4_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/ripple_adder4_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1481827986" xil_pn:in_ck="5571450759192263083" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="8582848149068860180" xil_pn:start_ts="1481827974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder4_test_isim_par.exe"/>
      <outfile xil_pn:name="adder4_test_par.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1481827987" xil_pn:in_ck="2612558336551330582" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-4788763876379156378" xil_pn:start_ts="1481827986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder4_test_isim_par.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1481826974" xil_pn:in_ck="-6209746064863267902" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1481826968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ripple_adder4.twr"/>
      <outfile xil_pn:name="ripple_adder4.twx"/>
    </transform>
  </transforms>

</generated_project>
