{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538266321881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538266321883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 29 20:12:01 2018 " "Processing started: Sat Sep 29 20:12:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538266321883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538266321883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rippleCarryTest -c rippleCarryTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off rippleCarryTest -c rippleCarryTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538266321883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538266322448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538266322449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rippleCarryTest.v 3 3 " "Found 3 design units, including 3 entities, in source file rippleCarryTest.v" { { "Info" "ISGN_ENTITY_NAME" "1 rippleCarryTest " "Found entity 1: rippleCarryTest" {  } { { "rippleCarryTest.v" "" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/RippleCarryAdder/rippleCarryTest.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538266333952 ""} { "Info" "ISGN_ENTITY_NAME" "2 rippleCarryAdder " "Found entity 2: rippleCarryAdder" {  } { { "rippleCarryTest.v" "" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/RippleCarryAdder/rippleCarryTest.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538266333952 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdder " "Found entity 3: fullAdder" {  } { { "rippleCarryTest.v" "" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/RippleCarryAdder/rippleCarryTest.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538266333952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538266333952 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "rippleCarryTest.v(12) " "Verilog HDL Instantiation warning at rippleCarryTest.v(12): instance has no name" {  } { { "rippleCarryTest.v" "" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/RippleCarryAdder/rippleCarryTest.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1538266333970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rippleCarryTest " "Elaborating entity \"rippleCarryTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538266334302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rippleCarryAdder rippleCarryAdder:comb_3 " "Elaborating entity \"rippleCarryAdder\" for hierarchy \"rippleCarryAdder:comb_3\"" {  } { { "rippleCarryTest.v" "comb_3" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/RippleCarryAdder/rippleCarryTest.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538266334443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder rippleCarryAdder:comb_3\|fullAdder:add " "Elaborating entity \"fullAdder\" for hierarchy \"rippleCarryAdder:comb_3\|fullAdder:add\"" {  } { { "rippleCarryTest.v" "add" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/RippleCarryAdder/rippleCarryTest.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538266334567 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538266335986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538266337018 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538266337018 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "rippleCarryTest.v" "" { Text "/h/u5/c7/05/shumeik2/CSC258/Lab3/RippleCarryAdder/rippleCarryTest.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538266338671 "|rippleCarryTest|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1538266338671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538266338672 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538266338672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538266338672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538266338672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1033 " "Peak virtual memory: 1033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538266339123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 29 20:12:19 2018 " "Processing ended: Sat Sep 29 20:12:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538266339123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538266339123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538266339123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538266339123 ""}
