<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.06.14.16:59:02"
 outputDirectory="/home/saurabh/Documents/nptelws/full_adder/v_jtag/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5M1270ZT144C5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="5"
     onHdl="0"
     affectsHdl="1" />
  <interface name="tck" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="tck_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="virtual_jtag" kind="conduit" start="0">
   <property name="associatedClock" value="tck" />
   <property name="associatedReset" value="" />
   <port name="virtual_jtag_tdi" direction="output" role="tdi" width="1" />
   <port name="virtual_jtag_tdo" direction="input" role="tdo" width="1" />
   <port name="virtual_jtag_ir_in" direction="output" role="ir_in" width="1" />
   <port name="virtual_jtag_ir_out" direction="input" role="ir_out" width="1" />
   <port
       name="virtual_jtag_virtual_state_cdr"
       direction="output"
       role="virtual_state_cdr"
       width="1" />
   <port
       name="virtual_jtag_virtual_state_sdr"
       direction="output"
       role="virtual_state_sdr"
       width="1" />
   <port
       name="virtual_jtag_virtual_state_e1dr"
       direction="output"
       role="virtual_state_e1dr"
       width="1" />
   <port
       name="virtual_jtag_virtual_state_pdr"
       direction="output"
       role="virtual_state_pdr"
       width="1" />
   <port
       name="virtual_jtag_virtual_state_e2dr"
       direction="output"
       role="virtual_state_e2dr"
       width="1" />
   <port
       name="virtual_jtag_virtual_state_udr"
       direction="output"
       role="virtual_state_udr"
       width="1" />
   <port
       name="virtual_jtag_virtual_state_cir"
       direction="output"
       role="virtual_state_cir"
       width="1" />
   <port
       name="virtual_jtag_virtual_state_uir"
       direction="output"
       role="virtual_state_uir"
       width="1" />
   <port name="virtual_jtag_tms" direction="output" role="tms" width="1" />
   <port
       name="virtual_jtag_jtag_state_tlr"
       direction="output"
       role="jtag_state_tlr"
       width="1" />
   <port
       name="virtual_jtag_jtag_state_rti"
       direction="output"
       role="jtag_state_rti"
       width="1" />
   <port
       name="virtual_jtag_jtag_state_sdrs"
       direction="output"
       role="jtag_state_sdrs"
       width="1" />
   <port
       name="virtual_jtag_jtag_state_cdr"
       direction="output"
       role="jtag_state_cdr"
       width="1" />
   <port
       name="virtual_jtag_jtag_state_sdr"
       direction="output"
       role="jtag_state_sdr"
       width="1" />
   <port
       name="virtual_jtag_jtag_state_e1dr"
       direction="output"
       role="jtag_state_e1dr"
       width="1" />
   <port
       name="virtual_jtag_jtag_state_pdr"
       direction="output"
       role="jtag_state_pdr"
       width="1" />
   <port
       name="virtual_jtag_jtag_state_e2dr"
       direction="output"
       role="jtag_state_e2dr"
       width="1" />
   <port
       name="virtual_jtag_jtag_state_udr"
       direction="output"
       role="jtag_state_udr"
       width="1" />
   <port
       name="virtual_jtag_jtag_state_sirs"
       direction="output"
       role="jtag_state_sirs"
       width="1" />
   <port
       name="virtual_jtag_jtag_state_cir"
       direction="output"
       role="jtag_state_cir"
       width="1" />
   <port
       name="virtual_jtag_jtag_state_sir"
       direction="output"
       role="jtag_state_sir"
       width="1" />
   <port
       name="virtual_jtag_jtag_state_e1ir"
       direction="output"
       role="jtag_state_e1ir"
       width="1" />
   <port
       name="virtual_jtag_jtag_state_pir"
       direction="output"
       role="jtag_state_pir"
       width="1" />
   <port
       name="virtual_jtag_jtag_state_e2ir"
       direction="output"
       role="jtag_state_e2ir"
       width="1" />
   <port
       name="virtual_jtag_jtag_state_uir"
       direction="output"
       role="jtag_state_uir"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="v_jtag:1.0:AUTO_DEVICE=5M1270ZT144C5,AUTO_DEVICE_FAMILY=MAX V,AUTO_DEVICE_SPEEDGRADE=5,AUTO_GENERATION_ID=1623670142,AUTO_UNIQUE_ID=(altera_virtual_jtag:20.1:CREATE_PRIMITIVE_JTAG_STATE_SIGNAL_PORTS=true,device_family=MAX V,gui_use_auto_index=true,sld_auto_instance_index=YES,sld_instance_index=0,sld_ir_width=1)"
   instancePathKey="v_jtag"
   kind="v_jtag"
   version="1.0"
   name="v_jtag">
  <parameter name="AUTO_GENERATION_ID" value="1623670142" />
  <parameter name="AUTO_DEVICE" value="5M1270ZT144C5" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX V" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <generatedFiles>
   <file
       path="/home/saurabh/Documents/nptelws/full_adder/v_jtag/synthesis/v_jtag.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="/home/saurabh/Documents/nptelws/full_adder/v_jtag.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/saurabh/intelFPGA_lite/20.1/ip/altera/sld/jtag/altera_virtual_jtag/altera_virtual_jtag_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="v_jtag">queue size: 0 starting:v_jtag "v_jtag"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="v_jtag"><![CDATA["<b>v_jtag</b>" reuses <b>altera_virtual_jtag</b> "<b>submodules/sld_virtual_jtag</b>"]]></message>
   <message level="Debug" culprit="v_jtag">queue size: 0 starting:altera_virtual_jtag "submodules/sld_virtual_jtag"</message>
   <message level="Info" culprit="virtual_jtag_0"><![CDATA["<b>v_jtag</b>" instantiated <b>altera_virtual_jtag</b> "<b>virtual_jtag_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_virtual_jtag:20.1:CREATE_PRIMITIVE_JTAG_STATE_SIGNAL_PORTS=true,device_family=MAX V,gui_use_auto_index=true,sld_auto_instance_index=YES,sld_instance_index=0,sld_ir_width=1"
   instancePathKey="v_jtag:.:virtual_jtag_0"
   kind="altera_virtual_jtag"
   version="20.1"
   name="sld_virtual_jtag">
  <parameter name="sld_auto_instance_index" value="YES" />
  <parameter name="sld_instance_index" value="0" />
  <parameter name="CREATE_PRIMITIVE_JTAG_STATE_SIGNAL_PORTS" value="true" />
  <parameter name="device_family" value="MAX V" />
  <parameter name="gui_use_auto_index" value="true" />
  <parameter name="sld_ir_width" value="1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/saurabh/intelFPGA_lite/20.1/ip/altera/sld/jtag/altera_virtual_jtag/altera_virtual_jtag_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="v_jtag" as="virtual_jtag_0" />
  <messages>
   <message level="Debug" culprit="v_jtag">queue size: 0 starting:altera_virtual_jtag "submodules/sld_virtual_jtag"</message>
   <message level="Info" culprit="virtual_jtag_0"><![CDATA["<b>v_jtag</b>" instantiated <b>altera_virtual_jtag</b> "<b>virtual_jtag_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
