$date
	Sun Oct 23 04:39:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#890167
b111 !
1"
#890170
b111 &
b111 %
1$
#890171
0"
#890174
b10110 &
b10110 %
#890178
b1011 &
b1011 %
#890182
b100010 &
b100010 %
#890186
b10001 &
b10001 %
#890190
b110100 &
b110100 %
#890194
b11010 &
b11010 %
#890198
b1101 &
b1101 %
#890202
b101000 &
b101000 %
#890206
b10100 &
b10100 %
#890210
b1010 &
b1010 %
#890214
b101 &
b101 %
#890218
b10000 &
b10000 %
#890222
b1000 &
b1000 %
#890226
b100 &
b100 %
#890230
b10 &
b10 %
#890234
b1 &
b1 %
1#
#890238
b0 &
0#
b0 %
0$
#1835286
b10 &
b10 %
1$
b10 !
1"
#1835287
0"
#1835290
b1 &
b1 %
1#
#1835294
b0 &
0#
b0 %
0$
#2840765
b10111 !
1"
#2840766
b10111 &
b10111 %
1$
#2840767
0"
#2840770
b1000110 &
b1000110 %
#2840774
b100011 &
b100011 %
#2840778
b1101010 &
b1101010 %
#2840782
b110101 &
b110101 %
#2840786
b10100000 &
b10100000 %
#2840790
b1010000 &
b1010000 %
#2840794
b101000 &
b101000 %
#2840798
b10100 &
b10100 %
#2840802
b1010 &
b1010 %
#2840806
b101 &
b101 %
#2840810
b10000 &
b10000 %
#2840814
b1000 &
b1000 %
#2840818
b100 &
b100 %
#2840822
b10 &
b10 %
#2840826
b1 &
b1 %
1#
#2840830
b0 &
0#
b0 %
0$
#4500012
