{
  "module_name": "stm32h7-clks.h",
  "hash_id": "b96269d0063478c20d31e1a50acb730fb10cc4688af85f5be67c8572ec5dc84d",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/stm32h7-clks.h",
  "human_readable_source": " \n#define SYS_D1CPRE 0\n#define HCLK 1\n#define PCLK1 2\n#define PCLK2 3\n#define PCLK3 4\n#define PCLK4 5\n#define HSI_DIV 6\n#define HSE_1M 7\n#define I2S_CKIN 8\n#define CK_DSI_PHY 9\n#define HSE_CK 10\n#define LSE_CK 11\n#define CSI_KER_DIV122 12\n#define RTC_CK 13\n#define CPU_SYSTICK 14\n\n \n#define OSC_BANK 18\n#define HSI_CK 18\n#define HSI_KER_CK 19\n#define CSI_CK 20\n#define CSI_KER_CK 21\n#define RC48_CK 22\n#define LSI_CK 23\n\n \n#define MCLK_BANK 28\n#define PER_CK 28\n#define PLLSRC 29\n#define SYS_CK 30\n#define TRACEIN_CK 31\n\n \n#define ODF_BANK 32\n#define PLL1_P 32\n#define PLL1_Q 33\n#define PLL1_R 34\n#define PLL2_P 35\n#define PLL2_Q 36\n#define PLL2_R 37\n#define PLL3_P 38\n#define PLL3_Q 39\n#define PLL3_R 40\n\n \n#define MCO_BANK 41\n#define MCO1 41\n#define MCO2 42\n\n \n#define PERIF_BANK 50\n#define D1SRAM1_CK 50\n#define ITCM_CK 51\n#define DTCM2_CK 52\n#define DTCM1_CK 53\n#define FLITF_CK 54\n#define JPGDEC_CK 55\n#define DMA2D_CK 56\n#define MDMA_CK 57\n#define USB2ULPI_CK 58\n#define USB1ULPI_CK 59\n#define ETH1RX_CK 60\n#define ETH1TX_CK 61\n#define ETH1MAC_CK 62\n#define ART_CK 63\n#define DMA2_CK 64\n#define DMA1_CK 65\n#define D2SRAM3_CK 66\n#define D2SRAM2_CK 67\n#define D2SRAM1_CK 68\n#define HASH_CK 69\n#define CRYPT_CK 70\n#define CAMITF_CK 71\n#define BKPRAM_CK 72\n#define HSEM_CK 73\n#define BDMA_CK 74\n#define CRC_CK 75\n#define GPIOK_CK 76\n#define GPIOJ_CK 77\n#define GPIOI_CK 78\n#define GPIOH_CK 79\n#define GPIOG_CK 80\n#define GPIOF_CK 81\n#define GPIOE_CK 82\n#define GPIOD_CK 83\n#define GPIOC_CK 84\n#define GPIOB_CK 85\n#define GPIOA_CK 86\n#define WWDG1_CK 87\n#define DAC12_CK 88\n#define WWDG2_CK 89\n#define TIM14_CK 90\n#define TIM13_CK 91\n#define TIM12_CK 92\n#define TIM7_CK 93\n#define TIM6_CK 94\n#define TIM5_CK 95\n#define TIM4_CK 96\n#define TIM3_CK 97\n#define TIM2_CK 98\n#define MDIOS_CK 99\n#define OPAMP_CK 100\n#define CRS_CK 101\n#define TIM17_CK 102\n#define TIM16_CK 103\n#define TIM15_CK 104\n#define TIM8_CK 105\n#define TIM1_CK 106\n#define TMPSENS_CK 107\n#define RTCAPB_CK 108\n#define VREF_CK 109\n#define COMP12_CK 110\n#define SYSCFG_CK 111\n\n \n#define KERN_BANK 120\n#define SDMMC1_CK 120\n#define QUADSPI_CK 121\n#define FMC_CK 122\n#define USB2OTG_CK 123\n#define USB1OTG_CK 124\n#define ADC12_CK 125\n#define SDMMC2_CK 126\n#define RNG_CK 127\n#define ADC3_CK 128\n#define DSI_CK 129\n#define LTDC_CK 130\n#define USART8_CK 131\n#define USART7_CK 132\n#define HDMICEC_CK 133\n#define I2C3_CK 134\n#define I2C2_CK 135\n#define I2C1_CK 136\n#define UART5_CK 137\n#define UART4_CK 138\n#define USART3_CK 139\n#define USART2_CK 140\n#define SPDIFRX_CK 141\n#define SPI3_CK 142\n#define SPI2_CK 143\n#define LPTIM1_CK 144\n#define FDCAN_CK 145\n#define SWP_CK 146\n#define HRTIM_CK 147\n#define DFSDM1_CK 148\n#define SAI3_CK 149\n#define SAI2_CK 150\n#define SAI1_CK 151\n#define SPI5_CK 152\n#define SPI4_CK 153\n#define SPI1_CK 154\n#define USART6_CK 155\n#define USART1_CK 156\n#define SAI4B_CK 157\n#define SAI4A_CK 158\n#define LPTIM5_CK 159\n#define LPTIM4_CK 160\n#define LPTIM3_CK 161\n#define LPTIM2_CK 162\n#define I2C4_CK 163\n#define SPI6_CK 164\n#define LPUART1_CK 165\n\n#define STM32H7_MAX_CLKS 166\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}