px_adc12d1800_gainoffset.vhd,vhdl,xil_defaultlib,../../../../px_adc12d1800intrfc.srcs/sources_1/ip/px_adc12d1800_gainoffset/sim/px_adc12d1800_gainoffset.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
