{
    "code": "module TopModule (\n    input logic clk,\n    input logic reset,\n    input logic [7:0] in,\n    output logic done\n);\n\n    typedef enum logic [1:0] {\n        IDLE,\n        BYTE1,\n        BYTE2,\n        BYTE3\n    } state_t;\n\n    state_t current_state, next_state;\n\n    always @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE;\n        end else begin\n            current_state <= next_state;\n        end\n    end\n\n    always @(*) begin\n        case (current_state)\n            IDLE: begin\n                if (in[3] == 1'b1) begin\n                    next_state = BYTE1;\n                end else begin\n                    next_state = IDLE;\n                end\n                done = 1'b0;\n            end\n            \n            BYTE1: begin\n                next_state = BYTE2;\n                done = 1'b0;\n            end\n            \n            BYTE2: begin\n                next_state = BYTE3;\n                done = 1'b0;\n            end\n            \n            BYTE3: begin\n                next_state = IDLE;\n                done = 1'b1;\n            end\n            \n            default: begin\n                next_state = IDLE;\n                done = 1'b0;\n            end\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 68,
        "passfail": "R"
    }
}