Analysis & Elaboration report for Digital_Clock
Tue May 22 16:34:25 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Tue May 22 16:34:25 2018           ;
; Quartus Prime Version         ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                 ; Digital_Clock                                   ;
; Top-level Entity Name         ; TOP                                             ;
; Family                        ; MAX II                                          ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM2210F324C5      ;                    ;
; Top-level entity name                                                      ; TOP                ; Digital_Clock      ;
; Family name                                                                ; MAX II             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Tue May 22 16:34:04 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c Digital_Clock --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file code/top.v
    Info (12023): Found entity 1: TOP File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/TOP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/display_ctrl.v
    Info (12023): Found entity 1: display_ctrl File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/display_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file code/time_control.v
    Info (12023): Found entity 1: time_control File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/time_control.v Line: 1
Info (12127): Elaborating entity "TOP" for the top level hierarchy
Info (12128): Elaborating entity "time_control" for hierarchy "time_control:time_control_inst" File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/TOP.v Line: 71
Warning (10036): Verilog HDL or VHDL warning at time_control.v(48): object "flag_1s" assigned a value but never read File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/time_control.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at time_control.v(186): object "flag_hour_shi" assigned a value but never read File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/time_control.v Line: 186
Warning (10230): Verilog HDL assignment warning at time_control.v(42): truncated value with size 32 to match size of target (16) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/time_control.v Line: 42
Warning (10230): Verilog HDL assignment warning at time_control.v(60): truncated value with size 32 to match size of target (12) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/time_control.v Line: 60
Warning (10230): Verilog HDL assignment warning at time_control.v(93): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/time_control.v Line: 93
Warning (10230): Verilog HDL assignment warning at time_control.v(108): truncated value with size 4 to match size of target (3) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/time_control.v Line: 108
Warning (10230): Verilog HDL assignment warning at time_control.v(117): truncated value with size 32 to match size of target (3) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/time_control.v Line: 117
Warning (10230): Verilog HDL assignment warning at time_control.v(148): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/time_control.v Line: 148
Warning (10230): Verilog HDL assignment warning at time_control.v(163): truncated value with size 4 to match size of target (3) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/time_control.v Line: 163
Warning (10230): Verilog HDL assignment warning at time_control.v(172): truncated value with size 32 to match size of target (3) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/time_control.v Line: 172
Warning (10230): Verilog HDL assignment warning at time_control.v(207): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/time_control.v Line: 207
Warning (10230): Verilog HDL assignment warning at time_control.v(222): truncated value with size 4 to match size of target (2) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/time_control.v Line: 222
Warning (10230): Verilog HDL assignment warning at time_control.v(231): truncated value with size 32 to match size of target (2) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/time_control.v Line: 231
Info (12128): Elaborating entity "display_ctrl" for hierarchy "display_ctrl:display_ctrl_inst" File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/TOP.v Line: 84
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(26): truncated value with size 32 to match size of target (11) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/display_ctrl.v Line: 26
Warning (10235): Verilog HDL Always Construct warning at display_ctrl.v(85): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/display_ctrl.v Line: 85
Warning (10240): Verilog HDL Always Construct warning at display_ctrl.v(73): inferring latch(es) for variable "data", which holds its previous value in one or more paths through the always construct File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/display_ctrl.v Line: 73
Info (10041): Inferred latch for "data[0]" at display_ctrl.v(73) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/display_ctrl.v Line: 73
Info (10041): Inferred latch for "data[1]" at display_ctrl.v(73) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/display_ctrl.v Line: 73
Info (10041): Inferred latch for "data[2]" at display_ctrl.v(73) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/display_ctrl.v Line: 73
Info (10041): Inferred latch for "data[3]" at display_ctrl.v(73) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/display_ctrl.v Line: 73
Info (10041): Inferred latch for "data[4]" at display_ctrl.v(73) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/display_ctrl.v Line: 73
Info (10041): Inferred latch for "data[5]" at display_ctrl.v(73) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/display_ctrl.v Line: 73
Info (10041): Inferred latch for "data[6]" at display_ctrl.v(73) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/display_ctrl.v Line: 73
Info (10041): Inferred latch for "data[7]" at display_ctrl.v(73) File: E:/Workspace/Quartus_17.1/2018_5_9_Digital_Clock/Code/display_ctrl.v Line: 73
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4715 megabytes
    Info: Processing ended: Tue May 22 16:34:25 2018
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:48


