;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 01/02/2024 11:10:21 a. m.
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EFAC  	GOTO        344
_interrupt:
;FIRMWARE_SYA_ver_0_4.c,54 :: 		void interrupt(){
;FIRMWARE_SYA_ver_0_4.c,56 :: 		if((IOCCF.B0 == 1) && (IOCIE_bit == 1)){
0x0008	0x010F      	MOVLB       15
0x000A	0xA11A      	BTFSS       IOCCF, 0, 1
0x000C	0xD006      	BRA         L_interrupt2
0x000E	0x010E      	MOVLB       14
0x0010	0xA9C2      	BTFSS       IOCIE_bit, BitPos(IOCIE_bit+0), 1
0x0012	0xD003      	BRA         L_interrupt2
L__interrupt34:
;FIRMWARE_SYA_ver_0_4.c,57 :: 		IOCCF.B0 = 0; // Limpiamos la bandera de IOC
0x0014	0x010F      	MOVLB       15
0x0016	0x911A      	BCF         IOCCF, 0, 1
;FIRMWARE_SYA_ver_0_4.c,58 :: 		PosEdge1 = 1; // Ponemos en 1 la bandera de transicion positiva en 1
0x0018	0x8215      	BSF         _PosEdge1, BitPos(_PosEdge1+0) 
;FIRMWARE_SYA_ver_0_4.c,59 :: 		}
L_interrupt2:
0x001A	0x010F      	MOVLB       15
;FIRMWARE_SYA_ver_0_4.c,61 :: 		if((IOCCF.B1 == 1) && (IOCIE_bit == 1)){
0x001C	0xA31A      	BTFSS       IOCCF, 1, 1
0x001E	0xD006      	BRA         L_interrupt5
0x0020	0x010E      	MOVLB       14
0x0022	0xA9C2      	BTFSS       IOCIE_bit, BitPos(IOCIE_bit+0), 1
0x0024	0xD003      	BRA         L_interrupt5
L__interrupt33:
;FIRMWARE_SYA_ver_0_4.c,62 :: 		IOCCF.B1 = 0; // Limpiamos la bandera de IOC
0x0026	0x010F      	MOVLB       15
0x0028	0x931A      	BCF         IOCCF, 1, 1
;FIRMWARE_SYA_ver_0_4.c,63 :: 		PosEdge2 = 1; // Ponemos en 1 la bandera de transicion positiva en 1
0x002A	0x8815      	BSF         _PosEdge2, BitPos(_PosEdge2+0) 
;FIRMWARE_SYA_ver_0_4.c,64 :: 		}
L_interrupt5:
;FIRMWARE_SYA_ver_0_4.c,66 :: 		}
L_end_interrupt:
L__interrupt40:
0x002C	0x0011      	RETFIE      1
; end of _interrupt
_watcher:
;FIRMWARE_SYA_ver_0_4.c,138 :: 		void watcher(){
;FIRMWARE_SYA_ver_0_4.c,140 :: 		if((SWITCH1 == 0) && (PosEdge1 == 1)){
0x002E	0xB08F      	BTFSC       PORTC, 0 
0x0030	0xD014      	BRA         L_watcher24
0x0032	0xA215      	BTFSS       _PosEdge1, BitPos(_PosEdge1+0) 
0x0034	0xD012      	BRA         L_watcher24
L__watcher38:
;FIRMWARE_SYA_ver_0_4.c,141 :: 		flag_switch = 1; // Ponemos en 1 la bandera del switch
0x0036	0x0E01      	MOVLW       1
0x0038	0x6E18      	MOVWF       _flag_switch 
;FIRMWARE_SYA_ver_0_4.c,143 :: 		if(once){
0x003A	0xA015      	BTFSS       _once, BitPos(_once+0) 
0x003C	0xD00E      	BRA         L_watcher25
;FIRMWARE_SYA_ver_0_4.c,144 :: 		switch_count++; // Incrementamos el contador del switch
0x003E	0x4A16      	INFSNZ      _switch_count, 1 
0x0040	0x2A17      	INCF        _switch_count+1, 1 
;FIRMWARE_SYA_ver_0_4.c,145 :: 		once = FALSE; // Rompemos la condicion del lazo
0x0042	0x9015      	BCF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_4.c,147 :: 		if(switch_count > 3){
0x0044	0x0E80      	MOVLW       128
0x0046	0x6E00      	MOVWF       R0 
0x0048	0x0E80      	MOVLW       128
0x004A	0x1817      	XORWF       _switch_count+1, 0 
0x004C	0x5C00      	SUBWF       R0, 0 
0x004E	0xE102      	BNZ         L__watcher49
0x0050	0x5016      	MOVF        _switch_count, 0 
0x0052	0x0803      	SUBLW       3
L__watcher49:
0x0054	0xE202      	BC          L_watcher26
;FIRMWARE_SYA_ver_0_4.c,148 :: 		switch_count = 0; // Si, entonces lo reiniciamos
0x0056	0x6A16      	CLRF        _switch_count 
0x0058	0x6A17      	CLRF        _switch_count+1 
;FIRMWARE_SYA_ver_0_4.c,149 :: 		}
L_watcher26:
;FIRMWARE_SYA_ver_0_4.c,150 :: 		}
L_watcher25:
;FIRMWARE_SYA_ver_0_4.c,151 :: 		}
L_watcher24:
;FIRMWARE_SYA_ver_0_4.c,153 :: 		while(SWITCH1){
0x005A	0xA08F      	BTFSS       PORTC, 0 
0x005C	0xD006      	BRA         L_watcher28
;FIRMWARE_SYA_ver_0_4.c,154 :: 		flag_switch = 0; // Ponemos la bandera del switch en 0
0x005E	0x6A18      	CLRF        _flag_switch 
;FIRMWARE_SYA_ver_0_4.c,155 :: 		reg = switch_count; // Asignamos el valor del contador al registro
0x0060	0xF019C016  	MOVFF       _switch_count, _reg
0x0064	0xF01AC017  	MOVFF       _switch_count+1, _reg+1
;FIRMWARE_SYA_ver_0_4.c,156 :: 		once = TRUE; // Reiniciamos la condicion del lazo
0x0068	0x8015      	BSF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_4.c,158 :: 		}
L_watcher28:
;FIRMWARE_SYA_ver_0_4.c,160 :: 		if((SWITCH2 == 0) && (PosEdge2 == 1)){
0x006A	0xB28F      	BTFSC       PORTC, 1 
0x006C	0xD009      	BRA         L_watcher31
0x006E	0xA815      	BTFSS       _PosEdge2, BitPos(_PosEdge2+0) 
0x0070	0xD007      	BRA         L_watcher31
L__watcher37:
;FIRMWARE_SYA_ver_0_4.c,161 :: 		flag_switch = 2; // Ponemos en 2 la bandera del switch
0x0072	0x0E02      	MOVLW       2
0x0074	0x6E18      	MOVWF       _flag_switch 
;FIRMWARE_SYA_ver_0_4.c,163 :: 		if(once){
0x0076	0xA015      	BTFSS       _once, BitPos(_once+0) 
0x0078	0xD003      	BRA         L_watcher32
;FIRMWARE_SYA_ver_0_4.c,164 :: 		switch_count++; // Incrementamos el contador del switch
0x007A	0x4A16      	INFSNZ      _switch_count, 1 
0x007C	0x2A17      	INCF        _switch_count+1, 1 
;FIRMWARE_SYA_ver_0_4.c,165 :: 		once = FALSE; // Rompemos la condicion del lazo
0x007E	0x9015      	BCF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_4.c,166 :: 		}
L_watcher32:
;FIRMWARE_SYA_ver_0_4.c,167 :: 		}
L_watcher31:
;FIRMWARE_SYA_ver_0_4.c,168 :: 		}
L_end_watcher:
0x0080	0x0012      	RETURN      0
; end of _watcher
_selector:
;FIRMWARE_SYA_ver_0_4.c,89 :: 		void selector(){
;FIRMWARE_SYA_ver_0_4.c,91 :: 		if(flag_switch == 0){
0x0082	0x5018      	MOVF        _flag_switch, 0 
0x0084	0x0A00      	XORLW       0
0x0086	0xE103      	BNZ         L_selector8
;FIRMWARE_SYA_ver_0_4.c,92 :: 		M1 = 0;    // Apagamos todas las
0x0088	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_4.c,93 :: 		M2 = 0;    // bombas
0x008A	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_4.c,94 :: 		M3 = 0;    //
0x008C	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_4.c,95 :: 		}
L_selector8:
;FIRMWARE_SYA_ver_0_4.c,97 :: 		if((flag_switch == 2) && (PosEdge2 == 1)){
0x008E	0x5018      	MOVF        _flag_switch, 0 
0x0090	0x0A02      	XORLW       2
0x0092	0xE105      	BNZ         L_selector11
0x0094	0xA815      	BTFSS       _PosEdge2, BitPos(_PosEdge2+0) 
0x0096	0xD003      	BRA         L_selector11
L__selector36:
;FIRMWARE_SYA_ver_0_4.c,98 :: 		M1 = 1;    // Encendemos todas las
0x0098	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_4.c,99 :: 		M2 = 1;    // bombas
0x009A	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_4.c,100 :: 		M3 = 1;    //
0x009C	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_4.c,101 :: 		}
L_selector11:
;FIRMWARE_SYA_ver_0_4.c,103 :: 		if((flag_switch == 1) && (PosEdge1 == 1)){
0x009E	0x5018      	MOVF        _flag_switch, 0 
0x00A0	0x0A01      	XORLW       1
0x00A2	0xE134      	BNZ         L_selector14
0x00A4	0xA215      	BTFSS       _PosEdge1, BitPos(_PosEdge1+0) 
0x00A6	0xD032      	BRA         L_selector14
L__selector35:
;FIRMWARE_SYA_ver_0_4.c,105 :: 		switch(reg){
0x00A8	0xD013      	BRA         L_selector15
;FIRMWARE_SYA_ver_0_4.c,106 :: 		case 0:
L_selector17:
;FIRMWARE_SYA_ver_0_4.c,107 :: 		M1 = 0; // Grupo de trabajo 0
0x00AA	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_4.c,108 :: 		M2 = 0; // (Todas apagadas)
0x00AC	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_4.c,109 :: 		M3 = 0; //
0x00AE	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_4.c,110 :: 		break;
0x00B0	0xD02D      	BRA         L_selector16
;FIRMWARE_SYA_ver_0_4.c,111 :: 		case 1:
L_selector18:
;FIRMWARE_SYA_ver_0_4.c,112 :: 		M1 = 1; // Grupo de trabajo 1
0x00B2	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_4.c,113 :: 		M2 = 1; // (Bomba 1 y 2 encendidas)
0x00B4	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_4.c,114 :: 		M3 = 0; //
0x00B6	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_4.c,115 :: 		break;
0x00B8	0xD029      	BRA         L_selector16
;FIRMWARE_SYA_ver_0_4.c,116 :: 		case 2:
L_selector19:
;FIRMWARE_SYA_ver_0_4.c,117 :: 		M1 = 0; // Grupo de trabajo 2
0x00BA	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_4.c,118 :: 		M2 = 1; // (Bomba 2 y 3 encendidas)
0x00BC	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_4.c,119 :: 		M3 = 1; //
0x00BE	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_4.c,120 :: 		break;
0x00C0	0xD025      	BRA         L_selector16
;FIRMWARE_SYA_ver_0_4.c,121 :: 		case 3:
L_selector20:
;FIRMWARE_SYA_ver_0_4.c,122 :: 		M1 = 1; // Grupo de trabajo 3
0x00C2	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_4.c,123 :: 		M2 = 0; // (Bomba 1 y 3 encendidas)
0x00C4	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_4.c,124 :: 		M3 = 1; //
0x00C6	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_4.c,125 :: 		break;
0x00C8	0xD021      	BRA         L_selector16
;FIRMWARE_SYA_ver_0_4.c,126 :: 		case 4:
L_selector21:
;FIRMWARE_SYA_ver_0_4.c,127 :: 		reg = 0; // Reiniciamos el registro a cero, potencialmente
0x00CA	0x6A19      	CLRF        _reg 
0x00CC	0x6A1A      	CLRF        _reg+1 
;FIRMWARE_SYA_ver_0_4.c,128 :: 		break;   // moverlo a caso 3 para evitar doble encendido de caso 1
0x00CE	0xD01E      	BRA         L_selector16
;FIRMWARE_SYA_ver_0_4.c,129 :: 		}
L_selector15:
0x00D0	0x0E00      	MOVLW       0
0x00D2	0x181A      	XORWF       _reg+1, 0 
0x00D4	0xE102      	BNZ         L__selector43
0x00D6	0x0E00      	MOVLW       0
0x00D8	0x1819      	XORWF       _reg, 0 
L__selector43:
0x00DA	0xE0E7      	BZ          L_selector17
0x00DC	0x0E00      	MOVLW       0
0x00DE	0x181A      	XORWF       _reg+1, 0 
0x00E0	0xE102      	BNZ         L__selector44
0x00E2	0x0E01      	MOVLW       1
0x00E4	0x1819      	XORWF       _reg, 0 
L__selector44:
0x00E6	0xE0E5      	BZ          L_selector18
0x00E8	0x0E00      	MOVLW       0
0x00EA	0x181A      	XORWF       _reg+1, 0 
0x00EC	0xE102      	BNZ         L__selector45
0x00EE	0x0E02      	MOVLW       2
0x00F0	0x1819      	XORWF       _reg, 0 
L__selector45:
0x00F2	0xE0E3      	BZ          L_selector19
0x00F4	0x0E00      	MOVLW       0
0x00F6	0x181A      	XORWF       _reg+1, 0 
0x00F8	0xE102      	BNZ         L__selector46
0x00FA	0x0E03      	MOVLW       3
0x00FC	0x1819      	XORWF       _reg, 0 
L__selector46:
0x00FE	0xE0E1      	BZ          L_selector20
0x0100	0x0E00      	MOVLW       0
0x0102	0x181A      	XORWF       _reg+1, 0 
0x0104	0xE102      	BNZ         L__selector47
0x0106	0x0E04      	MOVLW       4
0x0108	0x1819      	XORWF       _reg, 0 
L__selector47:
0x010A	0xE0DF      	BZ          L_selector21
L_selector16:
;FIRMWARE_SYA_ver_0_4.c,130 :: 		}
L_selector14:
;FIRMWARE_SYA_ver_0_4.c,132 :: 		}
L_end_selector:
0x010C	0x0012      	RETURN      0
; end of _selector
_InitInterrupt:
;FIRMWARE_SYA_ver_0_4.c,174 :: 		void InitInterrupt(){
;FIRMWARE_SYA_ver_0_4.c,176 :: 		PIE0 = 0x10;    // Enable bit de IOC (Interrupt on Change)
0x010E	0x0E10      	MOVLW       16
0x0110	0x010E      	MOVLB       14
0x0112	0x6FC2      	MOVWF       PIE0, 1
;FIRMWARE_SYA_ver_0_4.c,177 :: 		PIR0 = 0x00;    // Limpiamos la bandera de IOC
0x0114	0x6BCA      	CLRF        PIR0, 1
;FIRMWARE_SYA_ver_0_4.c,178 :: 		IOCCN = 0x03;   // Activamos las banderas de IOC en Transicion negativa para C0 y C1
0x0116	0x0E03      	MOVLW       3
0x0118	0x010F      	MOVLB       15
0x011A	0x6F1B      	MOVWF       IOCCN, 1
;FIRMWARE_SYA_ver_0_4.c,180 :: 		IOCCF = 0x00;   // Limpiamos la bandera de IOC
0x011C	0x6B1A      	CLRF        IOCCF, 1
;FIRMWARE_SYA_ver_0_4.c,181 :: 		INTCON = 0xC0;  // Activamos bits de interrupt globales (GIE) y por perifericos (PIE)
0x011E	0x0EC0      	MOVLW       192
0x0120	0x6EF2      	MOVWF       INTCON 
;FIRMWARE_SYA_ver_0_4.c,183 :: 		}
L_end_InitInterrupt:
0x0122	0x0012      	RETURN      0
; end of _InitInterrupt
_InitMCU:
;FIRMWARE_SYA_ver_0_4.c,189 :: 		void InitMCU(){
;FIRMWARE_SYA_ver_0_4.c,191 :: 		ADCON1 = 0x0F; // Desactivamos ADC
0x0124	0x0E0F      	MOVLW       15
0x0126	0x010F      	MOVLB       15
0x0128	0x6F59      	MOVWF       ADCON1, 1
;FIRMWARE_SYA_ver_0_4.c,192 :: 		ANSELC = 0;    // Ponemos en modo digital al puerto C
0x012A	0x6B21      	CLRF        ANSELC, 1
;FIRMWARE_SYA_ver_0_4.c,193 :: 		ANSELE = 0;    //                ''                 E
0x012C	0x6B2E      	CLRF        ANSELE, 1
;FIRMWARE_SYA_ver_0_4.c,194 :: 		ANSELA = 0;    //                ''                 A
0x012E	0x6B11      	CLRF        ANSELA, 1
;FIRMWARE_SYA_ver_0_4.c,196 :: 		TRISC = 0x03;  // Ponemos en modo de entrada a C0 y C1, los demas como salida
0x0130	0x0E03      	MOVLW       3
0x0132	0x6E8A      	MOVWF       TRISC 
;FIRMWARE_SYA_ver_0_4.c,197 :: 		TRISE = 0x00;  // Ponemos en modo salida al puerto E
0x0134	0x6A8C      	CLRF        TRISE 
;FIRMWARE_SYA_ver_0_4.c,198 :: 		TRISA = 0x00;  //                ''                A
0x0136	0x6A88      	CLRF        TRISA 
;FIRMWARE_SYA_ver_0_4.c,200 :: 		PORTC = 0x00;  // Ponemos en linea baja en puerto C
0x0138	0x6A8F      	CLRF        PORTC 
;FIRMWARE_SYA_ver_0_4.c,201 :: 		PORTE = 0x00;  //                ''             E
0x013A	0x6A91      	CLRF        PORTE 
;FIRMWARE_SYA_ver_0_4.c,202 :: 		PORTA = 0x10;  // Ponemos en linea alta en A4
0x013C	0x0E10      	MOVLW       16
0x013E	0x6E8D      	MOVWF       PORTA 
;FIRMWARE_SYA_ver_0_4.c,204 :: 		LATC = 0x00;   // Dejamos en cero el registro del puerto C
0x0140	0x6A85      	CLRF        LATC 
;FIRMWARE_SYA_ver_0_4.c,205 :: 		LATE = 0x00;   //                ''                      E
0x0142	0x6A87      	CLRF        LATE 
;FIRMWARE_SYA_ver_0_4.c,206 :: 		LATA = 0x10;   // Dejamos en 1 al pin A4
0x0144	0x0E10      	MOVLW       16
0x0146	0x6E83      	MOVWF       LATA 
;FIRMWARE_SYA_ver_0_4.c,208 :: 		WPUC = 0x03;   // Activamos el pull-up interno de C0 y C1
0x0148	0x0E03      	MOVLW       3
0x014A	0x6F20      	MOVWF       WPUC, 1
;FIRMWARE_SYA_ver_0_4.c,209 :: 		INLVLC = 0x03; // Desactivamos valores TTL para C0 y C1 asumiento valores CMOS
0x014C	0x0E03      	MOVLW       3
0x014E	0x6F1D      	MOVWF       INLVLC, 1
;FIRMWARE_SYA_ver_0_4.c,210 :: 		flag01 = 0;    // Reinicio de
0x0150	0x9415      	BCF         _flag01, BitPos(_flag01+0) 
;FIRMWARE_SYA_ver_0_4.c,211 :: 		flag02 = 0;    // banderas (no usadas aun)
0x0152	0x9615      	BCF         _flag02, BitPos(_flag02+0) 
;FIRMWARE_SYA_ver_0_4.c,213 :: 		once = TRUE;   // Seteo de la condicion para lazo
0x0154	0x8015      	BSF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_4.c,215 :: 		}
L_end_InitMCU:
0x0156	0x0012      	RETURN      0
; end of _InitMCU
_main:
;FIRMWARE_SYA_ver_0_4.c,72 :: 		void main(){
;FIRMWARE_SYA_ver_0_4.c,74 :: 		InitMCU();       // Configuraciones iniciales del MCU
0x0158	0xDFE5      	RCALL       _InitMCU
;FIRMWARE_SYA_ver_0_4.c,75 :: 		InitInterrupt(); //       ''        de interrupciones del MCU
0x015A	0xDFD9      	RCALL       _InitInterrupt
;FIRMWARE_SYA_ver_0_4.c,76 :: 		once = TRUE;     // Seteo de la condicion del lazo
0x015C	0x8015      	BSF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_4.c,79 :: 		while(1){
L_main6:
;FIRMWARE_SYA_ver_0_4.c,80 :: 		watcher(); // Mandamos a llamar a nuestra rutina watcher
0x015E	0xDF67      	RCALL       _watcher
;FIRMWARE_SYA_ver_0_4.c,81 :: 		selector(); // Mandamos a llamar a nuestra rutina del selector
0x0160	0xDF90      	RCALL       _selector
;FIRMWARE_SYA_ver_0_4.c,82 :: 		}
0x0162	0xD7FD      	BRA         L_main6
;FIRMWARE_SYA_ver_0_4.c,83 :: 		}
L_end_main:
0x0164	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0008      [38]    _interrupt
0x002E      [84]    _watcher
0x0082     [140]    _selector
0x010E      [22]    _InitInterrupt
0x0124      [52]    _InitMCU
0x0158      [14]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0001       [1]    R1
0x0002       [1]    R2
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [0]    _PosEdge2
0x0015       [0]    _PosEdge1
0x0015       [0]    _once
0x0015       [0]    _flag01
0x0015       [0]    _flag02
0x0016       [2]    _switch_count
0x0018       [1]    _flag_switch
0x0019       [2]    _reg
0x0EC2       [1]    PIE0
0x0EC2       [0]    IOCIE_bit
0x0ECA       [1]    PIR0
0x0F11       [1]    ANSELA
0x0F1A       [1]    IOCCF
0x0F1B       [1]    IOCCN
0x0F1D       [1]    INLVLC
0x0F20       [1]    WPUC
0x0F21       [1]    ANSELC
0x0F2E       [1]    ANSELE
0x0F59       [1]    ADCON1
0x0F83       [1]    LATA
0x0F85       [1]    LATC
0x0F87       [1]    LATE
0x0F88       [1]    TRISA
0x0F8A       [1]    TRISC
0x0F8C       [1]    TRISE
0x0F8D       [1]    PORTA
0x0F8F       [1]    PORTC
0x0F91       [1]    PORTE
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
