[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADG509FBRW production of ANALOG DEVICES from the text: 8-Channel/4-Channel \nFault-Protected Analog Multiplexers\n  ADG508F/ ADG509F\n \n Rev. F \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.   \n \nOne Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.\nTel: 781.329.4700 www.analog.com  \nFax: 781.461.3113 ©2001–2011 Analog Devices, Inc. All rights reserved. FEATURES \nAll switches off with power supply off \nAnalog output of on channel clamped within power  \nsupplies if an overvoltage occurs \nLatch-up proof construction Low on resistance (270 Ω typical) Fast switching times \nt\nON: 230 ns maximum \ntOFF: 130 ns maximum \nLow power dissipation (3.3 mW maximum) Fault and overvoltage protection (−40 V to +55 V) Break-before-make construction TTL and CMOS compatible inputs \nAPPLICATIONS \nExisting multiplexer applications (both fault-protected and \nnonfault-protected) \nNew designs requiring multiplexer functions \nGENERAL DESCRIPTION \nThe ADG508F  and ADG509F  are CMOS analog multi- \nplexers, with the ADG508F  comprising eight single channels \nand the ADG509F  comprising four differential channels. These \nmultiplexers provide fault protection. Using a series n-channel, \np-channel, n-channel MOSFET structure, both device and signal \nsource protection is provided in the event of an overvoltage or \npower loss. The multiplexer can withstand continuous overvolt-\nage inputs from −40 V to +55 V . During fault conditions with \npower supplies off, the multiplexer input (or output) appears as an open circuit and only a few nanoamperes of leakage current \nwill flow. This protects not only the multiplexer and the circuitry \ndriven by the multiplexer, but also protects the sensors or signal \nsources that drive the multiplexer. \nThe ADG508F  switches one of eight inputs to a common output \nas determined by the 3-bit binary address lines A0, A1, and A2. \nThe ADG509F  switches one of four differential inputs to a \ncommon differential output as determined by the 2-bit binary \naddress lines A0 and A1. An EN input on each device is used  \nto enable or disable the device. When disabled, all channels are \nswitched off. \n FUNCTIONAL BLOCK DIAGRAMS \nS1\nS8\nA0DADG508F\nA1 A2 EN1 OF 8\nDECODER\n00035-001 \nFigure 1. \nS1A\nA0DAADG509F\nA1S4A\nS1B\nS4BDB\nEN1 OF 4\nDECODER\n00035-101 \nFigure 2. \nPRODUCT HIGHLIGHTS \n1. Fault protection. The ADG508F /ADG509F  can withstand \ncontinuous voltage inputs from −40 V to +55 V . When a \nfault occurs due to the power supplies being turned off, all \nthe channels are turned off and only a leakage current of a few nanoamperes flows. \n2. On channel saturates while fault exists. \n3. Low R\nON. \n4. Fast switching times. \n5. Break-before-make switching. Switches are guaranteed break-before-make so that input signals are protected against momentary shorting. \n6. Trench isolation eliminates latch-up. A dielectric trench separates the p and n-channel MOSFETs thereby \npreventing latch-up. \n \nADG508F/ADG509F  \n \nRev. F | Page 2 of 20 TABLE OF CONTENTS \nFeatures .............................................................................................. 1  \nApplications....................................................................................... 1  \nGeneral Description ......................................................................... 1  \nFunctional Block Diagrams............................................................. 1  \nProduct Highlights ........................................................................... 1  \nRevision History ............................................................................... 2  \nSpecifications..................................................................................... 3  \nDual Supply ................................................................................... 3  \nTruth Tables................................................................................... 4  Absolute Maximum Ratings ............................................................5  \nESD Caution...................................................................................5  \nPin Configuration and Function Descriptions..............................6  \nTypical Performance Characteristics ..............................................8  \nTerminology.................................................................................... 10  \nTheory of Operation ...................................................................... 11  \nTest Circuits..................................................................................... 12  \nOutline Dimensions ....................................................................... 15  \nOrdering Guide .......................................................................... 17  \n \nREVISION HISTORY \n7/11—Rev. E to Rev. F \nDeleted ADG528F ..............................................................Universal \nChanges to Features Section and General Description Section . 1 Changes to Specifications Section.................................................. 3 Deleted Timing Diagrams Section ................................................. 4 Changes to Table 4............................................................................ 5 \nAdded Table 5.................................................................................... 6 \nAdded Table 6.................................................................................... 7 \nReplaced Typical Performance Characteristics Section .............. 8 Changes to Terminology Section.................................................. 10 Changes to Figure 27 and Figure 28............................................. 13 \nChanges to Figure 31...................................................................... 14 \nChanges to Theory of Operation Section.................................... 11 Updated Outline Dimensions ....................................................... 15 \nChanges to Ordering Guide .......................................................... 17 \n7/09—Rev. D: Rev. E \nUpdated Format..................................................................Universal \nAdded TSSOP .....................................................................Universal Updated Outline Dimensions ....................................................... 15 \nChanges to Ordering Guide .......................................................... 18 \n4/01—Data Sheet Changed from Rev. C to Rev. D. \nChanges to Ordering Guide ............................................................ 1 \nChanges to Specifications Table...................................................... 2 \nMax Ratings Changed...................................................................... 4 \nDeleted 16-Lead Cerdip from Outline Dimensions .................. 11 \nDeleted 18-Lead Cerdip from Outline Dimensions .................. 12 \n  \n  ADG508F/ADG509F\n \nRev. F | Page 3 of 20 SPECIFICATIONS \nDUAL SUPPLY \nVDD = +15 V ± 10%, V SS = −15 V ± 10%, GND = 0 V , unless otherwise noted.  \nTable 1.  \n B Version   \nParameter  +25°C −40°C to +85°C Unit  Test Conditions/Comments  \nANALOG SWITCH      \nAnalog Signal Range VSS + 1.4  V typ Output open circuit \n V DD − 1.4  V typ  \n V SS + 2.2  V typ Output loaded, 1 mA \n V DD – 2.2  V typ  \nRON 270 350 Ω typ −10 V ≤ V S ≤ +10 V, I S = 1 mA; \n  390 Ω max VDD = +15 V ± 10%, V SS = −15 V ± 10%  \nSee Figure 21 \nRON Drift 0.6  %/°C typ VS = 0 V, I S = 1 mA \nOn-Resistance Match Between \nChannels, ∆R ON 3  % max  VS = ±10 V, I S = −1 mA \nLEAKAGE CURRENTS      \nSource Off Leakage I S (Off)  ±0.02   nA typ  VD = ±10 V, V S = +10 V;  \n ±1 ±50 nA max See Figure 22 \nDrain Off Leakage I D (Off)  ±0.04   nA typ  VD = ±10 V, V S = +10 V;  \nADG508F   ±1  ±60 nA max  See Figure 23 \nADG509F   ±1  ±30 nA max   \nChannel On Leakage I D, IS (On)  ±0.04   nA typ  VS = V D = ± 10 V;  \nADG508F   ±1  ±60 nA max  See Figure 24 \nADG509F   ±1  ±30 nA max   \nFAULT     \nSource Leakage Current I S (Fault) ±0.02  nA typ VS = +55 V or −40 V, V D = 0 V, see Figure 25 \n(With Overvoltage) ±2 ±2 μA max  \nDrain Leakage Current I D (Fault) ±5  nA typ VS = ±25 V, V D = +10 V, see Figure 23 \n(With Overvoltage)  ±2  μA max  \nSource Leakage Current I S (Fault) \n(Power Supplies Off) ±1  nA typ VS = ±25 V, V D = V EN = A0, A1, A2 = 0 V \n ±2  μA max See Figure 26 \nDIGITAL INPUTS      \nInput High Voltage, V INH  2.4 V min  \nInput Low Voltage, V INL  0.8 V max  \nInput Current, I INL or I INH  ±1 μA max VIN = 0 or V DD  \nCIN, Digital Input Capacitance 5   pF typ   \nDYNAMIC CHARACTERISTICS1      \ntTRANSITION   175   ns typ  RL = 1 MΩ, C L = 35 pF;  \n 220  300 ns max  VS1 = ±10 V, V S8 = +10 V; see Figure 27 \ntOPEN  90   ns typ  RL = 1 kΩ, C L = 35 pF;  \n 60  40 ns min  VS = 5 V; see Figure 28 \ntON (EN)  180  ns typ  RL = 1 kΩ, C L = 35 pF;  \n 230  300 ns max  VS = 5 V; see Figure 29 \ntOFF (EN)  100  ns typ  RL = 1 kΩ, C L = 35 pF \n 130 150   \ntSETT, Settling Time    ns max  VS = 5 V; see Figure 29 \n0.1%   1  μs typ  RL = 1 kΩ, C L = 35 pF;  \n0.01%   2.5  μs typ  VS = 5 V  \nADG508F/ADG509F  \n \nRev. F | Page 4 of 20  B Version   \nParameter  +25°C −40°C to +85°C Unit  Test Conditions/Comments  \nCharge Injection  15   pC typ  VS = 0 V, R S = 0 Ω, C L= 1 nF; see Figure 30 \nOff Isolation  93   dB typ  RL = 1 kΩ, C L = 15 pF, f = 100 kHz; V S = 7 V rms; \nsee Figure 31 \nCS (Off)  3   pF typ   \nCD (Off)     \nADG508F   22  pF typ   \nADG509F  12  pF typ   \nPOWER REQUIREMENTS      \nIDD 0.05 0.2 mA max VIN = 0 V or 5 V  \nISS 0.1 1 μA max   \n \n1 Guaranteed by design, not subject to production test. \n \nTRUTH TABLES \nTable 2. ADG508F  Truth Table1 \nA2  A1  A0  EN  On Switch  \nX  X  X  0  None  \n0  0  0  1  1  \n0  0  1  1  2  \n0  1  0  1  3  \n0  1  1  1  4  \n1  0  0  1  5  \n1  0  1  1  6  \n1  1  0  1  7  \n1  1  1  1  8  \n \n1 X = don’t care. \n \nTable 3. ADG509F  Truth Table1 \nA1  A0  EN  On Switch Pair  \nX  X  0  None  \n0  0  1  1  \n0  1  1  2  \n1  0  1  3  \n1  1  1  4  \n \n1 X = don’t care. \n \n  ADG508F/ADG509F\n \nRev. F | Page 5 of 20 ABSOLUTE MAXIMUM RATINGS \nTA = 25°C unless otherwise noted. \nTable 4. \nParameter Rating \nVDD to V SS 48 V \nVDD to GND −0.3 V to +48 V \nVSS to GND +0.3 V to −48 V \nDigital Input, EN, Ax −0.3 V to V DD + 0.3 V or \n20 mA, whichever occurs first\nVS, Analog Input Overvoltage with  \nPower On (V DD = +15 V, V SS = −15 V) VSS − 25 V to V DD + 40 V \nVS, Analog Input Overvoltage with  \nPower Off (V DD = 0 V, V SS = 0 V) −40 V to +55 V \nContinuous Current, S or D 20 mA \nPeak Current, S or D  \n(Pulsed at 1 ms, 10% Duty Cycle Max) 40 mA \nOperating Temperature Range  \nIndustrial (B Version) −40°C to +85°C \nStorage Temperature Range −65°C to +150°C \nJunction Temperature 150°C \nTSSOP   \nθJA, Thermal Impedance 112°C/W \nPlastic DIP Package  \nθJA, Thermal Impedance  \n16-Lead 117°C/W \nSOIC Package  \nθJA, Thermal Impedance  \nNarrow Body 77°C/W \nWide Body 75°C/W \n Stresses above those listed under Absolute Maximum Ratings \nmay cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any \nother conditions above those indicated in the operational \nsection of this specification is not implied. Exposure to absolute \nmaximum rating conditions for extended periods may affect \ndevice reliability. \n \nESD CAUTION \n \n \n \nADG508F/ADG509F  \n \nRev. F | Page 6 of 20 PIN CONFIGURATION AND FU NCTION DESCRIPTIONS \n \nA0 1\nEN 2\nVSS3\nS1 4A116\nA215\nGND14\nVDD13\nS2 5\nS3 6\nS4 7S512\nS611\nS710\nD8 S89ADG508F\nTOP VIEW\n(Not to Scale)\n00035-004 \nFigure 3. ADG508F  Pin Configuration \n \nTable 5. ADG508F  Pin Function Descriptions \nPin No. Mnemonic Description \n1 A0 Logic Control Input. \n2 EN Active High Digital Input. When low, the device is disabled and all switches are off. When high,  \nAx logic inputs determine on switches. \n3 V SS Most Negative Power Supply Potential. In single-supply applications, this pin can be connected  \nto ground. \n4 S1 Source Terminal 1. This pin can be an input or an output. \n5 S2 Source Terminal 2. This pin can be an input or an output. \n6 S3 Source Terminal 3. This pin can be an input or an output. \n7 S4 Source Terminal 4. This pin can be an input or an output. \n8 D Drain Terminal. This pin can be an input or an output. \n9 S8 Source Terminal 8. This pin can be an input or an output. \n10 S7 Source Terminal 7. This pin can be an input or an output. \n11 S6 Source Terminal 6. This pin can be an input or an output. \n12 S5 Source Terminal 5. This pin can be an input or an output. \n13 V DD Most Positive Power Supply Potential. \n14 GND Ground (0 V) Reference. \n15 A2 Logic Control Input. \n16 A1 Logic Control Input. \n \n  ADG508F/ADG509F\n \nRev. F | Page 7 of 20 A0 1\nEN 2\nVSS3\nS1A 4A116\nGND15\nVDD14\nS1B13\nS2A 5\nS3A 6\nS4A 7S2B12\nS3B11\nS4B10\nDA 8 DB9ADG509F\nTOP VIEW\n(Not to Scale)\n00035-005 \nFigure 4. ADG509F  Pin Configuration  \n \nTable 6. ADG509F  Pin Function Descriptions \nPin No. Mnemonic Description \n1 A0 Logic Control Input. \n2 EN Active High Digital Input. When low, the device is disabled and all switches are off. When high,  \nAx logic inputs determine on switches. \n3 V SS Most Negative Power Supply Potential. In single-supply applications, this pin can be connected  \nto ground. \n4 S1A Source Terminal 1A. This pi n can be an input or an output. \n5 S2A Source Terminal 2A. This pi n can be an input or an output. \n6 S3A Source Terminal 3A. This pi n can be an input or an output. \n7 S4A Source Terminal 4A. This pi n can be an input or an output. \n8 DA Drain Terminal A. This pin can be an input or an output. \n9 DB Drain Terminal B. This pin can be an input or an output. \n10 S4B Source Terminal 4B. This pi n can be an input or an output. \n11 S3B Source Terminal 3B. This pi n can be an input or an output. \n12 S2B Source Terminal 2B. This pi n can be an input or an output. \n13 S1B Source Terminal 1B. This pi n can be an input or an output. \n14 V DD Most Positive Power Supply Potential. \n15 GND Ground (0 V) Reference. \n16 A1 Logic Control Input. \n \nADG508F/ADG509F  \n \nRev. F | Page 8 of 20 TYPICAL PERFORMANCE CHARACTERISTICS \n2000\n1000\n0\n15 –15 –10 –5 0 5 105001750\n1500\n1250\n750\n250\nVD, VS(V)RON (Ω) VDD = +15V\n VSS = –15V\n00035-011 TA = 125°C\n TA = 105°C\n TA = 85°C\n TA = 25°C\n 2000\n1000\n0\n15 –15 –10 –5 0 5 105001750\n1500\n1250\n750\n250\nVD, VS(V)RON (Ω) TA = 25°C\nVDD = +5V\nVSS = –5V\nVDD = +10V\nVSS = –10V\nVDD = +15V\nVSS = –15V\n00035-008\n \nFigure 5. On Resistance as a Function of V D (V S) Figure 8. On Resistance as a Function of V D (V S) for Different Temperatures  \n1m\n1µ\n1p\n–50 –30 –20 –10 0 10 20 30 40 50 60 –401n100µ\n10µ\n10n100n\n10p100p\nVS SOURCE VOLTAGE (V)ISINPUT LEAKAGE (A)OPERATING RANGE VDD = 0V\n VSS = 0V\n VD = 0V\n00035-009\n 1m\n1µ\n1p\n–50 –30 –20 –10 0 10 20 30 40 50 60 –401n100µ\n10µ\n10n100n\n10p100p\n VS SOURCE VOLTAGE (V)ISINPUT LEAKAGE (A)OPERATING RANGE VDD = +15V\n VSS = –15V\n VD = 0V\n00035-012\n \nFigure 6. Source Input Leakage Current as a Function of V S (Power Supplies \nOff) During Overvo ltage Conditions Figure 9. Source Input Leakage Current as a Function of V S (Power Supplies \nOn) During Overvoltage Conditions \n0.3\n0.2\n–0.3\n–14 –10 –6 –2 2 6 10 140.10.0\n–0.2–0.1\nVS,VD (V)LEAKAGE CURRENTS (nA)ID(OFF)\nIS(OFF)\nID, IS(ON)VDD = +15V\nVSS = –15V\nVS (VD) = ±10V\nTA = 25°C\n00035-013\n 1m\n1µ\n1p\n–50 –30 –20 –10 0 10 20 30 40 50 60 –401n100µ\n10µ\n10n100n\n10p100p\nVS SOURCE VOLTAGE (V)IDINPUT LEAKAGE (A)\nOPERATING RANGE VDD = +15V\n VSS = –15V\n VD = 0V\n00035-010\n \nFigure 10. Leakage Currents as a Function of V D (V S) Figure 7. Drain Output Leakage Current as a Function of V S (Power Supplies \nOn) During Overvoltage Conditions \n  ADG508F/ADG509F\n \nRev. F | Page 9 of 20 100\n10\n0.01\n45 55 25 65 75 85 95 105 351\n115 1250.1\nTEMPERATURE (°C)LEAKAGE CURRENTS (nA) VDD = +15V\n VSS = –15V\n VD = +10V\n VS = –10V\nIS(OFF)ID(ON)ID(OFF)\n00035-014\n \nFigure 11. Leakage Currents as a Function of Temperature \n260\n240\n100\n10 11 12 13 14 15120tON(EN)220\n200\n180\n160\n140SWITCHING TIME (ns)\nPOWER SUPPLY (V)tTRANSITION\ntOFF(EN)\n00035-015\n \nFigure 12. Switching Time vs. Dual Power Supply \n300\n0\n–40 –20 0 20 40 60 80 100 12050250\n200\n150\n100\nTEMPERATURE (°C)SWITCHING TIME (ns)\n00035-016tTRANSITIONtON(EN)\ntOFF(EN) VDD = +15V\n VSS = –15V\n \nFigure 13. Switching Time vs. Temperature –120–100–80–60–40–200OFF ISOL ATION (dB)\nFREQUENCY (Hz)10k 100k 1M 10M 100M 1G 1k\n000354-113TA = 25°C\nVDD = +15V\nVSS = –15V\n \nFigure 14. Off Isolation vs. Frequency, ±15 V Dual Supply \n0510152025303540\n–15 –10 –5 0 5 10 15PIN CAPACITANCE (pF)\nVS (V)TA = 25°C\nVDD = +15V\nVSS = –15V\nDRAIN OFF\nSOURCE OFF\n00035-114 \nFigure 15. Capacitance vs. Source Voltage \n–30–20–100102030\n–15 –10 –5 0 5 10 15QINJ (pC)\nVS (V)\n00035-115VDD = +15V\nVSS = –15V\nTA = 25°C\n \nFigure 16. Charge Injection vs. Source Voltage \n \n \nADG508F/ADG509F  \n \nRev. F | Page 10 of 20 TERMINOLOGY \nVDD \nMost positive power supply potential. \nVSS \nMost negative power supply potential. GND \nGround (0 V) reference. \nR\nON \nOhmic resistance between D and S. R\nON Drift \nPercentage change in R ON when temperature changes by one \ndegree Celsius. ΔR\nON \nΔR ON represents the difference between the R ON of any two \nchannels as a percentage of the maximum R ON of those two \nchannels. I\nS (Off) \nSource leakage current when the switch is off. I\nD (Off) \nDrain leakage current when the switch is off. \nID, IS (On) \nChannel leakage current when the switch is on. I\nS (Fault—Power Supplies On) \nSource leakage current when exposed to an overvoltage \ncondition. \nID (Fault—Power Supplies On) \nDrain leakage current when exposed to an overvoltage \ncondition. \nIS (Fault—Power Supplies Off) \nSource leakage current with power supplies off. V\nD (V S) \nAnalog Voltage on Terminals D, S. C\nS (Off) \nChannel input capacitance for off condition. CD (Off) \nChannel output capacitance for off condition. C\nIN \nDigital input capacitance. t\nON (EN) \nDelay time between the 50% and 90% points of the digital input \nand switch on condition. \ntOFF (EN) \nDelay time between the 50% and 90% points of the digital input \nand switch off condition. \ntTRANSITION  \nDelay time between the 50% and 90% points of the digital \ninputs and the switch on condition when switching from  \none address state to another. \ntOPEN \nOff time measured between 80% points of both switches when \nswitching from one address state to another. \nVINL \nMaximum input voltage for Logic 0. V\nINH \nMinimum input voltage for Logic 1. I\nINL (IINH) \nInput current of the digital input. Off Isolation \nA measure of unwanted signal coupling through an off channel. \nCharge Injection \nA measure of the glitch impulse transferred from the digital input to the analog output during switching. \nI\nDD \nPositive supply current. I\nSS \nNegative supply current.  \n \n  ADG508F/ADG509F\n \nRev. F | Page 11 of 20 THEORY OF OPERATION \nThe ADG508F /ADG509F  multiplexers are capable of withstand-\ning overvoltages from −40 V to +55 V , irrespective of whether the \npower supplies are present or not. Each channel of the multiplexer consists of an n-channel MOSFET, a p-channel MOSFET, and an \nn-channel MOSFET, connected in series. When the analog input \nexceeds the power supplies, one of the MOSFETs will saturate limiting the current. The current during a fault condition is determined by the load on the output. Figure 17  illustrates  \nthe channel architecture that enables these multiplexers to withstand continuous overvoltages. \nWhen an analog input of V\nSS + 2.2 V to V DD − 2.2 V (output \nloaded, 1 mA) is applied to the ADG508F /ADG509F , the \nmultiplexer behaves as a standard multiplexer, with spec-\nifications similar to a standard multiplexer, for example,  the on-resistance is 390 Ω maximum. However, when an overvoltage is applied to the device, one of the three  \nMOSFETs saturate. \nFigure 17  to Figure 20  show the conditions of the three MOSFETs \nfor the various overvoltage situations. When the analog input \napplied to an on channel approaches the positive power supply line, the n-channel MOSFET saturates because the voltage on  the analog input exceeds the difference between V\nDD and the  \nn-channel threshold voltage (V TN). When a voltage more nega-\ntive than V SS is applied to the multiplexer, the p-channel \nMOSFET will saturate because the analog input is more negative than the difference between V\nSS and the p-channel \nthreshold voltage (V TP). Because V TN is nominally 1.4 V and  \nVTP −1.4 V , the analog input range to the multiplexer is limited \nto V SS + 1.4 V to V DD – 1.4 V (output open circuit) when a \n±15 V power supply is used. \nWhen the power supplies are present but the channel is off, \nagain either the p-channel MOSFET or one of the n-channel \nMOSFETs will remain off when an overvoltage occurs.  \nFinally, when the power supplies are off, the gate of each \nMOSFET will be at ground. A negative overvoltage switches  \non the first n-channel MOSFET but the bias produced by the \novervoltage causes the p-channel MOSFET to remain turned off. With a positive overvoltage, the first MOSFET in the series \nwill remain off because the gate to source voltage applied to this \nMOSFET is negative. During fault conditions (power supplies off), the leakage \ncurrent into and out of the ADG508F /ADG509F  is limited to  \na few microamps. This protects the multiplexer and succeeding circuitry from over stresses as well as protecting the signal \nsources which drive the multiplexer. Also, the other channels  \nof the multiplexer will be undisturbed by the overvoltage and \nwill continue to operate normally. \nQ1 Q2 Q3+55V\nOVERVOLTAGE\nn-CHANNEL\nMOSFET\nSATURATES\nVDD VSS\n00035-017 \nFigure 17. +55 V Overvoltage Input to the On Channel \n \nQ1 Q2 Q3–40V\nOVERVOLTAGE\nn-CHANNEL\nMOSFET\nIS ONp-CHANNEL\nMOSFET\nSATURATES VSS VDD\n00035-018 \nFigure 18. −40 V Overvoltage on an Off Channel with \nMultiplexer Power On \n \nQ1 Q2 Q3+55V\nOVERVOLTAGE\nn-CHANNEL\nMOSFET IS\nOFF\n00035-019 \nFigure 19. +55 V Overvoltage with Power Off \n \nQ1 Q2 Q3–40V\nOVERVOLTAGE\nn-CHANNEL\nMOSFET IS\nONp-CHANNEL\nMOSFET IS\nOFF\n00035-020 \nFigure 20. −40 V Overvoltage with Power Off \n \n \n \nADG508F/ADG509F  \n \nRev. F | Page 12 of 20 TEST CIRCUITS \nIDS\nS\nRON = V1/IDSV1\nVSD\n00035-021 \nFigure 21. On Resistance \n \nS1\nS2\nS8\nVDIS (OFF)\nVSVDD VSSVDD VSS\nD\n0.8V ENA\n00035-022 \nFigure 22. I S (Off) \n \nS1\nS2\nS8\nVSID (OFF)\nVDVDD VSSVDD VSS\nD\n0.8V ENA\n00035-023 \nFigure 23. I D (Off) \n00035-025SDA\nVDID (ON)\nNC\nNC = NO CONNECT\n \nFigure 24. I D (On) \n \nS1\nS2\nS8\nVS VDVDD VSSVDD VSS\nD\n0.8V ENA\n00035-026 \nFigure 25. Input Leakage Current (with Overvoltage) \n \nA20V 0V\nVDD VSS\nVS\nD0V\nA1\nA0\nEN\nGNDADG508FS1\nS8A\n00035-027 \nFigure 26. Input Leakage Current (with Power Supplies Off) \n  ADG508F/ADG509F\n \nRev. F | Page 13 of 20 A2VSS VDD\nDVS1\nVIN\nVS8\nVOUTA1\nA0\nEN\nGNDADG508F*S1\nS8S2 TO S7\n2.4V50Ω\nRL\n1MΩCL\n35pFVSS VDD\n*SIMILAR CONNECTION FOR ADG509F.3V\n50%\nVOUT\ntTRANSITION90%90%\ntTRANSITIONADDRESS\nDRIVE (V IN)50%\n00035-024 \nFigure 27. Switching Time of Multiplexer, t TRANSITION  \n \n \nA2VSS VDD\nDVS\nVIN\nVOUTA1\nA0\nEN\nGNDADG508F*S1\nS8S2 TO S7\n2.4V50Ω\nRL\n1kΩCL\n35pFVSS VDD\nADDRESS\nDRIVE (V IN)3V\nVOUT\ntOPEN80% 80%\n*SIMILAR CONNECTION FOR ADG509F.\n00035-029 \nFigure 28. Break-Before-Make Delay, t OPEN  \n  \nA2VSS VDD\nDVS\nVOUTA1\nA0\nEN\nGNDADG508F*S1\nS2 TO S8\nRL\n1kΩ50ΩCL\n35pFVSS VDD\nENABLE\nDRIVE (V IN)3V\n0V\n0VVOUT\nOUTPUT\ntON (EN) tOFF (EN)50% 50%\n0.9V OUT\n0.1V OUT\n*SIMILAR CONNECTION FOR ADG509F.\n00035-030VIN\n \nFigure 29. Enable Delay, t ON (EN), t OFF (EN)  \n \n \nADG508F/ADG509F  \n \nRev. F | Page 14 of 20 3V\nVOUTLOGIC\nINPUT (V IN)\nQINJ = C L × ∆VOUT0VA2\nVOUTD\n*SIMILAR CONNECTION FOR ADG509F.A1\nA0\nEN\nGNDADG508F*\nS\nCL\n1nFVSVSSVSS\nVDDVDD\nVINRS\n∆VOUT\n00035-033 \nFigure 30. Charge Injection \n \n \n00035-034VOUT50ΩNETWORK\nANALYZER\nRL\n50ΩIN\nVINSA\nDVSVDD VSS0.1µFVDD\n0.1µFVSS\nGND50ΩNC\nSB\nOFF ISOLATION = 20 logVOUT\nVS  \nFigure 31. Off Isolation \n  \n  ADG508F/ADG509F\n \nRev. F | Page 15 of 20 OUTLINE DIMENSIONS \n \nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR\nREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.\nCORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.COMPLIANT TO JEDEC STANDARDS MS-001-AB\n073106-B0.022 (0.56)\n0.018 (0.46)0.014 (0.36)0.150 (3.81)0.130 (3.30)\n0.115 (2.92)\n0.070 (1.78)0.060 (1.52)\n0.045 (1.14)16\n189\n0.100 (2.54)\nBSC0.800 (20.32)\n0.790 (20.07)\n0.780 (19.81)\n0.210 (5.33)\nMAX\nSEATING\nPLANE0.015\n(0.38)MIN\n0.005 (0.13)MIN0.280 (7.11)\n0.250 (6.35)0.240 (6.10)\n0.060 (1.52)\nMAX\n0.430 (10.92)\nMAX0.014 (0.36)0.010 (0.25)\n0.008 (0.20)0.325 (8.26)0.310 (7.87)\n0.300 (7.62)\n0.015 (0.38)\nGAUGE\nPLANE0.195 (4.95)0.130 (3.30)0.115 (2.92)\n \nFigure 32. 16-Lead Plastic Dual In-Line Package [PDIP] Narrow Body \n(N-16) \nDimensions shown in inches and (millimeters) \n \n \nCONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FORREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.COMPLIANT TO JEDEC STANDARDS MS-012-AC10.00 (0.3937)\n9.80 (0.3858)\n16 9\n816.20 (0.2441)\n5.80 (0.2283)4.00 (0.1575)3.80 (0.1496)\n1.27 (0.0500)\nBSC\nSEATING\nPLANE0.25 (0.0098)\n0.10 (0.0039)\n0.51 (0.0201)\n0.31 (0.0122)1.75 (0.0689)1.35 (0.0531)0.50 (0.0197)0.25 (0.0098)\n1.27 (0.0500)\n0.40 (0.0157)0.25 (0.0098)\n0.17 (0.0067)COPLANARITY\n0.108°\n0°\n060606-A45°\n \nFigure 33. 16-Lead Standard Small Outline Package [SOIC_N] Narrow Body  \n(R-16) \nDimensions shown in millimeters and (inches) \nADG508F/ADG509F  \n \nRev. F | Page 16 of 20 CONTROLLING DIMENSIONS ARE IN M ILLIMETERS; INCH DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR\nREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.COMPLIANT TO JEDEC STANDARDS MS-013-AA10.50 (0.4134)\n10.10 (0.3976)\n0.30 (0.0118)0.10 (0.0039)2.65 (0.1043)2.35 (0.0925)10.65 (0.4193)10.00 (0.3937)7.60 (0.2992)7.40 (0.2913)\n0.75(0.0295)\n0.25(0.0098)45°\n1.27 (0.0500)0.40 (0.0157)COPLANARITY\n0.10 0.33 (0.0130)0.20 (0.0079)0.51 (0.0201)0.31 (0.0122)SEATING\nPLANE8°\n0°16 9\n81\n1.27 (0.0500)\nBSC\n03-27-2007-B \nFigure 34. 16-Lead Standard Small Ou tline Package [SOIC_W] Wide Body \n(RW-16) \nDimensions shown in millimeters and (inches) \n \n \n16 9\n8 1\nPIN 1\nSEATING\nPLANE8°\n0°4.50\n4.40\n4.306.40\nBSC5.105.00\n4.90\n0.65\nBSC0.150.051.20\nMAX\n0.20\n0.09 0.750.600.45\n0.30\n0.19\nCOPLANARITY\n0.10\nCOMPLIANT TO JEDEC STANDARDS MO-153-AB  \nFigure 35. 16-Lead Thin Shrink Small Outline Package [TSSOP]  \n(RU-16) \nDimensions shown in millimeters \n  ADG508F/ADG509F\n \nRev. F | Page 17 of 20 ORDERING GUIDE  \nModel1  Temperature Range Package Description Package Option \nADG508FBNZ −40°C to +85°C  16-Lead PDIP N-16  \nADG508FBRN  −40°C to +85°C  16-Lead SOIC_N R-16 \nADG508FBRNZ −40°C to +85°C  16-Lead SOIC_N R-16 \nADG508FBRNZ–REEL7 −40°C to +85°C  16-Lead SOIC_N R-16 \nADG508FBRWZ −40°C to +85°C  16-Lead SOIC_W RW-16 \nADG508FBRWZ-REEL −40°C to +85°C  16-Lead SOIC_W RW-16 \nADG508FBRUZ −40°C to +85°C 16-Lead TSSOP RU-16 \nADG508FBRUZ-REEL7 −40°C to +85°C 16-Lead TSSOP RU-16 \nADG509FBNZ −40°C to +85°C  16-Lead PDIP N-16  \nADG509FBRN  −40°C to +85°C  16-Lead SOIC_N R-16 \nADG509FBRNZ −40°C to +85°C  16-Lead SOIC_N R-16  \nADG509FBRNZ–REEL7 −40°C to +85°C  16-Lead SOIC_N R-16 \nADG509FBRWZ −40°C to +85°C  16-Lead SOIC_W RW-16  \nADG509FBRWZ-REEL −40°C to +85°C  16-Lead SOIC_W RW-16  \nADG509FBRUZ −40°C to +85°C 16-Lead TSSOP RU-16 \nADG509FBRUZ-REEL7 −40°C to +85°C 16-Lead TSSOP RU-16 \n \n1 Z = RoHS Compliant Part. \n \nADG508F/ADG509F  \n \nRev. F | Page 18 of 20 NOTES \n  ADG508F/ADG509F\n \nRev. F | Page 19 of 20 NOTES \nADG508F/ADG509F  \n \nRev. F | Page 20 of 20 NOTES \n \n©2001–2011 Analog Devices, Inc. All rights reserved. Trademarks and  \n registered trademarks are the property of their respective owners. \n  D00035-0-7/11(F)  \n'}]
!==============================================================================!
### Component Summary: ADG509FBRW

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Analog Input Overvoltage (Power On): -25V to +40V
  - Analog Input Overvoltage (Power Off): -40V to +55V
  - Power Supply Voltage (VDD): +15V ± 10%
  - Power Supply Voltage (VSS): -15V ± 10%

- **Current Ratings:**
  - Continuous Current (S or D): 20 mA
  - Peak Current (Pulsed at 1 ms, 10% Duty Cycle Max): 40 mA

- **Power Consumption:**
  - Maximum Supply Current (IDD): 0.05 mA to 0.2 mA
  - Maximum Supply Current (ISS): 0.1 μA to 1 μA
  - Maximum Power Dissipation: 3.3 mW

- **Operating Temperature Range:**
  - Industrial Version: -40°C to +85°C

- **Package Type:**
  - 16-Lead SOIC_W (Wide Body)

- **Special Features or Notes:**
  - Fault protection with the ability to withstand continuous overvoltage inputs.
  - Low on-resistance (270 Ω typical).
  - Fast switching times (tON: 230 ns maximum, tOFF: 130 ns maximum).
  - Break-before-make switching to prevent momentary shorting.
  - Latch-up proof construction due to trench isolation.

- **Moisture Sensitive Level (JEDEC J-STD-020E):**
  - Not specified in the provided text.

**Description:**
The ADG509F is a CMOS analog multiplexer that features four differential channels. It is designed to switch one of four differential inputs to a common differential output based on the binary address lines A0 and A1. The device includes fault protection, ensuring that both the multiplexer and the signal sources are safeguarded against overvoltage conditions. The architecture employs a series of n-channel and p-channel MOSFETs to provide robust performance in various applications.

**Typical Applications:**
The ADG509F is suitable for:
- Existing multiplexer applications that require fault protection.
- New designs that necessitate multiplexer functions, particularly in environments where overvoltage conditions may occur.
- Applications in data acquisition systems, signal routing, and any scenario where reliable switching of analog signals is critical.

This component is particularly valuable in industrial applications where signal integrity and protection against electrical faults are paramount.