ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv4-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"stm32h5xx_hal_msp.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.file 1 "Core/Src/stm32h5xx_hal_msp.c"
  21              		.section	.text.HAL_MspInit,"ax",%progbits
  22              		.align	1
  23              		.global	HAL_MspInit
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	HAL_MspInit:
  29              	.LFB333:
   1:Core/Src/stm32h5xx_hal_msp.c **** 
   2:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32h5xx_hal_msp.c **** /**
   4:Core/Src/stm32h5xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32h5xx_hal_msp.c ****   * @file         stm32h5xx_hal_msp.c
   6:Core/Src/stm32h5xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32h5xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32h5xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32h5xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32h5xx_hal_msp.c ****   *
  11:Core/Src/stm32h5xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  12:Core/Src/stm32h5xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32h5xx_hal_msp.c ****   *
  14:Core/Src/stm32h5xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32h5xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32h5xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32h5xx_hal_msp.c ****   *
  18:Core/Src/stm32h5xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32h5xx_hal_msp.c ****   */
  20:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32h5xx_hal_msp.c **** 
  22:Core/Src/stm32h5xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32h5xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32h5xx_hal_msp.c **** 
  26:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32h5xx_hal_msp.c **** extern DMA_HandleTypeDef handle_GPDMA1_Channel5;
  28:Core/Src/stm32h5xx_hal_msp.c **** 
  29:Core/Src/stm32h5xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 2


  30:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN TD */
  31:Core/Src/stm32h5xx_hal_msp.c **** 
  32:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END TD */
  33:Core/Src/stm32h5xx_hal_msp.c **** 
  34:Core/Src/stm32h5xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32h5xx_hal_msp.c **** 
  37:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32h5xx_hal_msp.c **** 
  39:Core/Src/stm32h5xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32h5xx_hal_msp.c **** 
  42:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32h5xx_hal_msp.c **** 
  44:Core/Src/stm32h5xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32h5xx_hal_msp.c **** 
  47:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32h5xx_hal_msp.c **** 
  49:Core/Src/stm32h5xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32h5xx_hal_msp.c **** 
  52:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32h5xx_hal_msp.c **** 
  54:Core/Src/stm32h5xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32h5xx_hal_msp.c **** 
  57:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32h5xx_hal_msp.c **** 
  59:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32h5xx_hal_msp.c **** 
  61:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32h5xx_hal_msp.c **** 
  63:Core/Src/stm32h5xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  64:Core/Src/stm32h5xx_hal_msp.c ****                     /**
  65:Core/Src/stm32h5xx_hal_msp.c ****   * Initializes the Global MSP.
  66:Core/Src/stm32h5xx_hal_msp.c ****   */
  67:Core/Src/stm32h5xx_hal_msp.c **** void HAL_MspInit(void)
  68:Core/Src/stm32h5xx_hal_msp.c **** {
  30              		.loc 1 68 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  69:Core/Src/stm32h5xx_hal_msp.c **** 
  70:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  71:Core/Src/stm32h5xx_hal_msp.c **** 
  72:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  73:Core/Src/stm32h5xx_hal_msp.c **** 
  74:Core/Src/stm32h5xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32h5xx_hal_msp.c **** 
  76:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32h5xx_hal_msp.c **** 
  78:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32h5xx_hal_msp.c **** }
  35              		.loc 1 79 1 view .LVU1
  36 0000 7047     		bx	lr
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 3


  37              		.cfi_endproc
  38              	.LFE333:
  40              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  41              		.align	1
  42              		.global	HAL_ADC_MspInit
  43              		.syntax unified
  44              		.thumb
  45              		.thumb_func
  47              	HAL_ADC_MspInit:
  48              	.LVL0:
  49              	.LFB334:
  80:Core/Src/stm32h5xx_hal_msp.c **** 
  81:Core/Src/stm32h5xx_hal_msp.c **** /**
  82:Core/Src/stm32h5xx_hal_msp.c **** * @brief ADC MSP Initialization
  83:Core/Src/stm32h5xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32h5xx_hal_msp.c **** * @param hadc: ADC handle pointer
  85:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32h5xx_hal_msp.c **** */
  87:Core/Src/stm32h5xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  88:Core/Src/stm32h5xx_hal_msp.c **** {
  50              		.loc 1 88 1 view -0
  51              		.cfi_startproc
  52              		@ args = 0, pretend = 0, frame = 32
  53              		@ frame_needed = 0, uses_anonymous_args = 0
  54              		.loc 1 88 1 is_stmt 0 view .LVU3
  55 0000 00B5     		push	{lr}
  56              	.LCFI0:
  57              		.cfi_def_cfa_offset 4
  58              		.cfi_offset 14, -4
  59 0002 89B0     		sub	sp, sp, #36
  60              	.LCFI1:
  61              		.cfi_def_cfa_offset 40
  89:Core/Src/stm32h5xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  62              		.loc 1 89 3 is_stmt 1 view .LVU4
  63              		.loc 1 89 20 is_stmt 0 view .LVU5
  64 0004 0023     		movs	r3, #0
  65 0006 0393     		str	r3, [sp, #12]
  66 0008 0493     		str	r3, [sp, #16]
  67 000a 0593     		str	r3, [sp, #20]
  68 000c 0693     		str	r3, [sp, #24]
  69 000e 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32h5xx_hal_msp.c ****   if(hadc->Instance==ADC1)
  70              		.loc 1 90 3 is_stmt 1 view .LVU6
  71              		.loc 1 90 10 is_stmt 0 view .LVU7
  72 0010 0268     		ldr	r2, [r0]
  73              		.loc 1 90 5 view .LVU8
  74 0012 134B     		ldr	r3, .L6
  75 0014 9A42     		cmp	r2, r3
  76 0016 02D0     		beq	.L5
  77              	.LVL1:
  78              	.L2:
  91:Core/Src/stm32h5xx_hal_msp.c ****   {
  92:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  93:Core/Src/stm32h5xx_hal_msp.c **** 
  94:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  95:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 4


  97:Core/Src/stm32h5xx_hal_msp.c **** 
  98:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  99:Core/Src/stm32h5xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 100:Core/Src/stm32h5xx_hal_msp.c ****     PA0     ------> ADC1_INP0
 101:Core/Src/stm32h5xx_hal_msp.c ****     PA1     ------> ADC1_INP1
 102:Core/Src/stm32h5xx_hal_msp.c ****     */
 103:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 104:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 105:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 107:Core/Src/stm32h5xx_hal_msp.c **** 
 108:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 109:Core/Src/stm32h5xx_hal_msp.c **** 
 110:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 111:Core/Src/stm32h5xx_hal_msp.c **** 
 112:Core/Src/stm32h5xx_hal_msp.c ****   }
 113:Core/Src/stm32h5xx_hal_msp.c **** 
 114:Core/Src/stm32h5xx_hal_msp.c **** }
  79              		.loc 1 114 1 view .LVU9
  80 0018 09B0     		add	sp, sp, #36
  81              	.LCFI2:
  82              		.cfi_remember_state
  83              		.cfi_def_cfa_offset 4
  84              		@ sp needed
  85 001a 5DF804FB 		ldr	pc, [sp], #4
  86              	.LVL2:
  87              	.L5:
  88              	.LCFI3:
  89              		.cfi_restore_state
  96:Core/Src/stm32h5xx_hal_msp.c **** 
  90              		.loc 1 96 5 is_stmt 1 view .LVU10
  91              	.LBB2:
  96:Core/Src/stm32h5xx_hal_msp.c **** 
  92              		.loc 1 96 5 view .LVU11
  96:Core/Src/stm32h5xx_hal_msp.c **** 
  93              		.loc 1 96 5 view .LVU12
  94 001e 114B     		ldr	r3, .L6+4
  95 0020 D3F88C20 		ldr	r2, [r3, #140]
  96 0024 42F48062 		orr	r2, r2, #1024
  97 0028 C3F88C20 		str	r2, [r3, #140]
  96:Core/Src/stm32h5xx_hal_msp.c **** 
  98              		.loc 1 96 5 view .LVU13
  99 002c D3F88C20 		ldr	r2, [r3, #140]
 100 0030 02F48062 		and	r2, r2, #1024
 101 0034 0192     		str	r2, [sp, #4]
  96:Core/Src/stm32h5xx_hal_msp.c **** 
 102              		.loc 1 96 5 view .LVU14
 103 0036 019A     		ldr	r2, [sp, #4]
 104              	.LBE2:
  96:Core/Src/stm32h5xx_hal_msp.c **** 
 105              		.loc 1 96 5 view .LVU15
  98:Core/Src/stm32h5xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 106              		.loc 1 98 5 view .LVU16
 107              	.LBB3:
  98:Core/Src/stm32h5xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 108              		.loc 1 98 5 view .LVU17
  98:Core/Src/stm32h5xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 5


 109              		.loc 1 98 5 view .LVU18
 110 0038 D3F88C20 		ldr	r2, [r3, #140]
 111 003c 42F00102 		orr	r2, r2, #1
 112 0040 C3F88C20 		str	r2, [r3, #140]
  98:Core/Src/stm32h5xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 113              		.loc 1 98 5 view .LVU19
 114 0044 D3F88C30 		ldr	r3, [r3, #140]
 115 0048 03F00103 		and	r3, r3, #1
 116 004c 0293     		str	r3, [sp, #8]
  98:Core/Src/stm32h5xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 117              		.loc 1 98 5 view .LVU20
 118 004e 029B     		ldr	r3, [sp, #8]
 119              	.LBE3:
  98:Core/Src/stm32h5xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 120              		.loc 1 98 5 view .LVU21
 103:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 121              		.loc 1 103 5 view .LVU22
 103:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 122              		.loc 1 103 25 is_stmt 0 view .LVU23
 123 0050 0323     		movs	r3, #3
 124 0052 0393     		str	r3, [sp, #12]
 104:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 125              		.loc 1 104 5 is_stmt 1 view .LVU24
 104:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 126              		.loc 1 104 26 is_stmt 0 view .LVU25
 127 0054 0493     		str	r3, [sp, #16]
 105:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 128              		.loc 1 105 5 is_stmt 1 view .LVU26
 106:Core/Src/stm32h5xx_hal_msp.c **** 
 129              		.loc 1 106 5 view .LVU27
 130 0056 03A9     		add	r1, sp, #12
 131 0058 0348     		ldr	r0, .L6+8
 132              	.LVL3:
 106:Core/Src/stm32h5xx_hal_msp.c **** 
 133              		.loc 1 106 5 is_stmt 0 view .LVU28
 134 005a FFF7FEFF 		bl	HAL_GPIO_Init
 135              	.LVL4:
 136              		.loc 1 114 1 view .LVU29
 137 005e DBE7     		b	.L2
 138              	.L7:
 139              		.align	2
 140              	.L6:
 141 0060 00800242 		.word	1107460096
 142 0064 000C0244 		.word	1140984832
 143 0068 00000242 		.word	1107427328
 144              		.cfi_endproc
 145              	.LFE334:
 147              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 148              		.align	1
 149              		.global	HAL_ADC_MspDeInit
 150              		.syntax unified
 151              		.thumb
 152              		.thumb_func
 154              	HAL_ADC_MspDeInit:
 155              	.LVL5:
 156              	.LFB335:
 115:Core/Src/stm32h5xx_hal_msp.c **** 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 6


 116:Core/Src/stm32h5xx_hal_msp.c **** /**
 117:Core/Src/stm32h5xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 118:Core/Src/stm32h5xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 119:Core/Src/stm32h5xx_hal_msp.c **** * @param hadc: ADC handle pointer
 120:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 121:Core/Src/stm32h5xx_hal_msp.c **** */
 122:Core/Src/stm32h5xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 123:Core/Src/stm32h5xx_hal_msp.c **** {
 157              		.loc 1 123 1 is_stmt 1 view -0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 0
 160              		@ frame_needed = 0, uses_anonymous_args = 0
 161              		.loc 1 123 1 is_stmt 0 view .LVU31
 162 0000 08B5     		push	{r3, lr}
 163              	.LCFI4:
 164              		.cfi_def_cfa_offset 8
 165              		.cfi_offset 3, -8
 166              		.cfi_offset 14, -4
 124:Core/Src/stm32h5xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 167              		.loc 1 124 3 is_stmt 1 view .LVU32
 168              		.loc 1 124 10 is_stmt 0 view .LVU33
 169 0002 0268     		ldr	r2, [r0]
 170              		.loc 1 124 5 view .LVU34
 171 0004 074B     		ldr	r3, .L12
 172 0006 9A42     		cmp	r2, r3
 173 0008 00D0     		beq	.L11
 174              	.LVL6:
 175              	.L8:
 125:Core/Src/stm32h5xx_hal_msp.c ****   {
 126:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 127:Core/Src/stm32h5xx_hal_msp.c **** 
 128:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 129:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock disable */
 130:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 131:Core/Src/stm32h5xx_hal_msp.c **** 
 132:Core/Src/stm32h5xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 133:Core/Src/stm32h5xx_hal_msp.c ****     PA0     ------> ADC1_INP0
 134:Core/Src/stm32h5xx_hal_msp.c ****     PA1     ------> ADC1_INP1
 135:Core/Src/stm32h5xx_hal_msp.c ****     */
 136:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 137:Core/Src/stm32h5xx_hal_msp.c **** 
 138:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 139:Core/Src/stm32h5xx_hal_msp.c **** 
 140:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 141:Core/Src/stm32h5xx_hal_msp.c ****   }
 142:Core/Src/stm32h5xx_hal_msp.c **** 
 143:Core/Src/stm32h5xx_hal_msp.c **** }
 176              		.loc 1 143 1 view .LVU35
 177 000a 08BD     		pop	{r3, pc}
 178              	.LVL7:
 179              	.L11:
 130:Core/Src/stm32h5xx_hal_msp.c **** 
 180              		.loc 1 130 5 is_stmt 1 view .LVU36
 181 000c 064A     		ldr	r2, .L12+4
 182 000e D2F88C30 		ldr	r3, [r2, #140]
 183 0012 23F48063 		bic	r3, r3, #1024
 184 0016 C2F88C30 		str	r3, [r2, #140]
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 7


 136:Core/Src/stm32h5xx_hal_msp.c **** 
 185              		.loc 1 136 5 view .LVU37
 186 001a 0321     		movs	r1, #3
 187 001c 0348     		ldr	r0, .L12+8
 188              	.LVL8:
 136:Core/Src/stm32h5xx_hal_msp.c **** 
 189              		.loc 1 136 5 is_stmt 0 view .LVU38
 190 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 191              	.LVL9:
 192              		.loc 1 143 1 view .LVU39
 193 0022 F2E7     		b	.L8
 194              	.L13:
 195              		.align	2
 196              	.L12:
 197 0024 00800242 		.word	1107460096
 198 0028 000C0244 		.word	1140984832
 199 002c 00000242 		.word	1107427328
 200              		.cfi_endproc
 201              	.LFE335:
 203              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 204              		.align	1
 205              		.global	HAL_SPI_MspInit
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 210              	HAL_SPI_MspInit:
 211              	.LVL10:
 212              	.LFB336:
 144:Core/Src/stm32h5xx_hal_msp.c **** 
 145:Core/Src/stm32h5xx_hal_msp.c **** /**
 146:Core/Src/stm32h5xx_hal_msp.c **** * @brief SPI MSP Initialization
 147:Core/Src/stm32h5xx_hal_msp.c **** * This function configures the hardware resources used in this example
 148:Core/Src/stm32h5xx_hal_msp.c **** * @param hspi: SPI handle pointer
 149:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 150:Core/Src/stm32h5xx_hal_msp.c **** */
 151:Core/Src/stm32h5xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 152:Core/Src/stm32h5xx_hal_msp.c **** {
 213              		.loc 1 152 1 is_stmt 1 view -0
 214              		.cfi_startproc
 215              		@ args = 0, pretend = 0, frame = 168
 216              		@ frame_needed = 0, uses_anonymous_args = 0
 217              		.loc 1 152 1 is_stmt 0 view .LVU41
 218 0000 10B5     		push	{r4, lr}
 219              	.LCFI5:
 220              		.cfi_def_cfa_offset 8
 221              		.cfi_offset 4, -8
 222              		.cfi_offset 14, -4
 223 0002 AAB0     		sub	sp, sp, #168
 224              	.LCFI6:
 225              		.cfi_def_cfa_offset 176
 226 0004 0446     		mov	r4, r0
 153:Core/Src/stm32h5xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 227              		.loc 1 153 3 is_stmt 1 view .LVU42
 228              		.loc 1 153 20 is_stmt 0 view .LVU43
 229 0006 0021     		movs	r1, #0
 230 0008 2591     		str	r1, [sp, #148]
 231 000a 2691     		str	r1, [sp, #152]
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 8


 232 000c 2791     		str	r1, [sp, #156]
 233 000e 2891     		str	r1, [sp, #160]
 234 0010 2991     		str	r1, [sp, #164]
 154:Core/Src/stm32h5xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 235              		.loc 1 154 3 is_stmt 1 view .LVU44
 236              		.loc 1 154 28 is_stmt 0 view .LVU45
 237 0012 8822     		movs	r2, #136
 238 0014 02A8     		add	r0, sp, #8
 239              	.LVL11:
 240              		.loc 1 154 28 view .LVU46
 241 0016 FFF7FEFF 		bl	memset
 242              	.LVL12:
 155:Core/Src/stm32h5xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 243              		.loc 1 155 3 is_stmt 1 view .LVU47
 244              		.loc 1 155 10 is_stmt 0 view .LVU48
 245 001a 2268     		ldr	r2, [r4]
 246              		.loc 1 155 5 view .LVU49
 247 001c 1C4B     		ldr	r3, .L20
 248 001e 9A42     		cmp	r2, r3
 249 0020 01D0     		beq	.L18
 250              	.L14:
 156:Core/Src/stm32h5xx_hal_msp.c ****   {
 157:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 158:Core/Src/stm32h5xx_hal_msp.c **** 
 159:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 160:Core/Src/stm32h5xx_hal_msp.c **** 
 161:Core/Src/stm32h5xx_hal_msp.c ****   /** Initializes the peripherals clock
 162:Core/Src/stm32h5xx_hal_msp.c ****   */
 163:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 164:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.Spi2ClockSelection = RCC_SPI2CLKSOURCE_PLL1Q;
 165:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 166:Core/Src/stm32h5xx_hal_msp.c ****     {
 167:Core/Src/stm32h5xx_hal_msp.c ****       Error_Handler();
 168:Core/Src/stm32h5xx_hal_msp.c ****     }
 169:Core/Src/stm32h5xx_hal_msp.c **** 
 170:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock enable */
 171:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 172:Core/Src/stm32h5xx_hal_msp.c **** 
 173:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 174:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 175:Core/Src/stm32h5xx_hal_msp.c ****     PB12     ------> SPI2_NSS
 176:Core/Src/stm32h5xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 177:Core/Src/stm32h5xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 178:Core/Src/stm32h5xx_hal_msp.c ****     */
 179:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 180:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 181:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 182:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 183:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 184:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 185:Core/Src/stm32h5xx_hal_msp.c **** 
 186:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 187:Core/Src/stm32h5xx_hal_msp.c **** 
 188:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 189:Core/Src/stm32h5xx_hal_msp.c **** 
 190:Core/Src/stm32h5xx_hal_msp.c ****   }
 191:Core/Src/stm32h5xx_hal_msp.c **** 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 9


 192:Core/Src/stm32h5xx_hal_msp.c **** }
 251              		.loc 1 192 1 view .LVU50
 252 0022 2AB0     		add	sp, sp, #168
 253              	.LCFI7:
 254              		.cfi_remember_state
 255              		.cfi_def_cfa_offset 8
 256              		@ sp needed
 257 0024 10BD     		pop	{r4, pc}
 258              	.LVL13:
 259              	.L18:
 260              	.LCFI8:
 261              		.cfi_restore_state
 163:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.Spi2ClockSelection = RCC_SPI2CLKSOURCE_PLL1Q;
 262              		.loc 1 163 5 is_stmt 1 view .LVU51
 163:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.Spi2ClockSelection = RCC_SPI2CLKSOURCE_PLL1Q;
 263              		.loc 1 163 46 is_stmt 0 view .LVU52
 264 0026 4FF08052 		mov	r2, #268435456
 265 002a 0023     		movs	r3, #0
 266 002c CDE90223 		strd	r2, [sp, #8]
 164:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 267              		.loc 1 164 5 is_stmt 1 view .LVU53
 165:Core/Src/stm32h5xx_hal_msp.c ****     {
 268              		.loc 1 165 5 view .LVU54
 165:Core/Src/stm32h5xx_hal_msp.c ****     {
 269              		.loc 1 165 9 is_stmt 0 view .LVU55
 270 0030 02A8     		add	r0, sp, #8
 271 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 272              	.LVL14:
 165:Core/Src/stm32h5xx_hal_msp.c ****     {
 273              		.loc 1 165 8 discriminator 1 view .LVU56
 274 0036 38BB     		cbnz	r0, .L19
 275              	.L16:
 171:Core/Src/stm32h5xx_hal_msp.c **** 
 276              		.loc 1 171 5 is_stmt 1 view .LVU57
 277              	.LBB4:
 171:Core/Src/stm32h5xx_hal_msp.c **** 
 278              		.loc 1 171 5 view .LVU58
 171:Core/Src/stm32h5xx_hal_msp.c **** 
 279              		.loc 1 171 5 view .LVU59
 280 0038 164B     		ldr	r3, .L20+4
 281 003a D3F89C20 		ldr	r2, [r3, #156]
 282 003e 42F48042 		orr	r2, r2, #16384
 283 0042 C3F89C20 		str	r2, [r3, #156]
 171:Core/Src/stm32h5xx_hal_msp.c **** 
 284              		.loc 1 171 5 view .LVU60
 285 0046 D3F89C20 		ldr	r2, [r3, #156]
 286 004a 02F48042 		and	r2, r2, #16384
 287 004e 0092     		str	r2, [sp]
 171:Core/Src/stm32h5xx_hal_msp.c **** 
 288              		.loc 1 171 5 view .LVU61
 289 0050 009A     		ldr	r2, [sp]
 290              	.LBE4:
 171:Core/Src/stm32h5xx_hal_msp.c **** 
 291              		.loc 1 171 5 view .LVU62
 173:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 292              		.loc 1 173 5 view .LVU63
 293              	.LBB5:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 10


 173:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 294              		.loc 1 173 5 view .LVU64
 173:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 295              		.loc 1 173 5 view .LVU65
 296 0052 D3F88C20 		ldr	r2, [r3, #140]
 297 0056 42F00202 		orr	r2, r2, #2
 298 005a C3F88C20 		str	r2, [r3, #140]
 173:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 299              		.loc 1 173 5 view .LVU66
 300 005e D3F88C30 		ldr	r3, [r3, #140]
 301 0062 03F00203 		and	r3, r3, #2
 302 0066 0193     		str	r3, [sp, #4]
 173:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 303              		.loc 1 173 5 view .LVU67
 304 0068 019B     		ldr	r3, [sp, #4]
 305              	.LBE5:
 173:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 306              		.loc 1 173 5 view .LVU68
 179:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 307              		.loc 1 179 5 view .LVU69
 179:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 308              		.loc 1 179 25 is_stmt 0 view .LVU70
 309 006a 4FF43043 		mov	r3, #45056
 310 006e 2593     		str	r3, [sp, #148]
 180:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 311              		.loc 1 180 5 is_stmt 1 view .LVU71
 180:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 312              		.loc 1 180 26 is_stmt 0 view .LVU72
 313 0070 0223     		movs	r3, #2
 314 0072 2693     		str	r3, [sp, #152]
 181:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 315              		.loc 1 181 5 is_stmt 1 view .LVU73
 181:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 316              		.loc 1 181 26 is_stmt 0 view .LVU74
 317 0074 0023     		movs	r3, #0
 318 0076 2793     		str	r3, [sp, #156]
 182:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 319              		.loc 1 182 5 is_stmt 1 view .LVU75
 182:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 320              		.loc 1 182 27 is_stmt 0 view .LVU76
 321 0078 2893     		str	r3, [sp, #160]
 183:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 322              		.loc 1 183 5 is_stmt 1 view .LVU77
 183:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 323              		.loc 1 183 31 is_stmt 0 view .LVU78
 324 007a 0523     		movs	r3, #5
 325 007c 2993     		str	r3, [sp, #164]
 184:Core/Src/stm32h5xx_hal_msp.c **** 
 326              		.loc 1 184 5 is_stmt 1 view .LVU79
 327 007e 25A9     		add	r1, sp, #148
 328 0080 0548     		ldr	r0, .L20+8
 329 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 330              	.LVL15:
 331              		.loc 1 192 1 is_stmt 0 view .LVU80
 332 0086 CCE7     		b	.L14
 333              	.L19:
 167:Core/Src/stm32h5xx_hal_msp.c ****     }
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 11


 334              		.loc 1 167 7 is_stmt 1 view .LVU81
 335 0088 FFF7FEFF 		bl	Error_Handler
 336              	.LVL16:
 337 008c D4E7     		b	.L16
 338              	.L21:
 339 008e 00BF     		.align	2
 340              	.L20:
 341 0090 00380040 		.word	1073756160
 342 0094 000C0244 		.word	1140984832
 343 0098 00040242 		.word	1107428352
 344              		.cfi_endproc
 345              	.LFE336:
 347              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 348              		.align	1
 349              		.global	HAL_SPI_MspDeInit
 350              		.syntax unified
 351              		.thumb
 352              		.thumb_func
 354              	HAL_SPI_MspDeInit:
 355              	.LVL17:
 356              	.LFB337:
 193:Core/Src/stm32h5xx_hal_msp.c **** 
 194:Core/Src/stm32h5xx_hal_msp.c **** /**
 195:Core/Src/stm32h5xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 196:Core/Src/stm32h5xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 197:Core/Src/stm32h5xx_hal_msp.c **** * @param hspi: SPI handle pointer
 198:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 199:Core/Src/stm32h5xx_hal_msp.c **** */
 200:Core/Src/stm32h5xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 201:Core/Src/stm32h5xx_hal_msp.c **** {
 357              		.loc 1 201 1 view -0
 358              		.cfi_startproc
 359              		@ args = 0, pretend = 0, frame = 0
 360              		@ frame_needed = 0, uses_anonymous_args = 0
 361              		.loc 1 201 1 is_stmt 0 view .LVU83
 362 0000 08B5     		push	{r3, lr}
 363              	.LCFI9:
 364              		.cfi_def_cfa_offset 8
 365              		.cfi_offset 3, -8
 366              		.cfi_offset 14, -4
 202:Core/Src/stm32h5xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 367              		.loc 1 202 3 is_stmt 1 view .LVU84
 368              		.loc 1 202 10 is_stmt 0 view .LVU85
 369 0002 0268     		ldr	r2, [r0]
 370              		.loc 1 202 5 view .LVU86
 371 0004 084B     		ldr	r3, .L26
 372 0006 9A42     		cmp	r2, r3
 373 0008 00D0     		beq	.L25
 374              	.LVL18:
 375              	.L22:
 203:Core/Src/stm32h5xx_hal_msp.c ****   {
 204:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 205:Core/Src/stm32h5xx_hal_msp.c **** 
 206:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 207:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock disable */
 208:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 209:Core/Src/stm32h5xx_hal_msp.c **** 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 12


 210:Core/Src/stm32h5xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 211:Core/Src/stm32h5xx_hal_msp.c ****     PB12     ------> SPI2_NSS
 212:Core/Src/stm32h5xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 213:Core/Src/stm32h5xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 214:Core/Src/stm32h5xx_hal_msp.c ****     */
 215:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15);
 216:Core/Src/stm32h5xx_hal_msp.c **** 
 217:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 218:Core/Src/stm32h5xx_hal_msp.c **** 
 219:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 220:Core/Src/stm32h5xx_hal_msp.c ****   }
 221:Core/Src/stm32h5xx_hal_msp.c **** 
 222:Core/Src/stm32h5xx_hal_msp.c **** }
 376              		.loc 1 222 1 view .LVU87
 377 000a 08BD     		pop	{r3, pc}
 378              	.LVL19:
 379              	.L25:
 208:Core/Src/stm32h5xx_hal_msp.c **** 
 380              		.loc 1 208 5 is_stmt 1 view .LVU88
 381 000c 074A     		ldr	r2, .L26+4
 382 000e D2F89C30 		ldr	r3, [r2, #156]
 383 0012 23F48043 		bic	r3, r3, #16384
 384 0016 C2F89C30 		str	r3, [r2, #156]
 215:Core/Src/stm32h5xx_hal_msp.c **** 
 385              		.loc 1 215 5 view .LVU89
 386 001a 4FF43041 		mov	r1, #45056
 387 001e 0448     		ldr	r0, .L26+8
 388              	.LVL20:
 215:Core/Src/stm32h5xx_hal_msp.c **** 
 389              		.loc 1 215 5 is_stmt 0 view .LVU90
 390 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 391              	.LVL21:
 392              		.loc 1 222 1 view .LVU91
 393 0024 F1E7     		b	.L22
 394              	.L27:
 395 0026 00BF     		.align	2
 396              	.L26:
 397 0028 00380040 		.word	1073756160
 398 002c 000C0244 		.word	1140984832
 399 0030 00040242 		.word	1107428352
 400              		.cfi_endproc
 401              	.LFE337:
 403              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 404              		.align	1
 405              		.global	HAL_TIM_Base_MspInit
 406              		.syntax unified
 407              		.thumb
 408              		.thumb_func
 410              	HAL_TIM_Base_MspInit:
 411              	.LVL22:
 412              	.LFB338:
 223:Core/Src/stm32h5xx_hal_msp.c **** 
 224:Core/Src/stm32h5xx_hal_msp.c **** /**
 225:Core/Src/stm32h5xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 226:Core/Src/stm32h5xx_hal_msp.c **** * This function configures the hardware resources used in this example
 227:Core/Src/stm32h5xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 228:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 13


 229:Core/Src/stm32h5xx_hal_msp.c **** */
 230:Core/Src/stm32h5xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 231:Core/Src/stm32h5xx_hal_msp.c **** {
 413              		.loc 1 231 1 is_stmt 1 view -0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 8
 416              		@ frame_needed = 0, uses_anonymous_args = 0
 232:Core/Src/stm32h5xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 417              		.loc 1 232 3 view .LVU93
 418              		.loc 1 232 15 is_stmt 0 view .LVU94
 419 0000 0268     		ldr	r2, [r0]
 420              		.loc 1 232 5 view .LVU95
 421 0002 204B     		ldr	r3, .L38
 422 0004 9A42     		cmp	r2, r3
 423 0006 00D0     		beq	.L35
 424 0008 7047     		bx	lr
 425              	.L35:
 231:Core/Src/stm32h5xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 426              		.loc 1 231 1 view .LVU96
 427 000a 10B5     		push	{r4, lr}
 428              	.LCFI10:
 429              		.cfi_def_cfa_offset 8
 430              		.cfi_offset 4, -8
 431              		.cfi_offset 14, -4
 432 000c 82B0     		sub	sp, sp, #8
 433              	.LCFI11:
 434              		.cfi_def_cfa_offset 16
 435 000e 0446     		mov	r4, r0
 233:Core/Src/stm32h5xx_hal_msp.c ****   {
 234:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 235:Core/Src/stm32h5xx_hal_msp.c **** 
 236:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 237:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock enable */
 238:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 436              		.loc 1 238 5 is_stmt 1 view .LVU97
 437              	.LBB6:
 438              		.loc 1 238 5 view .LVU98
 439              		.loc 1 238 5 view .LVU99
 440 0010 1D4B     		ldr	r3, .L38+4
 441 0012 D3F8A420 		ldr	r2, [r3, #164]
 442 0016 42F40062 		orr	r2, r2, #2048
 443 001a C3F8A420 		str	r2, [r3, #164]
 444              		.loc 1 238 5 view .LVU100
 445 001e D3F8A430 		ldr	r3, [r3, #164]
 446 0022 03F40063 		and	r3, r3, #2048
 447 0026 0193     		str	r3, [sp, #4]
 448              		.loc 1 238 5 view .LVU101
 449 0028 019B     		ldr	r3, [sp, #4]
 450              	.LBE6:
 451              		.loc 1 238 5 view .LVU102
 239:Core/Src/stm32h5xx_hal_msp.c **** 
 240:Core/Src/stm32h5xx_hal_msp.c ****     /* TIM1 DMA Init */
 241:Core/Src/stm32h5xx_hal_msp.c ****     /* GPDMA1_REQUEST_TIM1_UP Init */
 242:Core/Src/stm32h5xx_hal_msp.c ****     handle_GPDMA1_Channel5.Instance = GPDMA1_Channel5;
 452              		.loc 1 242 5 view .LVU103
 453              		.loc 1 242 37 is_stmt 0 view .LVU104
 454 002a 1848     		ldr	r0, .L38+8
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 14


 455              	.LVL23:
 456              		.loc 1 242 37 view .LVU105
 457 002c 184B     		ldr	r3, .L38+12
 458 002e 0360     		str	r3, [r0]
 243:Core/Src/stm32h5xx_hal_msp.c ****     handle_GPDMA1_Channel5.Init.Request = GPDMA1_REQUEST_TIM1_UP;
 459              		.loc 1 243 5 is_stmt 1 view .LVU106
 460              		.loc 1 243 41 is_stmt 0 view .LVU107
 461 0030 3E23     		movs	r3, #62
 462 0032 4360     		str	r3, [r0, #4]
 244:Core/Src/stm32h5xx_hal_msp.c ****     handle_GPDMA1_Channel5.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 463              		.loc 1 244 5 is_stmt 1 view .LVU108
 464              		.loc 1 244 46 is_stmt 0 view .LVU109
 465 0034 0023     		movs	r3, #0
 466 0036 8360     		str	r3, [r0, #8]
 245:Core/Src/stm32h5xx_hal_msp.c ****     handle_GPDMA1_Channel5.Init.Direction = DMA_MEMORY_TO_PERIPH;
 467              		.loc 1 245 5 is_stmt 1 view .LVU110
 468              		.loc 1 245 43 is_stmt 0 view .LVU111
 469 0038 4FF48062 		mov	r2, #1024
 470 003c C260     		str	r2, [r0, #12]
 246:Core/Src/stm32h5xx_hal_msp.c ****     handle_GPDMA1_Channel5.Init.SrcInc = DMA_SINC_INCREMENTED;
 471              		.loc 1 246 5 is_stmt 1 view .LVU112
 472              		.loc 1 246 40 is_stmt 0 view .LVU113
 473 003e 0822     		movs	r2, #8
 474 0040 0261     		str	r2, [r0, #16]
 247:Core/Src/stm32h5xx_hal_msp.c ****     handle_GPDMA1_Channel5.Init.DestInc = DMA_DINC_FIXED;
 475              		.loc 1 247 5 is_stmt 1 view .LVU114
 476              		.loc 1 247 41 is_stmt 0 view .LVU115
 477 0042 4361     		str	r3, [r0, #20]
 248:Core/Src/stm32h5xx_hal_msp.c ****     handle_GPDMA1_Channel5.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_WORD;
 478              		.loc 1 248 5 is_stmt 1 view .LVU116
 479              		.loc 1 248 46 is_stmt 0 view .LVU117
 480 0044 0222     		movs	r2, #2
 481 0046 8261     		str	r2, [r0, #24]
 249:Core/Src/stm32h5xx_hal_msp.c ****     handle_GPDMA1_Channel5.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;
 482              		.loc 1 249 5 is_stmt 1 view .LVU118
 483              		.loc 1 249 47 is_stmt 0 view .LVU119
 484 0048 4FF40032 		mov	r2, #131072
 485 004c C261     		str	r2, [r0, #28]
 250:Core/Src/stm32h5xx_hal_msp.c ****     handle_GPDMA1_Channel5.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 486              		.loc 1 250 5 is_stmt 1 view .LVU120
 487              		.loc 1 250 42 is_stmt 0 view .LVU121
 488 004e 0362     		str	r3, [r0, #32]
 251:Core/Src/stm32h5xx_hal_msp.c ****     handle_GPDMA1_Channel5.Init.SrcBurstLength = 4;
 489              		.loc 1 251 5 is_stmt 1 view .LVU122
 490              		.loc 1 251 48 is_stmt 0 view .LVU123
 491 0050 0422     		movs	r2, #4
 492 0052 4262     		str	r2, [r0, #36]
 252:Core/Src/stm32h5xx_hal_msp.c ****     handle_GPDMA1_Channel5.Init.DestBurstLength = 1;
 493              		.loc 1 252 5 is_stmt 1 view .LVU124
 494              		.loc 1 252 49 is_stmt 0 view .LVU125
 495 0054 0122     		movs	r2, #1
 496 0056 8262     		str	r2, [r0, #40]
 253:Core/Src/stm32h5xx_hal_msp.c ****     handle_GPDMA1_Channel5.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_
 497              		.loc 1 253 5 is_stmt 1 view .LVU126
 498              		.loc 1 253 55 is_stmt 0 view .LVU127
 499 0058 C362     		str	r3, [r0, #44]
 254:Core/Src/stm32h5xx_hal_msp.c ****     handle_GPDMA1_Channel5.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 15


 500              		.loc 1 254 5 is_stmt 1 view .LVU128
 501              		.loc 1 254 51 is_stmt 0 view .LVU129
 502 005a 0363     		str	r3, [r0, #48]
 255:Core/Src/stm32h5xx_hal_msp.c ****     handle_GPDMA1_Channel5.Init.Mode = DMA_NORMAL;
 503              		.loc 1 255 5 is_stmt 1 view .LVU130
 504              		.loc 1 255 38 is_stmt 0 view .LVU131
 505 005c 4363     		str	r3, [r0, #52]
 256:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_DMA_Init(&handle_GPDMA1_Channel5) != HAL_OK)
 506              		.loc 1 256 5 is_stmt 1 view .LVU132
 507              		.loc 1 256 9 is_stmt 0 view .LVU133
 508 005e FFF7FEFF 		bl	HAL_DMA_Init
 509              	.LVL24:
 510              		.loc 1 256 8 discriminator 1 view .LVU134
 511 0062 40B9     		cbnz	r0, .L36
 512              	.L30:
 257:Core/Src/stm32h5xx_hal_msp.c ****     {
 258:Core/Src/stm32h5xx_hal_msp.c ****       Error_Handler();
 259:Core/Src/stm32h5xx_hal_msp.c ****     }
 260:Core/Src/stm32h5xx_hal_msp.c **** 
 261:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_UPDATE], handle_GPDMA1_Channel5);
 513              		.loc 1 261 5 is_stmt 1 view .LVU135
 514              		.loc 1 261 5 view .LVU136
 515 0064 0948     		ldr	r0, .L38+8
 516 0066 2062     		str	r0, [r4, #32]
 517              		.loc 1 261 5 view .LVU137
 518 0068 C465     		str	r4, [r0, #92]
 519              		.loc 1 261 5 view .LVU138
 262:Core/Src/stm32h5xx_hal_msp.c **** 
 263:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel5, DMA_CHANNEL_NPRIV) != HAL_OK)
 520              		.loc 1 263 5 view .LVU139
 521              		.loc 1 263 9 is_stmt 0 view .LVU140
 522 006a 1021     		movs	r1, #16
 523 006c FFF7FEFF 		bl	HAL_DMA_ConfigChannelAttributes
 524              	.LVL25:
 525              		.loc 1 263 8 discriminator 1 view .LVU141
 526 0070 20B9     		cbnz	r0, .L37
 527              	.L28:
 264:Core/Src/stm32h5xx_hal_msp.c ****     {
 265:Core/Src/stm32h5xx_hal_msp.c ****       Error_Handler();
 266:Core/Src/stm32h5xx_hal_msp.c ****     }
 267:Core/Src/stm32h5xx_hal_msp.c **** 
 268:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 269:Core/Src/stm32h5xx_hal_msp.c **** 
 270:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 271:Core/Src/stm32h5xx_hal_msp.c **** 
 272:Core/Src/stm32h5xx_hal_msp.c ****   }
 273:Core/Src/stm32h5xx_hal_msp.c **** 
 274:Core/Src/stm32h5xx_hal_msp.c **** }
 528              		.loc 1 274 1 view .LVU142
 529 0072 02B0     		add	sp, sp, #8
 530              	.LCFI12:
 531              		.cfi_remember_state
 532              		.cfi_def_cfa_offset 8
 533              		@ sp needed
 534 0074 10BD     		pop	{r4, pc}
 535              	.LVL26:
 536              	.L36:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 16


 537              	.LCFI13:
 538              		.cfi_restore_state
 258:Core/Src/stm32h5xx_hal_msp.c ****     }
 539              		.loc 1 258 7 is_stmt 1 view .LVU143
 540 0076 FFF7FEFF 		bl	Error_Handler
 541              	.LVL27:
 542 007a F3E7     		b	.L30
 543              	.L37:
 265:Core/Src/stm32h5xx_hal_msp.c ****     }
 544              		.loc 1 265 7 view .LVU144
 545 007c FFF7FEFF 		bl	Error_Handler
 546              	.LVL28:
 547              		.loc 1 274 1 is_stmt 0 view .LVU145
 548 0080 F7E7     		b	.L28
 549              	.L39:
 550 0082 00BF     		.align	2
 551              	.L38:
 552 0084 002C0140 		.word	1073818624
 553 0088 000C0244 		.word	1140984832
 554 008c 00000000 		.word	handle_GPDMA1_Channel5
 555 0090 D0020240 		.word	1073873616
 556              		.cfi_endproc
 557              	.LFE338:
 559              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 560              		.align	1
 561              		.global	HAL_TIM_MspPostInit
 562              		.syntax unified
 563              		.thumb
 564              		.thumb_func
 566              	HAL_TIM_MspPostInit:
 567              	.LVL29:
 568              	.LFB339:
 275:Core/Src/stm32h5xx_hal_msp.c **** 
 276:Core/Src/stm32h5xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 277:Core/Src/stm32h5xx_hal_msp.c **** {
 569              		.loc 1 277 1 is_stmt 1 view -0
 570              		.cfi_startproc
 571              		@ args = 0, pretend = 0, frame = 24
 572              		@ frame_needed = 0, uses_anonymous_args = 0
 573              		.loc 1 277 1 is_stmt 0 view .LVU147
 574 0000 00B5     		push	{lr}
 575              	.LCFI14:
 576              		.cfi_def_cfa_offset 4
 577              		.cfi_offset 14, -4
 578 0002 87B0     		sub	sp, sp, #28
 579              	.LCFI15:
 580              		.cfi_def_cfa_offset 32
 278:Core/Src/stm32h5xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 581              		.loc 1 278 3 is_stmt 1 view .LVU148
 582              		.loc 1 278 20 is_stmt 0 view .LVU149
 583 0004 0023     		movs	r3, #0
 584 0006 0193     		str	r3, [sp, #4]
 585 0008 0293     		str	r3, [sp, #8]
 586 000a 0393     		str	r3, [sp, #12]
 587 000c 0493     		str	r3, [sp, #16]
 588 000e 0593     		str	r3, [sp, #20]
 279:Core/Src/stm32h5xx_hal_msp.c ****   if(htim->Instance==TIM1)
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 17


 589              		.loc 1 279 3 is_stmt 1 view .LVU150
 590              		.loc 1 279 10 is_stmt 0 view .LVU151
 591 0010 0268     		ldr	r2, [r0]
 592              		.loc 1 279 5 view .LVU152
 593 0012 0F4B     		ldr	r3, .L44
 594 0014 9A42     		cmp	r2, r3
 595 0016 02D0     		beq	.L43
 596              	.LVL30:
 597              	.L40:
 280:Core/Src/stm32h5xx_hal_msp.c ****   {
 281:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 282:Core/Src/stm32h5xx_hal_msp.c **** 
 283:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 284:Core/Src/stm32h5xx_hal_msp.c **** 
 285:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 286:Core/Src/stm32h5xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 287:Core/Src/stm32h5xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 288:Core/Src/stm32h5xx_hal_msp.c ****     PA10     ------> TIM1_CH3
 289:Core/Src/stm32h5xx_hal_msp.c ****     */
 290:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 291:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 292:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 293:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 294:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 295:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 296:Core/Src/stm32h5xx_hal_msp.c **** 
 297:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 298:Core/Src/stm32h5xx_hal_msp.c **** 
 299:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 300:Core/Src/stm32h5xx_hal_msp.c ****   }
 301:Core/Src/stm32h5xx_hal_msp.c **** 
 302:Core/Src/stm32h5xx_hal_msp.c **** }
 598              		.loc 1 302 1 view .LVU153
 599 0018 07B0     		add	sp, sp, #28
 600              	.LCFI16:
 601              		.cfi_remember_state
 602              		.cfi_def_cfa_offset 4
 603              		@ sp needed
 604 001a 5DF804FB 		ldr	pc, [sp], #4
 605              	.LVL31:
 606              	.L43:
 607              	.LCFI17:
 608              		.cfi_restore_state
 285:Core/Src/stm32h5xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 609              		.loc 1 285 5 is_stmt 1 view .LVU154
 610              	.LBB7:
 285:Core/Src/stm32h5xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 611              		.loc 1 285 5 view .LVU155
 285:Core/Src/stm32h5xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 612              		.loc 1 285 5 view .LVU156
 613 001e 0D4B     		ldr	r3, .L44+4
 614 0020 D3F88C20 		ldr	r2, [r3, #140]
 615 0024 42F00102 		orr	r2, r2, #1
 616 0028 C3F88C20 		str	r2, [r3, #140]
 285:Core/Src/stm32h5xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 617              		.loc 1 285 5 view .LVU157
 618 002c D3F88C30 		ldr	r3, [r3, #140]
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 18


 619 0030 03F00103 		and	r3, r3, #1
 620 0034 0093     		str	r3, [sp]
 285:Core/Src/stm32h5xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 621              		.loc 1 285 5 view .LVU158
 622 0036 009B     		ldr	r3, [sp]
 623              	.LBE7:
 285:Core/Src/stm32h5xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 624              		.loc 1 285 5 view .LVU159
 290:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 625              		.loc 1 290 5 view .LVU160
 290:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 626              		.loc 1 290 25 is_stmt 0 view .LVU161
 627 0038 4FF4C063 		mov	r3, #1536
 628 003c 0193     		str	r3, [sp, #4]
 291:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 629              		.loc 1 291 5 is_stmt 1 view .LVU162
 291:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 630              		.loc 1 291 26 is_stmt 0 view .LVU163
 631 003e 0223     		movs	r3, #2
 632 0040 0293     		str	r3, [sp, #8]
 292:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 633              		.loc 1 292 5 is_stmt 1 view .LVU164
 293:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 634              		.loc 1 293 5 view .LVU165
 294:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 635              		.loc 1 294 5 view .LVU166
 294:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 636              		.loc 1 294 31 is_stmt 0 view .LVU167
 637 0042 0123     		movs	r3, #1
 638 0044 0593     		str	r3, [sp, #20]
 295:Core/Src/stm32h5xx_hal_msp.c **** 
 639              		.loc 1 295 5 is_stmt 1 view .LVU168
 640 0046 01A9     		add	r1, sp, #4
 641 0048 0348     		ldr	r0, .L44+8
 642              	.LVL32:
 295:Core/Src/stm32h5xx_hal_msp.c **** 
 643              		.loc 1 295 5 is_stmt 0 view .LVU169
 644 004a FFF7FEFF 		bl	HAL_GPIO_Init
 645              	.LVL33:
 646              		.loc 1 302 1 view .LVU170
 647 004e E3E7     		b	.L40
 648              	.L45:
 649              		.align	2
 650              	.L44:
 651 0050 002C0140 		.word	1073818624
 652 0054 000C0244 		.word	1140984832
 653 0058 00000242 		.word	1107427328
 654              		.cfi_endproc
 655              	.LFE339:
 657              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 658              		.align	1
 659              		.global	HAL_TIM_Base_MspDeInit
 660              		.syntax unified
 661              		.thumb
 662              		.thumb_func
 664              	HAL_TIM_Base_MspDeInit:
 665              	.LVL34:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 19


 666              	.LFB340:
 303:Core/Src/stm32h5xx_hal_msp.c **** /**
 304:Core/Src/stm32h5xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 305:Core/Src/stm32h5xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 306:Core/Src/stm32h5xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 307:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 308:Core/Src/stm32h5xx_hal_msp.c **** */
 309:Core/Src/stm32h5xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 310:Core/Src/stm32h5xx_hal_msp.c **** {
 667              		.loc 1 310 1 is_stmt 1 view -0
 668              		.cfi_startproc
 669              		@ args = 0, pretend = 0, frame = 0
 670              		@ frame_needed = 0, uses_anonymous_args = 0
 671              		.loc 1 310 1 is_stmt 0 view .LVU172
 672 0000 08B5     		push	{r3, lr}
 673              	.LCFI18:
 674              		.cfi_def_cfa_offset 8
 675              		.cfi_offset 3, -8
 676              		.cfi_offset 14, -4
 311:Core/Src/stm32h5xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 677              		.loc 1 311 3 is_stmt 1 view .LVU173
 678              		.loc 1 311 15 is_stmt 0 view .LVU174
 679 0002 0268     		ldr	r2, [r0]
 680              		.loc 1 311 5 view .LVU175
 681 0004 074B     		ldr	r3, .L50
 682 0006 9A42     		cmp	r2, r3
 683 0008 00D0     		beq	.L49
 684              	.LVL35:
 685              	.L46:
 312:Core/Src/stm32h5xx_hal_msp.c ****   {
 313:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 314:Core/Src/stm32h5xx_hal_msp.c **** 
 315:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 316:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock disable */
 317:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 318:Core/Src/stm32h5xx_hal_msp.c **** 
 319:Core/Src/stm32h5xx_hal_msp.c ****     /* TIM1 DMA DeInit */
 320:Core/Src/stm32h5xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 321:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 322:Core/Src/stm32h5xx_hal_msp.c **** 
 323:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 324:Core/Src/stm32h5xx_hal_msp.c ****   }
 325:Core/Src/stm32h5xx_hal_msp.c **** 
 326:Core/Src/stm32h5xx_hal_msp.c **** }
 686              		.loc 1 326 1 view .LVU176
 687 000a 08BD     		pop	{r3, pc}
 688              	.LVL36:
 689              	.L49:
 317:Core/Src/stm32h5xx_hal_msp.c **** 
 690              		.loc 1 317 5 is_stmt 1 view .LVU177
 691 000c 064A     		ldr	r2, .L50+4
 692 000e D2F8A430 		ldr	r3, [r2, #164]
 693 0012 23F40063 		bic	r3, r3, #2048
 694 0016 C2F8A430 		str	r3, [r2, #164]
 320:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 695              		.loc 1 320 5 view .LVU178
 696 001a 006A     		ldr	r0, [r0, #32]
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 20


 697              	.LVL37:
 320:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 698              		.loc 1 320 5 is_stmt 0 view .LVU179
 699 001c FFF7FEFF 		bl	HAL_DMA_DeInit
 700              	.LVL38:
 701              		.loc 1 326 1 view .LVU180
 702 0020 F3E7     		b	.L46
 703              	.L51:
 704 0022 00BF     		.align	2
 705              	.L50:
 706 0024 002C0140 		.word	1073818624
 707 0028 000C0244 		.word	1140984832
 708              		.cfi_endproc
 709              	.LFE340:
 711              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 712              		.align	1
 713              		.global	HAL_PCD_MspInit
 714              		.syntax unified
 715              		.thumb
 716              		.thumb_func
 718              	HAL_PCD_MspInit:
 719              	.LVL39:
 720              	.LFB341:
 327:Core/Src/stm32h5xx_hal_msp.c **** 
 328:Core/Src/stm32h5xx_hal_msp.c **** /**
 329:Core/Src/stm32h5xx_hal_msp.c **** * @brief PCD MSP Initialization
 330:Core/Src/stm32h5xx_hal_msp.c **** * This function configures the hardware resources used in this example
 331:Core/Src/stm32h5xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 332:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 333:Core/Src/stm32h5xx_hal_msp.c **** */
 334:Core/Src/stm32h5xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 335:Core/Src/stm32h5xx_hal_msp.c **** {
 721              		.loc 1 335 1 is_stmt 1 view -0
 722              		.cfi_startproc
 723              		@ args = 0, pretend = 0, frame = 8
 724              		@ frame_needed = 0, uses_anonymous_args = 0
 725              		@ link register save eliminated.
 336:Core/Src/stm32h5xx_hal_msp.c ****   if(hpcd->Instance==USB_DRD_FS)
 726              		.loc 1 336 3 view .LVU182
 727              		.loc 1 336 10 is_stmt 0 view .LVU183
 728 0000 0268     		ldr	r2, [r0]
 729              		.loc 1 336 5 view .LVU184
 730 0002 0A4B     		ldr	r3, .L59
 731 0004 9A42     		cmp	r2, r3
 732 0006 00D0     		beq	.L58
 733 0008 7047     		bx	lr
 734              	.L58:
 335:Core/Src/stm32h5xx_hal_msp.c ****   if(hpcd->Instance==USB_DRD_FS)
 735              		.loc 1 335 1 view .LVU185
 736 000a 82B0     		sub	sp, sp, #8
 737              	.LCFI19:
 738              		.cfi_def_cfa_offset 8
 337:Core/Src/stm32h5xx_hal_msp.c ****   {
 338:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 0 */
 339:Core/Src/stm32h5xx_hal_msp.c **** 
 340:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END USB_DRD_FS_MspInit 0 */
 341:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 21


 342:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_USB_CLK_ENABLE();
 739              		.loc 1 342 5 is_stmt 1 view .LVU186
 740              	.LBB8:
 741              		.loc 1 342 5 view .LVU187
 742              		.loc 1 342 5 view .LVU188
 743 000c 084B     		ldr	r3, .L59+4
 744 000e D3F8A420 		ldr	r2, [r3, #164]
 745 0012 42F08072 		orr	r2, r2, #16777216
 746 0016 C3F8A420 		str	r2, [r3, #164]
 747              		.loc 1 342 5 view .LVU189
 748 001a D3F8A430 		ldr	r3, [r3, #164]
 749 001e 03F08073 		and	r3, r3, #16777216
 750 0022 0193     		str	r3, [sp, #4]
 751              		.loc 1 342 5 view .LVU190
 752 0024 019B     		ldr	r3, [sp, #4]
 753              	.LBE8:
 754              		.loc 1 342 5 discriminator 1 view .LVU191
 343:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */
 344:Core/Src/stm32h5xx_hal_msp.c **** 
 345:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END USB_DRD_FS_MspInit 1 */
 346:Core/Src/stm32h5xx_hal_msp.c **** 
 347:Core/Src/stm32h5xx_hal_msp.c ****   }
 348:Core/Src/stm32h5xx_hal_msp.c **** 
 349:Core/Src/stm32h5xx_hal_msp.c **** }
 755              		.loc 1 349 1 is_stmt 0 view .LVU192
 756 0026 02B0     		add	sp, sp, #8
 757              	.LCFI20:
 758              		.cfi_def_cfa_offset 0
 759              		@ sp needed
 760 0028 7047     		bx	lr
 761              	.L60:
 762 002a 00BF     		.align	2
 763              	.L59:
 764 002c 00600140 		.word	1073831936
 765 0030 000C0244 		.word	1140984832
 766              		.cfi_endproc
 767              	.LFE341:
 769              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 770              		.align	1
 771              		.global	HAL_PCD_MspDeInit
 772              		.syntax unified
 773              		.thumb
 774              		.thumb_func
 776              	HAL_PCD_MspDeInit:
 777              	.LVL40:
 778              	.LFB342:
 350:Core/Src/stm32h5xx_hal_msp.c **** 
 351:Core/Src/stm32h5xx_hal_msp.c **** /**
 352:Core/Src/stm32h5xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 353:Core/Src/stm32h5xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 354:Core/Src/stm32h5xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 355:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 356:Core/Src/stm32h5xx_hal_msp.c **** */
 357:Core/Src/stm32h5xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 358:Core/Src/stm32h5xx_hal_msp.c **** {
 779              		.loc 1 358 1 is_stmt 1 view -0
 780              		.cfi_startproc
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 22


 781              		@ args = 0, pretend = 0, frame = 0
 782              		@ frame_needed = 0, uses_anonymous_args = 0
 783              		@ link register save eliminated.
 359:Core/Src/stm32h5xx_hal_msp.c ****   if(hpcd->Instance==USB_DRD_FS)
 784              		.loc 1 359 3 view .LVU194
 785              		.loc 1 359 10 is_stmt 0 view .LVU195
 786 0000 0268     		ldr	r2, [r0]
 787              		.loc 1 359 5 view .LVU196
 788 0002 064B     		ldr	r3, .L64
 789 0004 9A42     		cmp	r2, r3
 790 0006 00D0     		beq	.L63
 791              	.L61:
 360:Core/Src/stm32h5xx_hal_msp.c ****   {
 361:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspDeInit 0 */
 362:Core/Src/stm32h5xx_hal_msp.c **** 
 363:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END USB_DRD_FS_MspDeInit 0 */
 364:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock disable */
 365:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_USB_CLK_DISABLE();
 366:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspDeInit 1 */
 367:Core/Src/stm32h5xx_hal_msp.c **** 
 368:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END USB_DRD_FS_MspDeInit 1 */
 369:Core/Src/stm32h5xx_hal_msp.c ****   }
 370:Core/Src/stm32h5xx_hal_msp.c **** 
 371:Core/Src/stm32h5xx_hal_msp.c **** }
 792              		.loc 1 371 1 view .LVU197
 793 0008 7047     		bx	lr
 794              	.L63:
 365:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspDeInit 1 */
 795              		.loc 1 365 5 is_stmt 1 view .LVU198
 796 000a 054A     		ldr	r2, .L64+4
 797 000c D2F8A430 		ldr	r3, [r2, #164]
 798 0010 23F08073 		bic	r3, r3, #16777216
 799 0014 C2F8A430 		str	r3, [r2, #164]
 800              		.loc 1 371 1 is_stmt 0 view .LVU199
 801 0018 F6E7     		b	.L61
 802              	.L65:
 803 001a 00BF     		.align	2
 804              	.L64:
 805 001c 00600140 		.word	1073831936
 806 0020 000C0244 		.word	1140984832
 807              		.cfi_endproc
 808              	.LFE342:
 810              		.text
 811              	.Letext0:
 812              		.file 2 "/opt/local/arm-none-eabi/include/machine/_default_types.h"
 813              		.file 3 "/opt/local/arm-none-eabi/include/sys/_stdint.h"
 814              		.file 4 "Drivers/CMSIS/Device/ST/STM32H5xx/Include/stm32h503xx.h"
 815              		.file 5 "Drivers/CMSIS/Device/ST/STM32H5xx/Include/stm32h5xx.h"
 816              		.file 6 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_def.h"
 817              		.file 7 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_rcc_ex.h"
 818              		.file 8 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_gpio.h"
 819              		.file 9 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_dma.h"
 820              		.file 10 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_dma_ex.h"
 821              		.file 11 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_adc.h"
 822              		.file 12 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_spi.h"
 823              		.file 13 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_tim.h"
 824              		.file 14 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_usb.h"
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 23


 825              		.file 15 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_pcd.h"
 826              		.file 16 "Core/Inc/main.h"
 827              		.file 17 "<built-in>"
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s 			page 24


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h5xx_hal_msp.c
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:22     .text.HAL_MspInit:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:28     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:41     .text.HAL_ADC_MspInit:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:47     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:141    .text.HAL_ADC_MspInit:00000060 $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:148    .text.HAL_ADC_MspDeInit:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:154    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:197    .text.HAL_ADC_MspDeInit:00000024 $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:204    .text.HAL_SPI_MspInit:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:210    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:341    .text.HAL_SPI_MspInit:00000090 $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:348    .text.HAL_SPI_MspDeInit:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:354    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:397    .text.HAL_SPI_MspDeInit:00000028 $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:404    .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:410    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:552    .text.HAL_TIM_Base_MspInit:00000084 $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:560    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:566    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:651    .text.HAL_TIM_MspPostInit:00000050 $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:658    .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:664    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:706    .text.HAL_TIM_Base_MspDeInit:00000024 $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:712    .text.HAL_PCD_MspInit:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:718    .text.HAL_PCD_MspInit:00000000 HAL_PCD_MspInit
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:764    .text.HAL_PCD_MspInit:0000002c $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:770    .text.HAL_PCD_MspDeInit:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:776    .text.HAL_PCD_MspDeInit:00000000 HAL_PCD_MspDeInit
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccoXLDsR.s:805    .text.HAL_PCD_MspDeInit:0000001c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_DMA_Init
HAL_DMA_ConfigChannelAttributes
handle_GPDMA1_Channel5
HAL_DMA_DeInit
