Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 18 16:06:09 2023
| Host         : VT_ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file quad_bcd_control_sets_placed.rpt
| Design       : quad_bcd
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   116 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              80 |           25 |
| Yes          | No                    | No                     |              10 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              50 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------+--------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |        Enable Signal       |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG       |                            |                                      |                1 |              1 |         1.00 |
|  clk_out_reg_i_2_n_0 | db01/btn_stable_i_1_n_0    |                                      |                1 |              1 |         1.00 |
|  clk_out_reg_i_2_n_0 | db1/btn_stable_i_1__7_n_0  |                                      |                1 |              1 |         1.00 |
|  clk_out_reg_i_2_n_0 | db2/btn_stable_i_1__8_n_0  |                                      |                1 |              1 |         1.00 |
|  clk_out_reg_i_2_n_0 | db03/btn_stable_i_1__1_n_0 |                                      |                1 |              1 |         1.00 |
|  clk_out_reg_i_2_n_0 | db02/btn_stable_i_1__0_n_0 |                                      |                1 |              1 |         1.00 |
|  clk_out_reg_i_2_n_0 | db04/btn_stable_i_1__2_n_0 |                                      |                1 |              1 |         1.00 |
|  clk_out_reg_i_2_n_0 | db07/btn_stable_i_1__4_n_0 |                                      |                1 |              1 |         1.00 |
|  clk_out_reg_i_2_n_0 | db05/btn_stable_i_1__3_n_0 |                                      |                1 |              1 |         1.00 |
|  clk_out_reg_i_2_n_0 | db09/btn_stable_i_1__6_n_0 |                                      |                1 |              1 |         1.00 |
|  clk_out_reg_i_2_n_0 | db08/btn_stable_i_1__5_n_0 |                                      |                1 |              1 |         1.00 |
|  nolabel_line25/CLK  |                            |                                      |                1 |              2 |         2.00 |
|  clk_out_reg_i_2_n_0 | db01/sel                   | db01/btn_stable_i_1_n_0              |                1 |              5 |         5.00 |
|  clk_out_reg_i_2_n_0 | db1/counter[4]_i_1__7_n_0  | db1/btn_stable_i_1__7_n_0            |                1 |              5 |         5.00 |
|  clk_out_reg_i_2_n_0 | db2/counter[4]_i_1__8_n_0  | db2/btn_stable_i_1__8_n_0            |                1 |              5 |         5.00 |
|  clk_out_reg_i_2_n_0 | db02/counter[4]_i_1__0_n_0 | db02/btn_stable_i_1__0_n_0           |                1 |              5 |         5.00 |
|  clk_out_reg_i_2_n_0 | db03/counter[4]_i_1__1_n_0 | db03/btn_stable_i_1__1_n_0           |                1 |              5 |         5.00 |
|  clk_out_reg_i_2_n_0 | db04/counter[4]_i_1__2_n_0 | db04/btn_stable_i_1__2_n_0           |                1 |              5 |         5.00 |
|  clk_out_reg_i_2_n_0 | db07/counter[4]_i_1__4_n_0 | db07/btn_stable_i_1__4_n_0           |                1 |              5 |         5.00 |
|  clk_out_reg_i_2_n_0 | db05/counter[4]_i_1__3_n_0 | db05/btn_stable_i_1__3_n_0           |                1 |              5 |         5.00 |
|  clk_out_reg_i_2_n_0 | db08/counter[4]_i_1__5_n_0 | db08/btn_stable_i_1__5_n_0           |                1 |              5 |         5.00 |
|  clk_out_reg_i_2_n_0 | db09/counter[4]_i_1__6_n_0 | db09/btn_stable_i_1__6_n_0           |                1 |              5 |         5.00 |
|  clk_out_reg_i_2_n_0 |                            | sb2/set9999                          |                5 |              8 |         1.60 |
|  clk_out_reg_i_2_n_0 |                            | sb2/out_reg_0                        |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG       |                            | nolabel_line24/clear                 |                8 |             32 |         4.00 |
|  clk_out_reg_i_2_n_0 |                            | nolabel_line25/counter0_carry__2_n_1 |                8 |             32 |         4.00 |
|  clk_out_reg_i_2_n_0 |                            |                                      |               19 |             37 |         1.95 |
+----------------------+----------------------------+--------------------------------------+------------------+----------------+--------------+


