INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea 1/code/code.srcs/sources_1/new/T1_design1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T1_design1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea 1/code/code.srcs/sources_1/new/debouncer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PB_Debouncer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea 1/code/code.srcs/sim_1/new/counter_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_testbench
