<module name="GPIO_0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="GPIO_PID" acronym="GPIO_PID" offset="0x0" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x4483 1105" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="GPIO_BINTEN" acronym="GPIO_BINTEN" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved. The reserved bit location is always read as 0. A value written to this field has no effect." range="" rwaccess="R"/>
    <bitfield id="EN" width="9" begin="8" end="0" resetval="0x0" description="Enables GPIO pins in each bank as interrupt sources to the CPU." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_DIR01" acronym="GPIO_DIR01" offset="0x10" width="32" description="">
    <bitfield id="DIR" width="32" begin="31" end="0" resetval="0xFFFF FFFF" description="Controls the direction of the GPIOj pin, j = 0 to 31. Bits 0-15 correspond to GPIO0-15 of BANK0 and bits 16-31 correspond to GPIO0-15 of BANK1." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_OUT_DATA01" acronym="GPIO_OUT_DATA01" offset="0x14" width="32" description="">
    <bitfield id="OUT" width="32" begin="31" end="0" resetval="0x0" description="Controls the drive state of the corresponding GPIOj pin, j = 0 to 31. These bits do not affect the state of the pin when the pin is configured as an input. Reading these bits returns the value of this register, not the state of the pin. Bits 0-15 correspond to GPIO0-15 of BANK0 and bits 16-31 correspond to GPIO0-15 of BANK1." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_SET_DATA01" acronym="GPIO_SET_DATA01" offset="0x18" width="32" description="">
    <bitfield id="SET" width="32" begin="31" end="0" resetval="0x0" description="Writing 1 sets the corresponding bit in the Output Data 0 and 1 register. Reading this register returns the contents of the Output Data 0 and 1 register. Writing a 0 has no effect. Bits 0-15 correspond to GPIO0-15 of BANK0 and bits 16-31 correspond to GPIO0-15 of BANK1." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_CLR_DATA01" acronym="GPIO_CLR_DATA01" offset="0x1C" width="32" description="">
    <bitfield id="CLR" width="32" begin="31" end="0" resetval="0x0" description="Writing 1 clears the corresponding bit in the Output Data 0 and 1 register. Reading this register returns the contents of the Output Data 0 and 1 register. Writing a 0 has no effect. Bits 0-15 correspond to GPIO0-15 of BANK0 and bits 16-31 correspond to GPIO0-15 of BANK1." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_IN_DATA01" acronym="GPIO_IN_DATA01" offset="0x20" width="32" description="">
    <bitfield id="IN" width="32" begin="31" end="0" resetval="0x0" description="Returns the status of the corresponding GPIOj pin, j = 0 to 31. Bits 0-15 correspond to GPIO0-15 of BANK0 and bits 16-31 correspond to GPIO0-15 of BANK1." range="" rwaccess="R"/>
  </register>
  <register id="GPIO_SET_RIS_TRIG01" acronym="GPIO_SET_RIS_TRIG01" offset="0x24" width="32" description="">
    <bitfield id="SETRIS" width="32" begin="31" end="0" resetval="0x0" description="Writing a 1 enables the rising edge detection for the corresponding GPIOj pin, j = 0 to 31. Reading this register returns the state of the RIS_TRIG01 register. Bits 0-15 correspond to GPIO0-15 of BANK0 and bits 16-31 correspond to GPIO0-15 of BANK1." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_CLR_RIS_TRIG01" acronym="GPIO_CLR_RIS_TRIG01" offset="0x28" width="32" description="">
    <bitfield id="CLRRIS" width="32" begin="31" end="0" resetval="0x0" description="Writing a 1 disables the rising edge detection for the corresponding GPIOj pin, j = 0 to 31. Reading this register returns the state of the RIS_TRIG01 register. Bits 0-15 correspond to GPIO0-15 of BANK0 and bits 16-31 correspond to GPIO0-15 of BANK1." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_SET_FAL_TRIG01" acronym="GPIO_SET_FAL_TRIG01" offset="0x2C" width="32" description="">
    <bitfield id="SETFAL" width="32" begin="31" end="0" resetval="0x0" description="Writing a 1 enables the falling edge detection for the corresponding GPIOj pin, j = 0 to 31. Reading this register returns the state of the FAL_TRIG01 register. Bits 0-15 correspond to GPIO0-15 of BANK0 and bits 16-31 correspond to GPIO0-15 of BANK1." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_CLR_FAL_TRIG01" acronym="GPIO_CLR_FAL_TRIG01" offset="0x30" width="32" description="">
    <bitfield id="CLRFAL" width="32" begin="31" end="0" resetval="0x0" description="Writing a 1 disables the falling edge detection for the corresponding GPIOj pin, j = 0 to 31. Reading this register returns the state of the FAL_TRIG01 register. Bits 0-15 correspond to GPIO0-15 of BANK0 and bits 16-31 correspond to GPIO0-15 of BANK1." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_INTSTAT01" acronym="GPIO_INTSTAT01" offset="0x34" width="32" description="">
    <bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Status of GPIO bank 0 and 1 interrupts. Bits 0-15 correspond to GPIO0-15 of BANK0 and bits 16-31 correspond to GPIO0-15 of BANK1." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_DIR23" acronym="GPIO_DIR23" offset="0x38" width="32" description="">
    <bitfield id="DIR" width="32" begin="31" end="0" resetval="0xFFFF FFFF" description="Controls the direction of the GPIOj pins, j = 32 to 64. Bits 0-15 correspond to GPIO0-15 of BANK2 and bits 16-31 correspond to GPIO0-15 of BANK3." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_OUT_DATA23" acronym="GPIO_OUT_DATA23" offset="0x3C" width="32" description="">
    <bitfield id="OUT" width="32" begin="31" end="0" resetval="0x0" description="Controls the drive state of the corresponding GPIOj pin, j = 32 to 64. These bits do not affect the state of the pin when the pin is configured as an input. Reading these bits returns the value of this register, not the state of the pin. Bits 0-15 correspond to GPIO0-15 of BANK2 and bits 16-31 correspond to GPIO0-15 of BANK3." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_SET_DATA23" acronym="GPIO_SET_DATA23" offset="0x40" width="32" description="">
    <bitfield id="SET" width="32" begin="31" end="0" resetval="0x0" description="Writing 1 sets the corresponding bit in the Output Data 2 and 3 register. Reading this register returns the contents of the Output Data 2 and 3 register. Writing a 0 has no effect. Bits 0-15 correspond to GPIO0-15 of BANK2 and bits 16-31 correspond to GPIO0-15 of BANK3." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_CLR_DATA23" acronym="GPIO_CLR_DATA23" offset="0x44" width="32" description="">
    <bitfield id="CLR" width="32" begin="31" end="0" resetval="0x0" description="Writing 1 clears the corresponding bit in the Output Data 2 and 3 register. Reading this register returns the contents of the Output Data 2 and 3 register. Writing a 0 has no effect. Bits 0-15 correspond to GPIO0-15 of BANK2 and bits 16-31 correspond to GPIO0-15 of BANK3." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_IN_DATA23" acronym="GPIO_IN_DATA23" offset="0x48" width="32" description="">
    <bitfield id="IN" width="32" begin="31" end="0" resetval="0x0" description="Returns the status of the corresponding GPIOj pin, j = 32 to 64. Bits 0-15 correspond to GPIO0-15 of BANK2 and bits 16-31 correspond to GPIO0-15 of BANK3." range="" rwaccess="R"/>
  </register>
  <register id="GPIO_SET_RIS_TRIG23" acronym="GPIO_SET_RIS_TRIG23" offset="0x4C" width="32" description="">
    <bitfield id="SETRIS" width="32" begin="31" end="0" resetval="0x0" description="Writing a 1 enables the rising edge detection for the corresponding GPIOj pin, j = 32 to 64. Reading this register returns the state of the RIS_TRIG23 register. Bits 0-15 correspond to GPIO0-15 of BANK2 and bits 16-31 correspond to GPIO0-15 of BANK3." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_CLR_RIS_TRIG23" acronym="GPIO_CLR_RIS_TRIG23" offset="0x50" width="32" description="">
    <bitfield id="CLRRIS" width="32" begin="31" end="0" resetval="0x0" description="Writing a 1 disables the rising edge detection for the corresponding GPIOj pin, j = 32 to 64. Reading this register returns the state of the RIS_TRIG23 register. Bits 0-15 correspond to GPIO0-15 of BANK2 and bits 16-31 correspond to GPIO0-15 of BANK3." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_SET_FAL_TRIG23" acronym="GPIO_SET_FAL_TRIG23" offset="0x54" width="32" description="">
    <bitfield id="SETFAL" width="32" begin="31" end="0" resetval="0x0" description="Writing a 1 enables the falling edge detection for the corresponding GPIOj pin, j = 32 to 64. Reading this register returns the state of the FAL_TRIG23 register. Bits 0-15 correspond to GPIO0-15 of BANK2 and bits 16-31 correspond to GPIO0-15 of BANK3." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_CLR_FAL_TRIG23" acronym="GPIO_CLR_FAL_TRIG23" offset="0x58" width="32" description="">
    <bitfield id="CLRFAL" width="32" begin="31" end="0" resetval="0x0" description="Writing a 1 disables the falling edge detection for the corresponding GPIOj pin, j = 32 to 64. Reading this register returns the state of the FAL_TRIG23 register. Bits 0-15 correspond to GPIO0-15 of BANK2 and bits 16-31 correspond to GPIO0-15 of BANK3." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_INTSTAT23" acronym="GPIO_INTSTAT23" offset="0x5C" width="32" description="">
    <bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Status of GPIO bank 2 and 3 interrupts. Bits 0-15 correspond to GPIO0-15 of BANK2 and bits 16-31 correspond to GPIO0-15 of BANK3." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_DIR45" acronym="GPIO_DIR45" offset="0x60" width="32" description="">
    <bitfield id="DIR" width="32" begin="31" end="0" resetval="0xFFFFFFFF" description="Controls the direction of the GPIOj pin, j = 65 to 96. Bits 0-15 correspond to GPIO0-15 of BANK4 and bits 16-31 correspond to GPIO0-15 of BANK5." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_OUT_DATA45" acronym="GPIO_OUT_DATA45" offset="0x64" width="32" description="">
    <bitfield id="OUT" width="32" begin="31" end="0" resetval="0x0" description="Controls the drive state of the corresponding GPIOj pin, j = 65 to 96. These bits do not affect the state of the pin when the pin is configured as an input. Reading these bits returns the value of this register, not the state of the pin. Bits 0-15 correspond to GPIO0-15 of BANK4 and bits 16-31 correspond to GPIO0-15 of BANK5." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_SET_DATA45" acronym="GPIO_SET_DATA45" offset="0x68" width="32" description="">
    <bitfield id="SET" width="32" begin="31" end="0" resetval="0x0" description="Writing 1 sets the corresponding bit in the Output Data 4 and 5 register. Reading this register returns the contents of the Output Data 4 and 5 register. Writing a 0 has no effect. Bits 0-15 correspond to GPIO0-15 of BANK4 and bits 16-31 correspond to GPIO0-15 of BANK5." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_CLR_DATA45" acronym="GPIO_CLR_DATA45" offset="0x6C" width="32" description="">
    <bitfield id="CLR" width="32" begin="31" end="0" resetval="0x0" description="Writing 1 clears the corresponding bit in the Output Data 4 and 5 register. Reading this register returns the contents of the Output Data 4 and 5 register. Writing a 0 has no effect. Bits 0-15 correspond to GPIO0-15 of BANK4 and bits 16-31 correspond to GPIO0-15 of BANK5." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_IN_DATA45" acronym="GPIO_IN_DATA45" offset="0x70" width="32" description="">
    <bitfield id="IN" width="32" begin="31" end="0" resetval="0x0" description="Returns the status of the corresponding GPIOj pin, j = 65 to 96. Bits 0-15 correspond to GPIO0-15 of BANK4 and bits 16-31 correspond to GPIO0-15 of BANK5." range="" rwaccess="R"/>
  </register>
  <register id="GPIO_SET_RIS_TRIG45" acronym="GPIO_SET_RIS_TRIG45" offset="0x74" width="32" description="">
    <bitfield id="SETRIS" width="32" begin="31" end="0" resetval="0x0" description="Writing a 1 enables the rising edge detection for the corresponding GPIOj pin, j = 65 to 96. Reading this register returns the state of the RIS_TRIG45 register. Bits 0-15 correspond to GPIO0-15 of BANK4 and bits 16-31 correspond to GPIO0-15 of BANK5." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_CLR_RIS_TRIG45" acronym="GPIO_CLR_RIS_TRIG45" offset="0x78" width="32" description="">
    <bitfield id="CLRRIS" width="32" begin="31" end="0" resetval="0x0" description="Writing a 1 disables the rising edge detection for the corresponding GPIOj pin, j = 65 to 96. Reading this register returns the state of the RIS_TRIG45 register. Bits 0-15 correspond to GPIO0-15 of BANK4 and bits 16-31 correspond to GPIO0-15 of BANK5." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_SET_FAL_TRIG45" acronym="GPIO_SET_FAL_TRIG45" offset="0x7C" width="32" description="">
    <bitfield id="SETFAL" width="32" begin="31" end="0" resetval="0x0" description="Writing a 1 enables the falling edge detection for the corresponding GPIOj pin, j = 65 to 96. Reading this register returns the state of the FAL_TRIG45 register. Bits 0-15 correspond to GPIO0-15 of BANK4 and bits 16-31 correspond to GPIO0-15 of BANK5." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_CLR_FAL_TRIG45" acronym="GPIO_CLR_FAL_TRIG45" offset="0x80" width="32" description="">
    <bitfield id="CLRFAL" width="32" begin="31" end="0" resetval="0x0" description="Writing a 1 disables the falling edge detection for the corresponding GPIOj pin, j = 65 to 96. Reading this register returns the state of the FAL_TRIG45 register. Bits 0-15 correspond to GPIO0-15 of BANK4 and bits 16-31 correspond to GPIO0-15 of BANK5." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_INTSTAT45" acronym="GPIO_INTSTAT45" offset="0x84" width="32" description="">
    <bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Status of GPIO bank 4 and 5 interrupts. Bits 0-15 correspond to GPIO0-15 of BANK4 and bits 16-31 correspond to GPIO0-15 of BANK5." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_DIR67" acronym="GPIO_DIR67" offset="0x88" width="32" description="">
    <bitfield id="DIR" width="32" begin="31" end="0" resetval="0xFFFF FFFF" description="Controls the direction of the GPIOj pin, j = 97 to 128. Bits 0-15 correspond to GPIO0-15 of BANK6 and bits 16-31 correspond to GPIO0-15 of BANK7." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_OUT_DATA67" acronym="GPIO_OUT_DATA67" offset="0x8C" width="32" description="">
    <bitfield id="OUT" width="32" begin="31" end="0" resetval="0x0" description="Controls the drive state of the corresponding GPIOj pin, j = 97 to 128. These bits do not affect the state of the pin when the pin is configured as an input. Reading these bits returns the value of this register, not the state of the pin. Bits 0-15 correspond to GPIO0-15 of BANK6 and bits 16-31 correspond to GPIO0-15 of BANK7." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_SET_DATA67" acronym="GPIO_SET_DATA67" offset="0x90" width="32" description="">
    <bitfield id="SET" width="32" begin="31" end="0" resetval="0x0" description="Writing 1 sets the corresponding bit in the Output Data 6 and 7 register. Reading this register returns the contents of the Output Data 6 and 7 register. Writing a 0 has no effect. Bits 0-15 correspond to GPIO0-15 of BANK6 and bits 16-31 correspond to GPIO0-15 of BANK7." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_CLR_DATA67" acronym="GPIO_CLR_DATA67" offset="0x94" width="32" description="">
    <bitfield id="CLR" width="32" begin="31" end="0" resetval="0x0" description="Writing 1 clears the corresponding bit in the Output Data 6 and 7 register. Reading this register returns the contents of the Output Data 6 and 7 register. Writing a 0 has no effect. Bits 0-15 correspond to GPIO0-15 of BANK6 and bits 16-31 correspond to GPIO0-15 of BANK7." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_IN_DATA67" acronym="GPIO_IN_DATA67" offset="0x98" width="32" description="">
    <bitfield id="IN" width="32" begin="31" end="0" resetval="0x0" description="Returns the status of the corresponding GPIOj pin, j = 97 to 128. Bits 0-15 correspond to GPIO0-15 of BANK6 and bits 16-31 correspond to GPIO0-15 of BANK7." range="" rwaccess="R"/>
  </register>
  <register id="GPIO_SET_RIS_TRIG67" acronym="GPIO_SET_RIS_TRIG67" offset="0x9C" width="32" description="">
    <bitfield id="SETRIS" width="32" begin="31" end="0" resetval="0x0" description="Writing a 1 enables the rising edge detection for the corresponding GPIOj pin, j = 97 to 128. Reading this register returns the state of the RIS_TRIG67 register. Bits 0-15 correspond to GPIO0-15 of BANK6 and bits 16-31 correspond to GPIO0-15 of BANK7." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_CLR_RIS_TRIG67" acronym="GPIO_CLR_RIS_TRIG67" offset="0xA0" width="32" description="">
    <bitfield id="CLRRIS" width="32" begin="31" end="0" resetval="0x0" description="Writing a 1 disables the rising edge detection for the corresponding GPIOj pin, j = 97 to 128. Reading this register returns the state of the RIS_TRIG67 register. Bits 0-15 correspond to GPIO0-15 of BANK6 and bits 16-31 correspond to GPIO0-15 of BANK7." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_SET_FAL_TRIG67" acronym="GPIO_SET_FAL_TRIG67" offset="0xA4" width="32" description="">
    <bitfield id="SETFAL" width="32" begin="31" end="0" resetval="0x0" description="Writing a 1 enables the falling edge detection for the corresponding GPIOj pin, j = 97 to 128. Reading this register returns the state of the FAL_TRIG67 register. Bits 0-15 correspond to GPIO0-15 of BANK6 and bits 16-31 correspond to GPIO0-15 of BANK7." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_CLR_FAL_TRIG67" acronym="GPIO_CLR_FAL_TRIG67" offset="0xA8" width="32" description="">
    <bitfield id="CLRFAL" width="32" begin="31" end="0" resetval="0x0" description="Writing a 1disables the falling edge detection for the corresponding GPIOj pin, j = 97 to 128. Reading this register returns the state of the FAL_TRIG67 register. Bits 0-15 correspond to GPIO0-15 of BANK6 and bits 16-31 correspond to GPIO0-15 of BANK7." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_INTSTAT67" acronym="GPIO_INTSTAT67" offset="0xAC" width="32" description="">
    <bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Status of GPIO bank 6 and 7 interrupts. Bits 0-15 correspond to GPIO0-15 of BANK6 and bits 16-31 correspond to GPIO0-15 of BANK7." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_DIR8" acronym="GPIO_DIR8" offset="0xB0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="DIR" width="16" begin="15" end="0" resetval="0xFFFF" description="Controls the direction of the GPIOj pin, j = 129 to 144. Bits 0-15 correspond to GPIO0-15 of BANK8." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_OUT_DATA8" acronym="GPIO_OUT_DATA8" offset="0xB4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="OUT" width="16" begin="15" end="0" resetval="0x0" description="Controls the drive state of the corresponding GPIOj pin, j = 129 to 144. These bits do not affect the state of the pin when the pin is configured as an input. Reading these bits returns the value of this register, not the state of the pin. Bits 0-15 correspond to GPIO0-15 of BANK8." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_SET_DATA8" acronym="GPIO_SET_DATA8" offset="0xB8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="SET" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 sets the corresponding bit in the Output Data 8 register. Reading this register returns the contents of the Output Data 8 register. Writing a 0 has no effect. Bits 0-15 correspond to GPIO0-15 of BANK8." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_CLR_DATA8" acronym="GPIO_CLR_DATA8" offset="0xBC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="CLR" width="16" begin="15" end="0" resetval="0x0" description="Writing 1 clears the corresponding bit in the Output Data 8 register. Reading this register returns the contents of the Output Data 8 register. Writing a 0 has no effect. Bits 0-15 correspond to GPIO0-15 of BANK8." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_IN_DATA8" acronym="GPIO_IN_DATA8" offset="0xC0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="IN" width="16" begin="15" end="0" resetval="0x0" description="Returns the status of the corresponding GPIOj pin, j = 129 to 144. Bits 0-15 correspond to GPIO0-15 of BANK8." range="" rwaccess="R"/>
  </register>
  <register id="GPIO_SET_RIS_TRIG8" acronym="GPIO_SET_RIS_TRIG8" offset="0xC4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="SETRIS" width="16" begin="15" end="0" resetval="0x0" description="Writing a 1 enables the rising edge detection for the corresponding GPIOj pin, j = 129 to 144. Reading this register returns the state of the RIS_TRIG8 register. Bits 0-15 correspond to GPIO0-15 of BANK8." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_CLR_RIS_TRIG8" acronym="GPIO_CLR_RIS_TRIG8" offset="0xC8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="CLRRIS" width="16" begin="15" end="0" resetval="0x0" description="Writing a 1 disables the rising edge detection for the corresponding GPIOj pin, j = 129 to 144. Reading this register returns the state of the RIS_TRIG8 register. Bits 0-15 correspond to GPIO0-15 of BANK8." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_SET_FAL_TRIG8" acronym="GPIO_SET_FAL_TRIG8" offset="0xCC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="SETFAL" width="16" begin="15" end="0" resetval="0x0" description="Writing a 1 enables the falling edge detection for the corresponding GPIOj pin, j = 129 to 144. Reading this register returns the state of the FAL_TRIG8 register. Bits 0-15 correspond to GPIO0-15 of BANK8." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_CLR_FAL_TRIG8" acronym="GPIO_CLR_FAL_TRIG8" offset="0xD0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="CLRFAL" width="16" begin="15" end="0" resetval="0x0" description="Writing a 1 disables the falling edge detection for the corresponding GPIOj pin, j = 129 to 144. Reading this register returns the state of the FAL_TRIG8 register. Bits 0-15 correspond to GPIO0-15 of BANK8." range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_INTSTAT8" acronym="GPIO_INTSTAT8" offset="0xD4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="STAT" width="16" begin="15" end="0" resetval="0x0" description="Status of GPIO bank 8 interrupts. Bits 0-15 correspond to GPIO0-15 of BANK8." range="" rwaccess="RW"/>
  </register>
</module>
