{
  "Top": "softmax",
  "RtlTop": "softmax",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu19eg",
    "Package": "-ffvc1760",
    "Speed": "-2-i"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "softmax",
    "Version": "1.0",
    "DisplayName": "Softmax",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w96_d2_A.vhd",
      "impl\/vhdl\/fifo_w128_d2_A.vhd",
      "impl\/vhdl\/fifo_w256_d32_A.vhd",
      "impl\/vhdl\/fifo_w512_d2_A.vhd",
      "impl\/vhdl\/fifo_w512_d32_A.vhd",
      "impl\/vhdl\/fifo_w1024_d2_A.vhd",
      "impl\/vhdl\/process_1.vhd",
      "impl\/vhdl\/QuantAct_1_channel_m.vhd",
      "impl\/vhdl\/read_data.vhd",
      "impl\/vhdl\/softmax_divide_preci.vhd",
      "impl\/vhdl\/softmax_mul_32ns_bkb.vhd",
      "impl\/vhdl\/softmax_mul_mul_1dEe.vhd",
      "impl\/vhdl\/softmax_sdiv_26nscud.vhd",
      "impl\/vhdl\/start_for_processfYi.vhd",
      "impl\/vhdl\/start_for_QuantAcg8j.vhd",
      "impl\/vhdl\/start_for_softmaxhbi.vhd",
      "impl\/vhdl\/start_for_subtraceOg.vhd",
      "impl\/vhdl\/start_for_write_U0.vhd",
      "impl\/vhdl\/subtract_max.vhd",
      "impl\/vhdl\/write_r.vhd",
      "impl\/vhdl\/softmax.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w96_d2_A.v",
      "impl\/verilog\/fifo_w128_d2_A.v",
      "impl\/verilog\/fifo_w256_d32_A.v",
      "impl\/verilog\/fifo_w512_d2_A.v",
      "impl\/verilog\/fifo_w512_d32_A.v",
      "impl\/verilog\/fifo_w1024_d2_A.v",
      "impl\/verilog\/process_1.v",
      "impl\/verilog\/QuantAct_1_channel_m.v",
      "impl\/verilog\/read_data.v",
      "impl\/verilog\/softmax_divide_preci.v",
      "impl\/verilog\/softmax_mul_32ns_bkb.v",
      "impl\/verilog\/softmax_mul_mul_1dEe.v",
      "impl\/verilog\/softmax_sdiv_26nscud.v",
      "impl\/verilog\/start_for_processfYi.v",
      "impl\/verilog\/start_for_QuantAcg8j.v",
      "impl\/verilog\/start_for_softmaxhbi.v",
      "impl\/verilog\/start_for_subtraceOg.v",
      "impl\/verilog\/start_for_write_U0.v",
      "impl\/verilog\/subtract_max.v",
      "impl\/verilog\/write_r.v",
      "impl\/verilog\/softmax.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/Andy\/Desktop\/ECE496_final_precise_div\/softmax\/solution1\/.autopilot\/db\/softmax.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "in_r out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "512",
        "TDEST": "8",
        "TID": "8",
        "TLAST": "1",
        "TUSER": "16"
      }
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "512",
        "TDEST": "8",
        "TID": "8",
        "TLAST": "1",
        "TUSER": "16"
      }
    }
  },
  "RtlPorts": {
    "in_r_TDATA": {
      "dir": "in",
      "width": "512"
    },
    "in_r_TID": {
      "dir": "in",
      "width": "8"
    },
    "in_r_TDEST": {
      "dir": "in",
      "width": "8"
    },
    "in_r_TUSER": {
      "dir": "in",
      "width": "16"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "512"
    },
    "out_r_TID": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TDEST": {
      "dir": "out",
      "width": "8"
    },
    "out_r_TUSER": {
      "dir": "out",
      "width": "16"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "in_V_data_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_id_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_dest_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_user_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_last_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "out_V_data_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "out_V_id_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "out_V_dest_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "out_V_user_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "out_V_last_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "0"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "softmax",
      "Instances": [
        {
          "ModuleName": "softmax_divide_preci",
          "InstanceName": "softmax_divide_preci_U0"
        },
        {
          "ModuleName": "process_1",
          "InstanceName": "process_1_U0"
        },
        {
          "ModuleName": "QuantAct_1_channel_m",
          "InstanceName": "QuantAct_1_channel_m_U0"
        },
        {
          "ModuleName": "write_r",
          "InstanceName": "write_U0"
        },
        {
          "ModuleName": "subtract_max",
          "InstanceName": "subtract_max_U0"
        },
        {
          "ModuleName": "read_data",
          "InstanceName": "read_data_U0"
        }
      ]
    },
    "Metrics": {
      "read_data": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.320"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP48E": "4",
          "FF": "1853",
          "LUT": "1380",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "subtract_max": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.676"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP48E": "4",
          "FF": "780",
          "LUT": "1923",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "process_1": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "",
          "LatencyWorst": "16394",
          "PipelineIIMin": "11",
          "PipelineIIMax": "16394",
          "PipelineII": "11 ~ 16394",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.162"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "8",
            "LatencyMax": "16391",
            "Latency": "8 ~ 16391",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "148",
          "FF": "8384",
          "LUT": "12674",
          "URAM": "0"
        }
      },
      "QuantAct_1_channel_m": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "",
          "LatencyWorst": "16391",
          "PipelineIIMin": "8",
          "PipelineIIMax": "16391",
          "PipelineII": "8 ~ 16391",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.031"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "5",
            "LatencyMax": "16388",
            "Latency": "5 ~ 16388",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "116",
          "FF": "8399",
          "LUT": "5667",
          "URAM": "0"
        }
      },
      "softmax_divide_preci": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.676"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "33"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "4",
          "FF": "37016",
          "LUT": "28659",
          "URAM": "0"
        }
      },
      "write_r": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "2096644",
          "PipelineIIMin": "3",
          "PipelineIIMax": "2096644",
          "PipelineII": "3 ~ 2096644",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.173"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2096641",
            "Latency": "0 ~ 2096641",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP48E": "1",
          "FF": "1771",
          "LUT": "1958",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "softmax": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.320"
        },
        "Area": {
          "BRAM_18K": "130",
          "DSP48E": "277",
          "FF": "60626",
          "LUT": "55126",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "softmax",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-01-09 18:22:22 -0500",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
