{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727857772419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727857772446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 13:29:32 2024 " "Processing started: Wed Oct 02 13:29:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727857772446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857772446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCPF -c SCPF " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCPF -c SCPF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857772446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727857773758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727857773758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/instruction memory/inst.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/instruction memory/inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 INST " "Found entity 1: INST" {  } { { "../Instruction Memory/INST.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/INST.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/datamemory/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/datamemory/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../DataMemory/RAM.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataMemory/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/scp/scp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/scp/scp.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCP " "Found entity 1: SCP" {  } { { "../SCP/SCP.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCP/SCP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/register/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/register/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Register/Register.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Register/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/mux3by1/mux3by1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/mux3by1/mux3by1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3by1 " "Found entity 1: Mux3by1" {  } { { "../Mux3by1/Mux3by1.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Mux3by1/Mux3by1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/mux2by1/mux2by1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/mux2by1/mux2by1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2by1 " "Found entity 1: Mux2by1" {  } { { "../Mux2by1/Mux2by1.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Mux2by1/Mux2by1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/maindecoder/maindecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/maindecoder/maindecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "../MainDecoder/MainDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/MainDecoder/MainDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/instruction memory/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/instruction memory/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "../Instruction Memory/InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/ff32/ff32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/ff32/ff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF32 " "Found entity 1: FF32" {  } { { "../FF32/FF32.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/FF32/FF32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789829 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend.v(12) " "Verilog HDL warning at Extend.v(12): extended using \"x\" or \"z\"" {  } { { "../Extend/Extend.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Extend/Extend.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1727857789838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/extend/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/extend/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "../Extend/Extend.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Extend/Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/datapath/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "../DataPath/DataPath.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/datamemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/datamemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "../DataMemory/DataMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataMemory/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../Controller/Controller.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Controller/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/aludecoder/aludecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/aludecoder/aludecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 AluDecoder " "Found entity 1: AluDecoder" {  } { { "../AluDecoder/AluDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/AluDecoder/AluDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/adder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/adder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../Adder/Adder.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Adder/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scpf.v 1 1 " "Found 1 design units, including 1 entities, in source file scpf.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCPF " "Found entity 1: SCPF" {  } { { "SCPF.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/SCPF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/datapath/datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/datapath/datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb " "Found entity 1: DataPath_tb" {  } { { "../DataPath/DataPath_tb.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single cycle processor/controller/controller_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single cycle processor/controller/controller_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_tb " "Found entity 1: Controller_tb" {  } { { "../Controller/Controller_tb.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Controller/Controller_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857789912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857789912 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc SCP.v(12) " "Verilog HDL Implicit Net warning at SCP.v(12): created implicit net for \"PCSrc\"" {  } { { "../SCP/SCP.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCP/SCP.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857789917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCPF " "Elaborating entity \"SCPF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727857790169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCP SCP:s " "Elaborating entity \"SCP\" for hierarchy \"SCP:s\"" {  } { { "SCPF.v" "s" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/SCPF.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller SCP:s\|Controller:c " "Elaborating entity \"Controller\" for hierarchy \"SCP:s\|Controller:c\"" {  } { { "../SCP/SCP.v" "c" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCP/SCP.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder SCP:s\|Controller:c\|MainDecoder:md " "Elaborating entity \"MainDecoder\" for hierarchy \"SCP:s\|Controller:c\|MainDecoder:md\"" {  } { { "../Controller/Controller.v" "md" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Controller/Controller.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluDecoder SCP:s\|Controller:c\|AluDecoder:ad " "Elaborating entity \"AluDecoder\" for hierarchy \"SCP:s\|Controller:c\|AluDecoder:ad\"" {  } { { "../Controller/Controller.v" "ad" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Controller/Controller.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath SCP:s\|DataPath:dp " "Elaborating entity \"DataPath\" for hierarchy \"SCP:s\|DataPath:dp\"" {  } { { "../SCP/SCP.v" "dp" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCP/SCP.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF32 SCP:s\|DataPath:dp\|FF32:pcreg " "Elaborating entity \"FF32\" for hierarchy \"SCP:s\|DataPath:dp\|FF32:pcreg\"" {  } { { "../DataPath/DataPath.v" "pcreg" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder SCP:s\|DataPath:dp\|Adder:pcadd4 " "Elaborating entity \"Adder\" for hierarchy \"SCP:s\|DataPath:dp\|Adder:pcadd4\"" {  } { { "../DataPath/DataPath.v" "pcadd4" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2by1 SCP:s\|DataPath:dp\|Mux2by1:pcmux " "Elaborating entity \"Mux2by1\" for hierarchy \"SCP:s\|DataPath:dp\|Mux2by1:pcmux\"" {  } { { "../DataPath/DataPath.v" "pcmux" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register SCP:s\|DataPath:dp\|Register:rf " "Elaborating entity \"Register\" for hierarchy \"SCP:s\|DataPath:dp\|Register:rf\"" {  } { { "../DataPath/DataPath.v" "rf" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend SCP:s\|DataPath:dp\|Extend:ext " "Elaborating entity \"Extend\" for hierarchy \"SCP:s\|DataPath:dp\|Extend:ext\"" {  } { { "../DataPath/DataPath.v" "ext" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU SCP:s\|DataPath:dp\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"SCP:s\|DataPath:dp\|ALU:alu\"" {  } { { "../DataPath/DataPath.v" "alu" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3by1 SCP:s\|DataPath:dp\|Mux3by1:resultmux " "Elaborating entity \"Mux3by1\" for hierarchy \"SCP:s\|DataPath:dp\|Mux3by1:resultmux\"" {  } { { "../DataPath/DataPath.v" "resultmux" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataPath/DataPath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:IM " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:IM\"" {  } { { "SCPF.v" "IM" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/SCPF.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST InstructionMemory:IM\|INST:INST_inst0 " "Elaborating entity \"INST\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\"" {  } { { "../Instruction Memory/InstructionMemory.v" "INST_inst0" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/InstructionMemory.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\"" {  } { { "../Instruction Memory/INST.v" "altsyncram_component" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/INST.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\"" {  } { { "../Instruction Memory/INST.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/INST.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857790598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857790598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857790598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Riscvt.mif " "Parameter \"init_file\" = \"Riscvt.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857790598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857790598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857790598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857790598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857790598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857790598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857790598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857790598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857790598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857790598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857790598 ""}  } { { "../Instruction Memory/INST.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/INST.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727857790598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d9i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d9i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d9i1 " "Found entity 1: altsyncram_d9i1" {  } { { "db/altsyncram_d9i1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/db/altsyncram_d9i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857790716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857790716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d9i1 InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated " "Elaborating entity \"altsyncram_d9i1\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_soj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_soj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_soj2 " "Found entity 1: altsyncram_soj2" {  } { { "db/altsyncram_soj2.tdf" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/db/altsyncram_soj2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727857790836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857790836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_soj2 InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|altsyncram_soj2:altsyncram1 " "Elaborating entity \"altsyncram_soj2\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|altsyncram_soj2:altsyncram1\"" {  } { { "db/altsyncram_d9i1.tdf" "altsyncram1" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/db/altsyncram_d9i1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857790836 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "940 1024 0 1 1 " "940 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "84 1023 " "Addresses ranging from 84 to 1023 are not initialized" {  } { { "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/Riscvt.mif" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/Riscvt.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1727857790852 ""}  } { { "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/Riscvt.mif" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/Instruction Memory/Riscvt.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1727857790852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_d9i1.tdf" "mgl_prim2" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/db/altsyncram_d9i1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857792268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_d9i1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/db/altsyncram_d9i1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857792310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857792310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857792310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857792310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857792310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857792310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857792310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857792310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727857792310 ""}  } { { "db/altsyncram_d9i1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/db/altsyncram_d9i1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727857792310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857792711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857793061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d9i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857793534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DM " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DM\"" {  } { { "SCPF.v" "DM" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/SCPF.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727857793798 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RAM1_inst0 RAM1 " "Node instance \"RAM1_inst0\" instantiates undefined entity \"RAM1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../DataMemory/DataMemory.v" "RAM1_inst0" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataMemory/DataMemory.v" 9 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1727857793855 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RAM1_inst1 RAM1 " "Node instance \"RAM1_inst1\" instantiates undefined entity \"RAM1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../DataMemory/DataMemory.v" "RAM1_inst1" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataMemory/DataMemory.v" 10 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1727857793855 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RAM1_inst2 RAM1 " "Node instance \"RAM1_inst2\" instantiates undefined entity \"RAM1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../DataMemory/DataMemory.v" "RAM1_inst2" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataMemory/DataMemory.v" 11 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1727857793855 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RAM1_inst3 RAM1 " "Node instance \"RAM1_inst3\" instantiates undefined entity \"RAM1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../DataMemory/DataMemory.v" "RAM1_inst3" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/DataMemory/DataMemory.v" 12 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1727857793864 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/output_files/SCPF.map.smsg " "Generated suppressed messages file C:/Users/PC/Desktop/fyd/Single Cycle Processor/SCPF/output_files/SCPF.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857794036 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727857795066 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 02 13:29:55 2024 " "Processing ended: Wed Oct 02 13:29:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727857795066 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727857795066 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727857795066 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727857795066 ""}
