INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 07:22:00 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matrix
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 tehb0/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fork11/generateBlocks[3].regblock/reg_value_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 0.997ns (19.442%)  route 4.131ns (80.558%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 7.153 - 6.000 ) 
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          1.286     1.286    tehb0/clk
    SLICE_X14Y105        FDCE                                         r  tehb0/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.259     1.545 r  tehb0/full_reg_reg/Q
                         net (fo=35, routed)          0.434     1.979    tehb0/full_reg
    SLICE_X16Y105        LUT3 (Prop_lut3_I1_O)        0.043     2.022 r  tehb0/Memory[0][0]_i_1__0/O
                         net (fo=5, routed)           0.324     2.346    tehb0/data_reg_reg[4]_0[0]
    SLICE_X15Y105        LUT6 (Prop_lut6_I0_O)        0.043     2.389 r  tehb0/data_reg[3]_i_2__0/O
                         net (fo=6, routed)           0.291     2.679    tehb0/data_reg_reg[1]_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I0_O)        0.043     2.722 r  tehb0/data_reg[4]_i_2__0/O
                         net (fo=3, routed)           0.355     3.078    tehb0/data_reg_reg[3]_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I0_O)        0.043     3.121 r  tehb0/dataOutArray[0]0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.121    cmpi3/S[2]
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.316 r  cmpi3/dataOutArray[0]0_carry/CO[3]
                         net (fo=15, routed)          0.675     3.991    tehb0/O127[0]
    SLICE_X7Y108         LUT5 (Prop_lut5_I0_O)        0.043     4.034 r  tehb0/Memory[0][0]_i_2/O
                         net (fo=5, routed)           0.241     4.275    control_merge8/oehb1/Memory_reg[0][0]_0
    SLICE_X7Y107         LUT5 (Prop_lut5_I2_O)        0.054     4.329 f  control_merge8/oehb1/Memory[0][0]_i_1/O
                         net (fo=20, routed)          0.291     4.620    tehb0/control_merge8_dataOutArray_1
    SLICE_X6Y105         LUT5 (Prop_lut5_I3_O)        0.137     4.757 f  tehb0/reg_value_i_4__2/O
                         net (fo=2, routed)           0.267     5.024    tehb0/reg_value_i_4__2_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I1_O)        0.043     5.067 f  tehb0/reg_value_i_6/O
                         net (fo=2, routed)           0.501     5.568    control_merge8/oehb1/reg_value_reg_5
    SLICE_X10Y106        LUT6 (Prop_lut6_I4_O)        0.043     5.611 f  control_merge8/oehb1/reg_value_i_3/O
                         net (fo=10, routed)          0.560     6.171    tehb7/reg_value_reg_1
    SLICE_X10Y106        LUT4 (Prop_lut4_I2_O)        0.051     6.222 r  tehb7/reg_value_i_1/O
                         net (fo=1, routed)           0.192     6.414    fork11/generateBlocks[3].regblock/reg_in_4
    SLICE_X11Y106        FDPE                                         r  fork11/generateBlocks[3].regblock/reg_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=656, unset)          1.153     7.153    fork11/generateBlocks[3].regblock/clk
    SLICE_X11Y106        FDPE                                         r  fork11/generateBlocks[3].regblock/reg_value_reg/C
                         clock pessimism              0.085     7.238    
                         clock uncertainty           -0.035     7.203    
    SLICE_X11Y106        FDPE (Setup_fdpe_C_D)       -0.101     7.102    fork11/generateBlocks[3].regblock/reg_value_reg
  -------------------------------------------------------------------
                         required time                          7.102    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                  0.688    




