#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun  5 15:17:31 2023
# Process ID: 16767
# Current directory: /home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.runs/impl_1
# Command line: vivado -log Base_Zynq_MPSoC_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Base_Zynq_MPSoC_wrapper.tcl -notrace
# Log file: /home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.runs/impl_1/Base_Zynq_MPSoC_wrapper.vdi
# Journal file: /home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Base_Zynq_MPSoC_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/manvar00/Downloads/workspace/ug871-design-files/ug871-design-files/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/manvar00/Downloads/workspace/ug871-design-files/ug871-design-files/Introduction/lab1/lab1/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1513.809 ; gain = 26.719 ; free physical = 10248 ; free virtual = 28265
Command: link_design -top Base_Zynq_MPSoC_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_Measurement_Load_0_1/Base_Zynq_MPSoC_Measurement_Load_0_1.dcp' for cell 'Base_Zynq_MPSoC_i/Measurement_Load_1'
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0/Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0.dcp' for cell 'Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0'
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0.dcp' for cell 'Base_Zynq_MPSoC_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_1_0/Base_Zynq_MPSoC_axi_gpio_1_0.dcp' for cell 'Base_Zynq_MPSoC_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_2_0/Base_Zynq_MPSoC_axi_gpio_2_0.dcp' for cell 'Base_Zynq_MPSoC_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_pwm_0_1/Base_Zynq_MPSoC_pwm_0_1.dcp' for cell 'Base_Zynq_MPSoC_i/pwm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_100M_0/Base_Zynq_MPSoC_rst_ps8_0_100M_0.dcp' for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_system_management_wiz_0_0/Base_Zynq_MPSoC_system_management_wiz_0_0.dcp' for cell 'Base_Zynq_MPSoC_i/system_management_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0.dcp' for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xbar_0/Base_Zynq_MPSoC_xbar_0.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_0/Base_Zynq_MPSoC_auto_pc_0.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_1/Base_Zynq_MPSoC_auto_pc_1.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_2/Base_Zynq_MPSoC_auto_ds_2.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_2/Base_Zynq_MPSoC_auto_pc_2.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_3/Base_Zynq_MPSoC_auto_ds_3.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_3/Base_Zynq_MPSoC_auto_pc_3.dcp' for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 3915 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0.xdc] for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0.xdc] for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0/U0'
Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0/U0'
Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_100M_0/Base_Zynq_MPSoC_rst_ps8_0_100M_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_100M_0/Base_Zynq_MPSoC_rst_ps8_0_100M_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_100M_0/Base_Zynq_MPSoC_rst_ps8_0_100M_0.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_100M_0/Base_Zynq_MPSoC_rst_ps8_0_100M_0.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_system_management_wiz_0_0/Base_Zynq_MPSoC_system_management_wiz_0_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/system_management_wiz_0/inst'
Finished Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_system_management_wiz_0_0/Base_Zynq_MPSoC_system_management_wiz_0_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/system_management_wiz_0/inst'
Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_system_management_wiz_0_0/Base_Zynq_MPSoC_system_management_wiz_0_0.xdc] for cell 'Base_Zynq_MPSoC_i/system_management_wiz_0/inst'
Finished Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_system_management_wiz_0_0/Base_Zynq_MPSoC_system_management_wiz_0_0.xdc] for cell 'Base_Zynq_MPSoC_i/system_management_wiz_0/inst'
Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_1_0/Base_Zynq_MPSoC_axi_gpio_1_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_1_0/Base_Zynq_MPSoC_axi_gpio_1_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_1/U0'
Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_1_0/Base_Zynq_MPSoC_axi_gpio_1_0.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_1_0/Base_Zynq_MPSoC_axi_gpio_1_0.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_1/U0'
Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_2_0/Base_Zynq_MPSoC_axi_gpio_2_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_2_0/Base_Zynq_MPSoC_axi_gpio_2_0_board.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_2/U0'
Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_2_0/Base_Zynq_MPSoC_axi_gpio_2_0.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_2_0/Base_Zynq_MPSoC_axi_gpio_2_0.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_2/U0'
Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/constrs_1/new/RO_constr.xdc]
Finished Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/constrs_1/new/RO_constr.xdc]
Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_2/Base_Zynq_MPSoC_auto_ds_2_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_2/Base_Zynq_MPSoC_auto_ds_2_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_3/Base_Zynq_MPSoC_auto_ds_3_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_3/Base_Zynq_MPSoC_auto_ds_3_clocks.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst'
Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:01:04 ; elapsed = 00:00:26 . Memory (MB): peak = 4030.941 ; gain = 1059.711 ; free physical = 7751 ; free virtual = 25834
Finished Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/Software/xilinx/2019.1-sdx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4247.051 ; gain = 0.000 ; free physical = 8052 ; free virtual = 26184
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 549 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 513 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 8 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances

28 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:12:43 ; elapsed = 00:12:13 . Memory (MB): peak = 4247.051 ; gain = 2503.234 ; free physical = 8054 ; free virtual = 26186
write_hwdef: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4247.051 ; gain = 0.000 ; free physical = 8054 ; free virtual = 26186
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4247.051 ; gain = 0.000 ; free physical = 8051 ; free virtual = 26184

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d7ca2881

Time (s): cpu = 00:01:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4247.051 ; gain = 0.000 ; free physical = 7400 ; free virtual = 25535

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 25 inverter(s) to 2719 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ba3f7241

Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 4313.531 ; gain = 0.004 ; free physical = 7891 ; free virtual = 26026
INFO: [Opt 31-389] Phase Retarget created 2215 cells and removed 3429 cells
INFO: [Opt 31-1021] In phase Retarget, 182 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 18 inverter(s) to 629 load pin(s).
Phase 2 Constant propagation | Checksum: 108ed3fbe

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 4313.531 ; gain = 0.004 ; free physical = 7883 ; free virtual = 26018
INFO: [Opt 31-389] Phase Constant propagation created 1238 cells and removed 5396 cells
INFO: [Opt 31-1021] In phase Constant propagation, 174 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 142810725

Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 4313.531 ; gain = 0.004 ; free physical = 7891 ; free virtual = 26026
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 2890 cells
INFO: [Opt 31-1021] In phase Sweep, 15664 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 142810725

Time (s): cpu = 00:01:04 ; elapsed = 00:00:39 . Memory (MB): peak = 4313.531 ; gain = 0.004 ; free physical = 7894 ; free virtual = 26030
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 142810725

Time (s): cpu = 00:01:05 ; elapsed = 00:00:41 . Memory (MB): peak = 4313.531 ; gain = 0.004 ; free physical = 7894 ; free virtual = 26030
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 165872758

Time (s): cpu = 00:01:07 ; elapsed = 00:00:42 . Memory (MB): peak = 4313.531 ; gain = 0.004 ; free physical = 7894 ; free virtual = 26031
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 210 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            2215  |            3429  |                                            182  |
|  Constant propagation         |            1238  |            5396  |                                            174  |
|  Sweep                        |               4  |            2890  |                                          15664  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            210  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 4313.531 ; gain = 0.000 ; free physical = 7886 ; free virtual = 26022
Ending Logic Optimization Task | Checksum: 1c6e3c8c4

Time (s): cpu = 00:01:13 ; elapsed = 00:00:49 . Memory (MB): peak = 4313.531 ; gain = 0.004 ; free physical = 7895 ; free virtual = 26031

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-203] Number of nets are not same before and after processing of findDistanceFromSourceAndDest. Before: 0 After: 15000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.506 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 384 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 88 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 88 Total Ports: 768
Ending PowerOpt Patch Enables Task | Checksum: 170b4a942

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6681.570 ; gain = 0.000 ; free physical = 6333 ; free virtual = 24742
Ending Power Optimization Task | Checksum: 170b4a942

Time (s): cpu = 00:04:02 ; elapsed = 00:02:35 . Memory (MB): peak = 6681.570 ; gain = 2368.039 ; free physical = 6496 ; free virtual = 24904

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 170b4a942

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6681.570 ; gain = 0.000 ; free physical = 6507 ; free virtual = 24916

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 6681.570 ; gain = 0.000 ; free physical = 6507 ; free virtual = 24916
Ending Netlist Obfuscation Task | Checksum: 1c1e631d0

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 6681.570 ; gain = 0.000 ; free physical = 6507 ; free virtual = 24916
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:29 ; elapsed = 00:03:49 . Memory (MB): peak = 6681.570 ; gain = 2434.520 ; free physical = 6507 ; free virtual = 24916
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6681.570 ; gain = 0.000 ; free physical = 6508 ; free virtual = 24917
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6681.570 ; gain = 0.000 ; free physical = 6498 ; free virtual = 24911
INFO: [Common 17-1381] The checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.runs/impl_1/Base_Zynq_MPSoC_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 6681.570 ; gain = 0.000 ; free physical = 6482 ; free virtual = 24923
INFO: [runtcl-4] Executing : report_drc -file Base_Zynq_MPSoC_wrapper_drc_opted.rpt -pb Base_Zynq_MPSoC_wrapper_drc_opted.pb -rpx Base_Zynq_MPSoC_wrapper_drc_opted.rpx
Command: report_drc -file Base_Zynq_MPSoC_wrapper_drc_opted.rpt -pb Base_Zynq_MPSoC_wrapper_drc_opted.pb -rpx Base_Zynq_MPSoC_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.runs/impl_1/Base_Zynq_MPSoC_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:03:28 ; elapsed = 00:02:45 . Memory (MB): peak = 6737.594 ; gain = 56.023 ; free physical = 6433 ; free virtual = 24903
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6737.594 ; gain = 0.000 ; free physical = 6429 ; free virtual = 24900
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c35f7a74

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6737.594 ; gain = 0.000 ; free physical = 6429 ; free virtual = 24900
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6737.594 ; gain = 0.000 ; free physical = 6430 ; free virtual = 24901

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 984b4544

Time (s): cpu = 00:01:17 ; elapsed = 00:00:22 . Memory (MB): peak = 6737.594 ; gain = 0.000 ; free physical = 5819 ; free virtual = 24291

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 158e9740e

Time (s): cpu = 00:03:07 ; elapsed = 00:01:16 . Memory (MB): peak = 6789.621 ; gain = 52.027 ; free physical = 5495 ; free virtual = 23968

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 158e9740e

Time (s): cpu = 00:03:07 ; elapsed = 00:01:16 . Memory (MB): peak = 6789.621 ; gain = 52.027 ; free physical = 5501 ; free virtual = 23974
Phase 1 Placer Initialization | Checksum: 158e9740e

Time (s): cpu = 00:03:08 ; elapsed = 00:01:18 . Memory (MB): peak = 6789.621 ; gain = 52.027 ; free physical = 5503 ; free virtual = 23976

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c75f2e7c

Time (s): cpu = 00:05:50 ; elapsed = 00:02:22 . Memory (MB): peak = 6869.656 ; gain = 132.062 ; free physical = 5345 ; free virtual = 23820

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6869.656 ; gain = 0.000 ; free physical = 5340 ; free virtual = 23825

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1e49617c5

Time (s): cpu = 00:09:50 ; elapsed = 00:04:34 . Memory (MB): peak = 6869.656 ; gain = 132.062 ; free physical = 5336 ; free virtual = 23822
Phase 2.2 Global Placement Core | Checksum: 1295c60eb

Time (s): cpu = 00:10:27 ; elapsed = 00:04:53 . Memory (MB): peak = 6869.656 ; gain = 132.062 ; free physical = 5332 ; free virtual = 23819
Phase 2 Global Placement | Checksum: 1295c60eb

Time (s): cpu = 00:10:28 ; elapsed = 00:04:53 . Memory (MB): peak = 6869.656 ; gain = 132.062 ; free physical = 5401 ; free virtual = 23888

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 195a2100e

Time (s): cpu = 00:10:42 ; elapsed = 00:04:59 . Memory (MB): peak = 6869.656 ; gain = 132.062 ; free physical = 5299 ; free virtual = 23787

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c7062fba

Time (s): cpu = 00:11:29 ; elapsed = 00:05:11 . Memory (MB): peak = 6869.656 ; gain = 132.062 ; free physical = 5046 ; free virtual = 23546

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ee723ea4

Time (s): cpu = 00:11:32 ; elapsed = 00:05:13 . Memory (MB): peak = 6869.656 ; gain = 132.062 ; free physical = 4993 ; free virtual = 23492

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1066f9a4d

Time (s): cpu = 00:11:58 ; elapsed = 00:05:25 . Memory (MB): peak = 6869.656 ; gain = 132.062 ; free physical = 4866 ; free virtual = 23366

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: e20206bd

Time (s): cpu = 00:12:01 ; elapsed = 00:05:26 . Memory (MB): peak = 6869.656 ; gain = 132.062 ; free physical = 4864 ; free virtual = 23364

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 122f0cd3c

Time (s): cpu = 00:12:45 ; elapsed = 00:05:45 . Memory (MB): peak = 6869.656 ; gain = 132.062 ; free physical = 4846 ; free virtual = 23346

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: ae79efc4

Time (s): cpu = 00:13:27 ; elapsed = 00:05:59 . Memory (MB): peak = 6869.656 ; gain = 132.062 ; free physical = 4888 ; free virtual = 23389

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 96d0805d

Time (s): cpu = 00:13:40 ; elapsed = 00:06:11 . Memory (MB): peak = 6869.656 ; gain = 132.062 ; free physical = 4939 ; free virtual = 23442

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 14268d3a4

Time (s): cpu = 00:13:42 ; elapsed = 00:06:13 . Memory (MB): peak = 6869.656 ; gain = 132.062 ; free physical = 4996 ; free virtual = 23498
Phase 3 Detail Placement | Checksum: 14268d3a4

Time (s): cpu = 00:13:43 ; elapsed = 00:06:14 . Memory (MB): peak = 6869.656 ; gain = 132.062 ; free physical = 4995 ; free virtual = 23498

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e5b3d045

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-32] Processed net Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/enable_s[19], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-33] Processed net Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switcherY/data_out_reg[17]_0[9], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switcherY/data_out_reg[17]_0[9], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switcherY/data_out_reg[17]_0[9], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switcherY/data_out_reg[17]_0[9], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-35] Processed net Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d, inserted BUFG to drive 1016 loads.
INFO: [Place 46-45] Replicated bufg driver Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg_bufg_rep
INFO: [Place 46-56] BUFG insertion identified 6 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 1.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11f569a82

Time (s): cpu = 00:16:35 ; elapsed = 00:07:09 . Memory (MB): peak = 6949.652 ; gain = 212.059 ; free physical = 5010 ; free virtual = 23514
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.773. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17e68a550

Time (s): cpu = 00:16:37 ; elapsed = 00:07:11 . Memory (MB): peak = 6949.652 ; gain = 212.059 ; free physical = 5021 ; free virtual = 23525
Phase 4.1 Post Commit Optimization | Checksum: 17e68a550

Time (s): cpu = 00:16:38 ; elapsed = 00:07:13 . Memory (MB): peak = 6949.652 ; gain = 212.059 ; free physical = 5008 ; free virtual = 23512

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17e68a550

Time (s): cpu = 00:16:40 ; elapsed = 00:07:14 . Memory (MB): peak = 6949.652 ; gain = 212.059 ; free physical = 5036 ; free virtual = 23540
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 6976.641 ; gain = 0.000 ; free physical = 5040 ; free virtual = 23545

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19a0c57dc

Time (s): cpu = 00:16:48 ; elapsed = 00:07:22 . Memory (MB): peak = 6976.645 ; gain = 239.051 ; free physical = 5052 ; free virtual = 23556

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6976.645 ; gain = 0.000 ; free physical = 5052 ; free virtual = 23556
Phase 4.4 Final Placement Cleanup | Checksum: 1cac67a19

Time (s): cpu = 00:16:50 ; elapsed = 00:07:23 . Memory (MB): peak = 6976.645 ; gain = 239.051 ; free physical = 5042 ; free virtual = 23546
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cac67a19

Time (s): cpu = 00:16:51 ; elapsed = 00:07:25 . Memory (MB): peak = 6976.645 ; gain = 239.051 ; free physical = 5053 ; free virtual = 23558
Ending Placer Task | Checksum: 12e9a6f79

Time (s): cpu = 00:16:51 ; elapsed = 00:07:25 . Memory (MB): peak = 6976.645 ; gain = 239.051 ; free physical = 5053 ; free virtual = 23558
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:17:02 ; elapsed = 00:07:32 . Memory (MB): peak = 6976.645 ; gain = 239.051 ; free physical = 5280 ; free virtual = 23784
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6976.645 ; gain = 0.000 ; free physical = 5268 ; free virtual = 23772
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 7008.660 ; gain = 0.004 ; free physical = 4829 ; free virtual = 23728
INFO: [Common 17-1381] The checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.runs/impl_1/Base_Zynq_MPSoC_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 7008.672 ; gain = 32.027 ; free physical = 5184 ; free virtual = 23767
INFO: [runtcl-4] Executing : report_io -file Base_Zynq_MPSoC_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.46 . Memory (MB): peak = 7008.672 ; gain = 0.000 ; free physical = 5157 ; free virtual = 23740
INFO: [runtcl-4] Executing : report_utilization -file Base_Zynq_MPSoC_wrapper_utilization_placed.rpt -pb Base_Zynq_MPSoC_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7008.672 ; gain = 0.000 ; free physical = 5179 ; free virtual = 23763
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Base_Zynq_MPSoC_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7008.672 ; gain = 0.000 ; free physical = 5173 ; free virtual = 23753
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1b07abe5 ConstDB: 0 ShapeSum: f7ef1108 RouteDB: 1ba3b28c

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ecc751a1

Time (s): cpu = 00:02:05 ; elapsed = 00:00:57 . Memory (MB): peak = 7040.680 ; gain = 0.000 ; free physical = 5065 ; free virtual = 23648
Post Restoration Checksum: NetGraph: e57138d NumContArr: 3f315c85 Constraints: c358bfdd Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 110e12fef

Time (s): cpu = 00:02:08 ; elapsed = 00:01:00 . Memory (MB): peak = 7040.680 ; gain = 0.000 ; free physical = 4913 ; free virtual = 23495

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 110e12fef

Time (s): cpu = 00:02:09 ; elapsed = 00:01:01 . Memory (MB): peak = 7040.680 ; gain = 0.000 ; free physical = 4883 ; free virtual = 23465

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1b58554a5

Time (s): cpu = 00:02:13 ; elapsed = 00:01:06 . Memory (MB): peak = 7071.840 ; gain = 31.160 ; free physical = 4909 ; free virtual = 23492

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f314d413

Time (s): cpu = 00:03:21 ; elapsed = 00:01:25 . Memory (MB): peak = 7071.840 ; gain = 31.160 ; free physical = 4840 ; free virtual = 23424
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.977  | TNS=0.000  | WHS=-0.062 | THS=-22.339|

Phase 2 Router Initialization | Checksum: 115bc14e0

Time (s): cpu = 00:05:58 ; elapsed = 00:02:05 . Memory (MB): peak = 7087.605 ; gain = 46.926 ; free physical = 4816 ; free virtual = 23401

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0152641 %
  Global Horizontal Routing Utilization  = 0.0048806 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 161231
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 128689
  Number of Partially Routed Nets     = 32542
  Number of Node Overlaps             = 45


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 169a73ed5

Time (s): cpu = 00:06:51 ; elapsed = 00:02:26 . Memory (MB): peak = 7204.605 ; gain = 163.926 ; free physical = 4764 ; free virtual = 23350

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 23317
 Number of Nodes with overlaps = 1367
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.236  | TNS=0.000  | WHS=-0.014 | THS=-0.081 |

Phase 4.1 Global Iteration 0 | Checksum: 22bc9dad8

Time (s): cpu = 00:12:03 ; elapsed = 00:04:41 . Memory (MB): peak = 7204.605 ; gain = 163.926 ; free physical = 4636 ; free virtual = 23243

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.236  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b3e51984

Time (s): cpu = 00:12:40 ; elapsed = 00:04:58 . Memory (MB): peak = 7204.605 ; gain = 163.926 ; free physical = 4644 ; free virtual = 23252
Phase 4 Rip-up And Reroute | Checksum: 1b3e51984

Time (s): cpu = 00:12:41 ; elapsed = 00:04:58 . Memory (MB): peak = 7204.605 ; gain = 163.926 ; free physical = 4645 ; free virtual = 23253

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d34a0226

Time (s): cpu = 00:13:45 ; elapsed = 00:05:15 . Memory (MB): peak = 7204.605 ; gain = 163.926 ; free physical = 4640 ; free virtual = 23249
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.236  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: d34a0226

Time (s): cpu = 00:13:46 ; elapsed = 00:05:16 . Memory (MB): peak = 7204.605 ; gain = 163.926 ; free physical = 4641 ; free virtual = 23250

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d34a0226

Time (s): cpu = 00:13:46 ; elapsed = 00:05:16 . Memory (MB): peak = 7204.605 ; gain = 163.926 ; free physical = 4642 ; free virtual = 23250
Phase 5 Delay and Skew Optimization | Checksum: d34a0226

Time (s): cpu = 00:13:46 ; elapsed = 00:05:17 . Memory (MB): peak = 7204.605 ; gain = 163.926 ; free physical = 4632 ; free virtual = 23241

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1149f28a0

Time (s): cpu = 00:14:42 ; elapsed = 00:05:31 . Memory (MB): peak = 7204.605 ; gain = 163.926 ; free physical = 4632 ; free virtual = 23241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.236  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: eb9833df

Time (s): cpu = 00:14:42 ; elapsed = 00:05:32 . Memory (MB): peak = 7204.605 ; gain = 163.926 ; free physical = 4638 ; free virtual = 23248
Phase 6 Post Hold Fix | Checksum: eb9833df

Time (s): cpu = 00:14:43 ; elapsed = 00:05:32 . Memory (MB): peak = 7204.605 ; gain = 163.926 ; free physical = 4639 ; free virtual = 23248

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.46319 %
  Global Horizontal Routing Utilization  = 8.26706 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11b6a43ef

Time (s): cpu = 00:14:45 ; elapsed = 00:05:34 . Memory (MB): peak = 7204.605 ; gain = 163.926 ; free physical = 4599 ; free virtual = 23208

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11b6a43ef

Time (s): cpu = 00:14:45 ; elapsed = 00:05:34 . Memory (MB): peak = 7204.605 ; gain = 163.926 ; free physical = 4590 ; free virtual = 23199

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11b6a43ef

Time (s): cpu = 00:14:59 ; elapsed = 00:05:48 . Memory (MB): peak = 7204.605 ; gain = 163.926 ; free physical = 4679 ; free virtual = 23289

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.236  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11b6a43ef

Time (s): cpu = 00:15:00 ; elapsed = 00:05:49 . Memory (MB): peak = 7204.605 ; gain = 163.926 ; free physical = 4704 ; free virtual = 23314
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:15:00 ; elapsed = 00:05:49 . Memory (MB): peak = 7204.605 ; gain = 163.926 ; free physical = 4877 ; free virtual = 23487

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:15:16 ; elapsed = 00:05:58 . Memory (MB): peak = 7204.605 ; gain = 195.934 ; free physical = 4877 ; free virtual = 23487
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 7204.605 ; gain = 0.000 ; free physical = 4877 ; free virtual = 23487
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 7204.605 ; gain = 0.000 ; free physical = 4350 ; free virtual = 23419
INFO: [Common 17-1381] The checkpoint '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.runs/impl_1/Base_Zynq_MPSoC_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 7204.617 ; gain = 0.012 ; free physical = 4771 ; free virtual = 23474
INFO: [runtcl-4] Executing : report_drc -file Base_Zynq_MPSoC_wrapper_drc_routed.rpt -pb Base_Zynq_MPSoC_wrapper_drc_routed.pb -rpx Base_Zynq_MPSoC_wrapper_drc_routed.rpx
Command: report_drc -file Base_Zynq_MPSoC_wrapper_drc_routed.rpt -pb Base_Zynq_MPSoC_wrapper_drc_routed.pb -rpx Base_Zynq_MPSoC_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.runs/impl_1/Base_Zynq_MPSoC_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:03:28 ; elapsed = 00:02:09 . Memory (MB): peak = 7276.637 ; gain = 72.020 ; free physical = 4684 ; free virtual = 23435
INFO: [runtcl-4] Executing : report_methodology -file Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpt -pb Base_Zynq_MPSoC_wrapper_methodology_drc_routed.pb -rpx Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpt -pb Base_Zynq_MPSoC_wrapper_methodology_drc_routed.pb -rpx Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.runs/impl_1/Base_Zynq_MPSoC_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:58 ; elapsed = 00:00:43 . Memory (MB): peak = 7276.637 ; gain = 0.000 ; free physical = 4581 ; free virtual = 23335
INFO: [runtcl-4] Executing : report_power -file Base_Zynq_MPSoC_wrapper_power_routed.rpt -pb Base_Zynq_MPSoC_wrapper_power_summary_routed.pb -rpx Base_Zynq_MPSoC_wrapper_power_routed.rpx
Command: report_power -file Base_Zynq_MPSoC_wrapper_power_routed.rpt -pb Base_Zynq_MPSoC_wrapper_power_summary_routed.pb -rpx Base_Zynq_MPSoC_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
121 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:41 ; elapsed = 00:00:51 . Memory (MB): peak = 7276.637 ; gain = 0.000 ; free physical = 4391 ; free virtual = 23161
INFO: [runtcl-4] Executing : report_route_status -file Base_Zynq_MPSoC_wrapper_route_status.rpt -pb Base_Zynq_MPSoC_wrapper_route_status.pb
report_route_status: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7276.637 ; gain = 0.000 ; free physical = 4388 ; free virtual = 23159
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Base_Zynq_MPSoC_wrapper_timing_summary_routed.rpt -pb Base_Zynq_MPSoC_wrapper_timing_summary_routed.pb -rpx Base_Zynq_MPSoC_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7276.637 ; gain = 0.000 ; free physical = 4331 ; free virtual = 23102
INFO: [runtcl-4] Executing : report_incremental_reuse -file Base_Zynq_MPSoC_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Base_Zynq_MPSoC_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7276.637 ; gain = 0.000 ; free physical = 4319 ; free virtual = 23091
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Base_Zynq_MPSoC_wrapper_bus_skew_routed.rpt -pb Base_Zynq_MPSoC_wrapper_bus_skew_routed.pb -rpx Base_Zynq_MPSoC_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Base_Zynq_MPSoC_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_0/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_0/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_1/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_1/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_1/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_1/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_1/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_1/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_2/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_2/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_2/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_2/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_3/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_3/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_3/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_3/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_3/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_3/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_4/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_4/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_4/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_4/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_5/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_5/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_5/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_5/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_5/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_5/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_6/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_6/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_6/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_6/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_7/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_7/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_7/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_7/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_7/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_7/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_0/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_0/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_0/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_0/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_0/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_0/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_1/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_1/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_1/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_1/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_1/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_1/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_2/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_2/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_2/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_2/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_2/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_2/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_3/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_3/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_3/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_3/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_3/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_3/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_5/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_5/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_5/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_5/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_5/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_5/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_6/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_6/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_6/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_6/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_6/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_6/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_7/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_7/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_7/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_7/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_7/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_7/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_0/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_0/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_0/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_0/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_1/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_1/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_1/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_1/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_1/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_1/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_2/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_2/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_2/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_2/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_3/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_3/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_3/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_3/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_3/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_3/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_4/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_4/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_4/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_4/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_5/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_5/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_5/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_5/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_5/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_5/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_6/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_6/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_6/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_6/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_7/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_7/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_7/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_7/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_7/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_7/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_0/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_0/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_0/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_0/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_0/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_0/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_1/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_1/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_1/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_1/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_1/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_1/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_2/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_2/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_2/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_2/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_2/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_2/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_3/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_3/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_3/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_3/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_3/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_3/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_4/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_4/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_4/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_4/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_4/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_4/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_5/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_5/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_5/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_5/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_5/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_5/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_6/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_6/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_6/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_6/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_6/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_6/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_7/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_7/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_7/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_7/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_7/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_7/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_0/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_0/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_0/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_0/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_1/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_1/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_1/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_1/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_1/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_1/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_2/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_2/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_2/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_2/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_3/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_3/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_3/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_3/macu/mult_res_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_3/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_3/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_4/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_4/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_4/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_4/macu/mult_res_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_5/macu/mult_res_reg input Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_5/macu/mult_res_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_0/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_0/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_1/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_1/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_2/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_2/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_3/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_3/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_4/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_4/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_5/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_5/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_6/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_6/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_7/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_0/dct_unit_7/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_0/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_0/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_1/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_1/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_2/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_2/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_3/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_3/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_5/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_5/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_6/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_6/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_7/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_1/dct_unit_7/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_0/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_0/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_1/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_1/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_2/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_2/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_3/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_3/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_4/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_4/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_5/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_5/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_6/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_6/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_7/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_2/dct_unit_7/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_0/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_0/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_1/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_1/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_2/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_2/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_3/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_3/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_4/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_4/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_5/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_5/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_6/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_6/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_7/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_3/dct_unit_7/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_0/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_0/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_1/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_1/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_2/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_2/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_3/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_3/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_4/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_4/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_5/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_5/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_6/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_6/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_7/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_4/dct_unit_7/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_5/dct_unit_0/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_5/dct_unit_0/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_5/dct_unit_1/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_5/dct_unit_1/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_5/dct_unit_2/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_5/dct_unit_2/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_5/dct_unit_3/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_5/dct_unit_3/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_5/dct_unit_4/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_5/dct_unit_4/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_5/dct_unit_5/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_5/dct_unit_5/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_5/dct_unit_6/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_5/dct_unit_6/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_5/dct_unit_7/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_5/dct_unit_7/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_0/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_0/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_1/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_1/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_2/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_2/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_3/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_3/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_4/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_5/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_5/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_6/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_6/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_7/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_6/dct_unit_7/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_0/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_0/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_1/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_1/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_2/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_2/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_3/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_3/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_4/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_4/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_5/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_5/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_6/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_7/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchdct/dct_mod/dct_block_7/dct_unit_7/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_0/dct_unit_0/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_0/dct_unit_0/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_0/dct_unit_1/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_0/dct_unit_1/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_0/dct_unit_2/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_0/dct_unit_2/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_0/dct_unit_3/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_0/dct_unit_3/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_0/dct_unit_4/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_0/dct_unit_4/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_0/dct_unit_5/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_0/dct_unit_5/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_0/dct_unit_6/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_0/dct_unit_6/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_0/dct_unit_7/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_0/dct_unit_7/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_1/dct_unit_0/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_1/dct_unit_0/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_1/dct_unit_1/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_1/dct_unit_1/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_1/dct_unit_2/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_1/dct_unit_2/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_1/dct_unit_3/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_1/dct_unit_3/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_1/dct_unit_4/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_1/dct_unit_5/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_1/dct_unit_5/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_1/dct_unit_6/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_1/dct_unit_6/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_1/dct_unit_7/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_1/dct_unit_7/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_2/dct_unit_0/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_2/dct_unit_0/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_2/dct_unit_1/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_2/dct_unit_1/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_2/dct_unit_2/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_2/dct_unit_2/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_2/dct_unit_3/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_2/dct_unit_3/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_2/dct_unit_4/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_2/dct_unit_4/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_2/dct_unit_5/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_2/dct_unit_5/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_2/dct_unit_6/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_2/dct_unit_6/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_2/dct_unit_7/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_2/dct_unit_7/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_3/dct_unit_0/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_3/dct_unit_0/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_3/dct_unit_1/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_3/dct_unit_1/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_3/dct_unit_3/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_3/dct_unit_3/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_3/dct_unit_4/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_3/dct_unit_4/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_3/dct_unit_5/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_3/dct_unit_5/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_3/dct_unit_6/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_3/dct_unit_6/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_3/dct_unit_7/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_3/dct_unit_7/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_4/dct_unit_1/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_4/dct_unit_1/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_4/dct_unit_2/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_4/dct_unit_2/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_4/dct_unit_3/macu/mult_res_reg multiplier stage Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchtjpg/fdct_zigzag/dct_mod/dct_block_4/dct_unit_3/macu/mult_res_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[0].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10000].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10001].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10002].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10003].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10004].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10005].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10006].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10007].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10008].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10009].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[1000].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10010].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10011].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10012].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10013].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10014].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10015].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10016].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10017].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10018].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10019].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[1001].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10020].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10021].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10022].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10023].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10024].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10025].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10026].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10027].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10028].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10029].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[1002].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10030].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10031].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10032].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10033].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10034].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10035].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10036].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10037].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10038].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10039].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[1003].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10040].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10041].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10042].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10043].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10044].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10045].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10046].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10047].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10048].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10049].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[1004].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10050].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10051].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10052].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10053].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10054].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10055].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10056].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10057].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10058].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10059].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[1005].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10060].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10061].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10062].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10063].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10064].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10065].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10066].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10067].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10068].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10069].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[1006].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10070].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10071].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10072].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10073].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10074].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10075].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10076].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10077].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10078].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10079].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[1007].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10080].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10081].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10082].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10083].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10084].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10085].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10086].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10087].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10088].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[10089].RO_inst/out_ro_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: Base_Zynq_MPSoC_i/Measurement_Load_1/inst/genblk1[1008].RO_inst/out_ro_INST_0.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDRC-153] Gated clock check: Net Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sNextState12_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sNextState12_reg[2]_i_2/O, cell Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sNextState12_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sNextState4_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sNextState4_reg[2]_i_2/O, cell Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sNextState4_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sNextState8_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sNextState8_reg[2]_i_2/O, cell Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[0].switch/activity_blocks[0].switchv/FSM_sequential_sNextState8_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sNextState12_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sNextState12_reg[2]_i_2/O, cell Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sNextState12_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sNextState4_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sNextState4_reg[2]_i_2/O, cell Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sNextState4_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sNextState8_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sNextState8_reg[2]_i_2/O, cell Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[1].switch/activity_blocks[0].switchv/FSM_sequential_sNextState8_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sNextState12_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sNextState12_reg[2]_i_2/O, cell Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sNextState12_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sNextState4_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sNextState4_reg[2]_i_2/O, cell Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sNextState4_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sNextState8_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sNextState8_reg[2]_i_2/O, cell Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[2].switch/activity_blocks[0].switchv/FSM_sequential_sNextState8_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sNextState12_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sNextState12_reg[2]_i_2/O, cell Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sNextState12_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sNextState4_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sNextState4_reg[2]_i_2/O, cell Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sNextState4_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sNextState8_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sNextState8_reg[2]_i_2/O, cell Base_Zynq_MPSoC_i/Simulated_Load_IP_Co_0/inst/u0/activity_blocks[3].switch/activity_blocks[0].switchv/FSM_sequential_sNextState8_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 306 net(s) have no routable loads. The problem bus(es) and/or net(s) are Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/daddr_C_master_reg2[7:0], Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/daddr_C_master_reg[7:0], Base_Zynq_MPSoC_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/daddr_C_slave0_reg2[7:0]... and (the first 15 of 81 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 16927 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Base_Zynq_MPSoC_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/manvar00/Downloads/RELEASE_DVD/vivado_designs/zcu104_src_power/project_2/project_2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jun  5 15:58:40 2023. For additional details about this file, please refer to the WebTalk help file at /Software/xilinx/2019.1-sdx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
145 Infos, 316 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:03:22 ; elapsed = 00:02:19 . Memory (MB): peak = 7394.000 ; gain = 117.363 ; free physical = 5651 ; free virtual = 24474
INFO: [Common 17-206] Exiting Vivado at Mon Jun  5 15:58:41 2023...
