# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../intro1.srcs/sources_1/imports/vorlagen_v1/counter4.vhd" \
"../../../../intro1.srcs/sim_1/imports/intro1/tb_counter4.vhd" \

# Do not sort compile order
nosort
