<use f='llvm/llvm/include/llvm/Support/LowLevelTypeImpl.h' l='122' u='c' c='_ZNK4llvm3LLT13getScalarTypeEv'/>
<use f='llvm/llvm/include/llvm/Support/LowLevelTypeImpl.h' l='154' u='c' c='_ZNK4llvm3LLT6divideEi'/>
<def f='llvm/llvm/include/llvm/Support/LowLevelTypeImpl.h' l='188' ll='194' type='llvm::LLT llvm::LLT::getElementType() const'/>
<doc f='llvm/llvm/include/llvm/Support/LowLevelTypeImpl.h' l='187'>/// Returns the vector&apos;s element type. Only valid for vector types.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp' l='243' u='c' c='_ZN4llvm13CSEMIRBuilder13buildConstantERKNS_5DstOpERKNS_11ConstantIntE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp' l='270' u='c' c='_ZN4llvm13CSEMIRBuilder14buildFConstantERKNS_5DstOpERKNS_10ConstantFPE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h' l='978' u='c' c='_ZN4llvm15LegalizeRuleSet19clampMinNumElementsEjNS_3LLTEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h' l='984' u='c' c='_ZN4llvm15LegalizeRuleSet19clampMinNumElementsEjNS_3LLTEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h' l='996' u='c' c='_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h' l='1001' u='c' c='_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h' l='1016' u='c' c='_ZN4llvm15LegalizeRuleSet16clampNumElementsEjNS_3LLTES1_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalityPredicates.cpp' l='97' u='c' c='_ZN4llvm18LegalityPredicates13elementTypeIsEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizeMutations.cpp' l='73' u='c' c='_ZN4llvm17LegalizeMutations22moreElementsToNextPow2Ejj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizeMutations.cpp' l='79' u='c' c='_ZN4llvm17LegalizeMutations9scalarizeEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='471' u='c' c='_ZN4llvm28LegalizationArtifactCombiner18canFoldMergeOpcodeEjjNS_3LLTES1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='992' u='c' c='_ZNK4llvm28LegalizationArtifactCombiner21isConstantUnsupportedENS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1302' u='c' c='_ZN4llvm15LegalizerHelper14coerceToScalarENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1737' u='c' c='_ZN4llvm15LegalizerHelper18widenScalarExtractERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2321' u='c' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2371' u='c' c='_ZN4llvm15LegalizerHelper12lowerBitcastERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2378' u='c' c='_ZN4llvm15LegalizerHelper12lowerBitcastERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2422' u='c' c='_ZN4llvm15LegalizerHelper12lowerBitcastERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2471' u='c' c='_ZN4llvm15LegalizerHelper23bitcastExtractVectorEltERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2475' u='c' c='_ZN4llvm15LegalizerHelper23bitcastExtractVectorEltERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2612' u='c' c='_ZN4llvm15LegalizerHelper22bitcastInsertVectorEltERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2613' u='c' c='_ZN4llvm15LegalizerHelper22bitcastInsertVectorEltERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3204' u='c' c='_ZN4llvm15LegalizerHelper23getVectorElementPointerENS_8RegisterENS_3LLTES1_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3353' u='c' c='_ZN4llvm15LegalizerHelper24fewerElementsVectorCastsERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3356' u='c' c='_ZN4llvm15LegalizerHelper24fewerElementsVectorCastsERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3399' u='c' c='_ZN4llvm15LegalizerHelper22fewerElementsVectorCmpERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3477' u='c' c='_ZN4llvm15LegalizerHelper25fewerElementsVectorSelectERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3491' u='c' c='_ZN4llvm15LegalizerHelper25fewerElementsVectorSelectERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5663' u='c' c='_ZN4llvm15LegalizerHelper27lowerExtractInsertVectorEltERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5736' u='c' c='_ZN4llvm15LegalizerHelper18lowerShuffleVectorERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5811' u='c' c='_ZN4llvm15LegalizerHelper12lowerExtractERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5843' u='c' c='_ZN4llvm15LegalizerHelper11lowerInsertERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='6242' u='c' c='_ZN4llvm15LegalizerHelper11lowerSelectERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='318' u='c' c='_ZN4llvm13LegalizerInfo13computeTablesEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='1181' u='c' c='_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='636' u='c' c='_ZN4llvm10getLCMTypeENS_3LLTES0_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='639' u='c' c='_ZN4llvm10getLCMTypeENS_3LLTES0_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='646' u='c' c='_ZN4llvm10getLCMTypeENS_3LLTES0_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='681' u='c' c='_ZN4llvm10getGCDTypeENS_3LLTES0_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='683' u='c' c='_ZN4llvm10getGCDTypeENS_3LLTES0_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='708' u='c' c='_ZN4llvm10getGCDTypeENS_3LLTES0_'/>
<use f='llvm/llvm/lib/CodeGen/LowLevelType.cpp' l='51' u='c' c='_ZN4llvm12getMVTForLLTENS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1202' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1230' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Support/LowLevelType.cpp' l='38' u='c' c='_ZNK4llvm3LLT5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='1682' u='c' c='_ZL15getVectorSHLImmN4llvm3LLTENS_8RegisterERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='1937' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector12preISelLowerERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2294' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3316' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicTruncERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3371' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectIntrinsicRoundERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3413' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='4590' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectShuffleVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='4840' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectBuildVectorERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='87' u='c' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='91' u='c' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='188' u='c' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='269' u='c' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='358' u='c' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='359' u='c' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='359' u='c' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='514' u='c' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='585' u='c' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='868' u='c' c='_ZNK4llvm20AArch64LegalizerInfo17legalizeLoadStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderERNS_19GISelChangeObserverE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='869' u='c' c='_ZNK4llvm20AArch64LegalizerInfo17legalizeLoadStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderERNS_19GISelChangeObserverE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='874' u='c' c='_ZNK4llvm20AArch64LegalizerInfo17legalizeLoadStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderERNS_19GISelChangeObserverE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='570' u='c' c='_Z12matchDupLaneRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt4pairIjiE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='379' u='c' c='_ZL20unpackRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES3_RKNS_12CallLowering7ArgInfoENS_3LLTES9_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='381' u='c' c='_ZL20unpackRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES3_RKNS_12CallLowering7ArgInfoENS_3LLTES9_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='806' u='c' c='_ZL23packSplitRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_NS_3LLTES5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='810' u='c' c='_ZL23packSplitRegsToOrigTypeRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_NS_3LLTES5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='69' u='c' c='_ZL16isSmallOddVectorj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='95' u='c' c='_ZL14oneMoreElementj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='103' u='c' c='_ZL23fewerEltsToSize64Vectorj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='117' u='c' c='_ZL19moreEltsToNext32Bitj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='189' u='c' c='_ZL20isRegisterVectorTypeN4llvm3LLTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='218' u='c' c='_ZL18elementTypeIsLegalj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='336' u='c' c='_ZL26loadStoreBitcastWorkaroundN4llvm3LLTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='362' u='c' c='_ZL26shouldBitcastLoadStoreTypeRKN4llvm12GCNSubtargetENS_3LLTEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1189' u='c' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1410' u='c' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1498' u='c' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2096' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo24legalizeExtractVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2129' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeInsertVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3627' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo18fixStoreSourceTypeERNS_16MachineIRBuilderENS_8RegisterEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4277' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4564' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='695' u='c' c='_ZL16getHalfSizedTypeN4llvm3LLTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1135' u='c' c='_ZL16splitUnequalTypeN4llvm3LLTEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1150' u='c' c='_ZL12widen96To128N4llvm3LLTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1678' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='239' u='c' c='_ZNK12_GLOBAL__N_123MipsInstructionSelector21selectLoadStoreOpCodeERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/unittests/CodeGen/LowLevelTypeTest.cpp' l='64' u='c' c='_ZN12_GLOBAL__N_128LowLevelTypeTest_Vector_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/LowLevelTypeTest.cpp' l='207' u='c' c='_ZN12_GLOBAL__N_129LowLevelTypeTest_Pointer_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/LowLevelTypeTest.cpp' l='209' u='c' c='_ZN12_GLOBAL__N_129LowLevelTypeTest_Pointer_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/LowLevelTypeTest.cpp' l='214' u='c' c='_ZN12_GLOBAL__N_129LowLevelTypeTest_Pointer_Test8TestBodyEv'/>
