
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/tlul/rtl/tlul_socket_1n.sv Cov: 98% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// TL-UL socket 1:N module</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// configuration settings</pre>
<pre style="margin:0; padding:0 ">//   device_count: 4</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Verilog parameters</pre>
<pre style="margin:0; padding:0 ">//   HReqPass:      if 1 then host requests can pass through on empty fifo,</pre>
<pre style="margin:0; padding:0 ">//                  default 1</pre>
<pre style="margin:0; padding:0 ">//   HRspPass:      if 1 then host responses can pass through on empty fifo,</pre>
<pre style="margin:0; padding:0 ">//                  default 1</pre>
<pre style="margin:0; padding:0 ">//   DReqPass:      (one per device_count) if 1 then device i requests can</pre>
<pre style="margin:0; padding:0 ">//                  pass through on empty fifo, default 1</pre>
<pre style="margin:0; padding:0 ">//   DRspPass:      (one per device_count) if 1 then device i responses can</pre>
<pre style="margin:0; padding:0 ">//                  pass through on empty fifo, default 1</pre>
<pre style="margin:0; padding:0 ">//   HReqDepth:     Depth of host request FIFO, default 2</pre>
<pre style="margin:0; padding:0 ">//   HRspDepth:     Depth of host response FIFO, default 2</pre>
<pre style="margin:0; padding:0 ">//   DReqDepth:     (one per device_count) Depth of device i request FIFO,</pre>
<pre style="margin:0; padding:0 ">//                  default 2</pre>
<pre style="margin:0; padding:0 ">//   DRspDepth:     (one per device_count) Depth of device i response FIFO,</pre>
<pre style="margin:0; padding:0 ">//                  default 2</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Requests must stall to one slave until all responses from other slaves</pre>
<pre style="margin:0; padding:0 ">// have returned.  Need to keep a counter of all outstanding requests and</pre>
<pre style="margin:0; padding:0 ">// wait until that counter is zero before switching slaves.</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// This module will return a request error if the input value of 'dev_select'</pre>
<pre style="margin:0; padding:0 ">// is not within the range 0..N-1. Thus the instantiator of the socket</pre>
<pre style="margin:0; padding:0 ">// can indicate error by any illegal value of dev_select. 4'b1111 is</pre>
<pre style="margin:0; padding:0 ">// recommended for visibility</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// The maximum value of N is 15</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module tlul_socket_1n #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int unsigned  N         = 4,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter bit           HReqPass  = 1'b1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter bit           HRspPass  = 1'b1,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter bit [N-1:0]   DReqPass  = {N{1'b1}},</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter bit [N-1:0]   DRspPass  = {N{1'b1}},</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter bit [3:0]     HReqDepth = 4'h2,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter bit [3:0]     HRspDepth = 4'h2,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter bit [N*4-1:0] DReqDepth = {N{4'h2}},</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter bit [N*4-1:0] DRspDepth = {N{4'h2}},</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int unsigned NWD       = $clog2(N+1) // derived parameter</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                     clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                     rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_h2d_t tl_h_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_d2h_t tl_h_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_h2d_t tl_d_o    [N],</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_d2h_t tl_d_i    [N],</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  [NWD-1:0]          dev_select</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT_INIT(maxN, N < 16)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Since our steering is done after potential FIFOing, we need to</pre>
<pre style="margin:0; padding:0 ">  // shove our device select bits into spare bits of reqfifo</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // instantiate the host fifo, create intermediate bus 't'</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // FIFO'd version of device select</pre>
<pre style="margin:0; padding:0 ">  logic [NWD-1:0] dev_select_t;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  tlul_pkg::tl_h2d_t   tl_t_o;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_pkg::tl_d2h_t   tl_t_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  tlul_fifo_sync #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .ReqPass(HReqPass),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RspPass(HRspPass),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .ReqDepth(HReqDepth),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RspDepth(HRspDepth),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SpareReqW(NWD)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ) fifo_h (</pre>
<pre id="id78" style="background-color: #FFB6C1; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o     (tl_t_o),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i     (tl_t_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .spare_req_i (dev_select),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .spare_req_o (dev_select_t),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .spare_rsp_i (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .spare_rsp_o ());</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // We need to keep track of how many requests are outstanding,</pre>
<pre style="margin:0; padding:0 ">  // and to which device. New requests are compared to this and</pre>
<pre style="margin:0; padding:0 ">  // stall until that number is zero.</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  logic [7:0]     num_req_outstanding;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [NWD-1:0] dev_select_outstanding;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic           hold_all_requests;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic           accept_t_req, accept_t_rsp;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  assign  accept_t_req = tl_t_o.a_valid & tl_t_i.a_ready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign  accept_t_rsp = tl_t_i.d_valid & tl_t_o.d_ready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      num_req_outstanding <= 8'h0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dev_select_outstanding <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if (accept_t_req) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (!accept_t_rsp) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        `ASSERT_I(NotOverflowed_A, num_req_outstanding != '1)</pre>
<pre style="margin:0; padding:0 ">        num_req_outstanding <= num_req_outstanding + 8'h1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">      dev_select_outstanding <= dev_select_t;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else if (accept_t_rsp) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      num_req_outstanding <= num_req_outstanding - 8'h1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  assign hold_all_requests =</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      (num_req_outstanding != 8'h0) &</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      (dev_select_t != dev_select_outstanding);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Make N copies of 't' request side with modified reqvalid, call</pre>
<pre style="margin:0; padding:0 ">  // them 'u[0]' .. 'u[n-1]'.</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  tlul_pkg::tl_h2d_t   tl_u_o [N+1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_pkg::tl_d2h_t   tl_u_i [N+1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  for (genvar i = 0 ; i < N ; i++) begin : gen_u_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign tl_u_o[i].a_valid   = tl_t_o.a_valid &</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                 (dev_select_t == NWD'(i)) &</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                 ~hold_all_requests;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign tl_u_o[i].a_opcode  = tl_t_o.a_opcode;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign tl_u_o[i].a_param   = tl_t_o.a_param;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign tl_u_o[i].a_size    = tl_t_o.a_size;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign tl_u_o[i].a_source  = tl_t_o.a_source;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign tl_u_o[i].a_address = tl_t_o.a_address;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign tl_u_o[i].a_mask    = tl_t_o.a_mask;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign tl_u_o[i].a_data    = tl_t_o.a_data;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign tl_u_o[i].a_user    = tl_t_o.a_user;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  tlul_pkg::tl_d2h_t tl_t_p ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // for the returning reqready, only look at the slave we're addressing</pre>
<pre style="margin:0; padding:0 ">  logic hfifo_reqready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    hfifo_reqready = tl_u_i[N].a_ready; // default to error</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    for (int idx = 0 ; idx < N ; idx++) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      //if (dev_select_outstanding == NWD'(idx)) hfifo_reqready = tl_u_i[idx].a_ready;</pre>
<pre style="margin:0; padding:0 ">      if (dev_select_t == NWD'(idx)) hfifo_reqready = tl_u_i[idx].a_ready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">    if (hold_all_requests) hfifo_reqready = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 ">  // Adding a_valid as a qualifier. This prevents the a_ready from having unknown value</pre>
<pre style="margin:0; padding:0 ">  // when the address is unknown and the Host TL-UL FIFO is bypass mode.</pre>
<pre style="margin:0; padding:0 ">  assign tl_t_i.a_ready = tl_t_o.a_valid & hfifo_reqready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    tl_t_p = tl_u_i[N];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    for (int idx = 0 ; idx < N ; idx++) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      if (dev_select_outstanding == NWD'(idx)) tl_t_p = tl_u_i[idx];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 ">  assign tl_t_i.d_valid  = tl_t_p.d_valid ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_t_i.d_opcode = tl_t_p.d_opcode;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_t_i.d_param  = tl_t_p.d_param ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_t_i.d_size   = tl_t_p.d_size  ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_t_i.d_source = tl_t_p.d_source;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_t_i.d_sink   = tl_t_p.d_sink  ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_t_i.d_data   = tl_t_p.d_data  ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_t_i.d_user   = tl_t_p.d_user  ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_t_i.d_error  = tl_t_p.d_error ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // accept responses from devices when selected if upstream is accepting</pre>
<pre style="margin:0; padding:0 ">  for (genvar i = 0 ; i < N+1 ; i++) begin : gen_u_o_d_ready</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign tl_u_o[i].d_ready = tl_t_o.d_ready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // finally instantiate all device FIFOs and the error responder</pre>
<pre style="margin:0; padding:0 ">  for (genvar i = 0 ; i < N ; i++) begin : gen_dfifo</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    tlul_fifo_sync #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .ReqPass(DReqPass[i]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .RspPass(DRspPass[i]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .ReqDepth(DReqDepth[i*4+:4]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .RspDepth(DRspDepth[i*4+:4])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ) fifo_d (</pre>
<pre id="id187" style="background-color: #FFB6C1; margin:0; padding:0 ">      .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .tl_h_i      (tl_u_o[i]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .tl_h_o      (tl_u_i[i]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .tl_d_o      (tl_d_o[i]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .tl_d_i      (tl_d_i[i]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .spare_req_i (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .spare_req_o (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .spare_rsp_i (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      .spare_rsp_o ());</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  assign tl_u_o[N].a_valid     = tl_t_o.a_valid &</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                 (dev_select_t == NWD'(N)) &</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                                 ~hold_all_requests;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_u_o[N].a_opcode    = tl_t_o.a_opcode;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_u_o[N].a_param     = tl_t_o.a_param;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_u_o[N].a_size      = tl_t_o.a_size;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_u_o[N].a_source    = tl_t_o.a_source;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_u_o[N].a_address   = tl_t_o.a_address;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_u_o[N].a_mask      = tl_t_o.a_mask;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_u_o[N].a_data      = tl_t_o.a_data;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_u_o[N].a_user      = tl_t_o.a_user;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_err_resp err_resp (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i     (tl_u_o[N]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o     (tl_u_i[N]));</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
