The tx.v , rx.v and top.v are all verilog files and contains design for a UART .

The Design.sv is updated UART design with added interface for testing .
The testbench.sv contains code for verification of the UART using layered testbench appoarch
