#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb739689d90 .scope module, "testbench" "testbench" 2 26;
 .timescale 0 0;
v0x7fb7396b5890_0 .net "ALUOut_E", 31 0, v0x7fb7396a54f0_0;  1 drivers
v0x7fb7396b5980_0 .net "ALUOut_M", 31 0, v0x7fb7396a5dc0_0;  1 drivers
v0x7fb7396b5a10_0 .net "ALUOut_W", 31 0, v0x7fb7396a92c0_0;  1 drivers
v0x7fb7396b5ae0_0 .net "And_Input1", 31 0, v0x7fb7396a9d40_0;  1 drivers
v0x7fb7396b5bb0_0 .net "And_Input2", 31 0, v0x7fb7396aa2b0_0;  1 drivers
v0x7fb7396b5cc0_0 .net "BranchD", 0 0, v0x7fb7396adbb0_0;  1 drivers
v0x7fb7396b5d90_0 .net "BranchOp", 2 0, v0x7fb7396adc60_0;  1 drivers
v0x7fb7396b5e60_0 .net "EX_D", 6 0, v0x7fb7396add10_0;  1 drivers
v0x7fb7396b5f30_0 .net "EX_E", 6 0, v0x7fb7396a6bd0_0;  1 drivers
v0x7fb7396b6040_0 .net "EqualD", 0 0, v0x7fb7396ace60_0;  1 drivers
v0x7fb7396b60d0_0 .net "FlushE", 0 0, v0x7fb7396af430_0;  1 drivers
v0x7fb7396b61a0_0 .net "ForwardAD", 0 0, v0x7fb7396af4f0_0;  1 drivers
v0x7fb7396b6270_0 .net "ForwardAE", 1 0, v0x7fb7396af5a0_0;  1 drivers
v0x7fb7396b6340_0 .net "ForwardBD", 0 0, v0x7fb7396af670_0;  1 drivers
v0x7fb7396b6410_0 .net "ForwardBE", 1 0, v0x7fb7396af720_0;  1 drivers
v0x7fb7396b64e0_0 .net "MEM_D", 1 0, v0x7fb7396ade90_0;  1 drivers
v0x7fb7396b65b0_0 .net "MEM_E", 1 0, v0x7fb7396a6d80_0;  1 drivers
v0x7fb7396b6740_0 .net "MEM_M", 1 0, v0x7fb7396a5fc0_0;  1 drivers
v0x7fb7396b67d0_0 .net "Next_PC", 31 0, v0x7fb7396b1d70_0;  1 drivers
v0x7fb7396b6860_0 .net "PCBranch_D", 31 0, v0x7fb7396ac4f0_0;  1 drivers
v0x7fb7396b68f0_0 .net "PCPlus4_D", 31 0, v0x7fb7396a81e0_0;  1 drivers
v0x7fb7396b6980_0 .net "PCPlus4_F", 31 0, L_0x7fb7396ba0c0;  1 drivers
L_0x10fec9008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x10fe97de8 .resolv tri, v0x7fb7396ac8e0_0, L_0x10fec9008;
v0x7fb7396b6a10_0 .net8 "PCSrc_D", 0 0, RS_0x10fe97de8;  2 drivers
v0x7fb7396b6b20_0 .net "PC_D", 31 0, v0x7fb7396a8050_0;  1 drivers
v0x7fb7396b6bb0_0 .net "PC_F", 31 0, v0x7fb7396aa8d0_0;  1 drivers
v0x7fb7396b6cc0_0 .net "RD1_D", 31 0, v0x7fb7396b3740_0;  1 drivers
v0x7fb7396b6d50_0 .net "RD1_E", 31 0, v0x7fb7396a6f00_0;  1 drivers
v0x7fb7396b6de0_0 .net "RD2_D", 31 0, v0x7fb7396b37d0_0;  1 drivers
v0x7fb7396b6e70_0 .net "RD2_E", 31 0, v0x7fb7396a7060_0;  1 drivers
v0x7fb7396b6f00_0 .net "Rd_E", 4 0, v0x7fb7396a7240_0;  1 drivers
v0x7fb7396b6fd0_0 .net "Result_W", 31 0, v0x7fb7396b2320_0;  1 drivers
v0x7fb7396b70e0_0 .net "Rs_E", 4 0, v0x7fb7396a73a0_0;  1 drivers
v0x7fb7396b7170_0 .net "Rt_E", 4 0, v0x7fb7396a7500_0;  1 drivers
v0x7fb7396b6640_0 .net "SrcAE", 31 0, v0x7fb7396ab940_0;  1 drivers
v0x7fb7396b7400_0 .net "SrcBE", 31 0, v0x7fb7396ab250_0;  1 drivers
v0x7fb7396b74d0_0 .net "StallD", 0 0, v0x7fb7396b00b0_0;  1 drivers
v0x7fb7396b75a0_0 .net "StallF", 0 0, v0x7fb7396b0140_0;  1 drivers
v0x7fb7396b7670_0 .net "WB_D", 1 0, v0x7fb7396ae2b0_0;  1 drivers
v0x7fb7396b7740_0 .net "WB_E", 1 0, v0x7fb7396a7880_0;  1 drivers
v0x7fb7396b77d0_0 .net "WB_M", 1 0, v0x7fb7396a6160_0;  1 drivers
v0x7fb7396b78a0_0 .net "WB_W", 1 0, v0x7fb7396a95b0_0;  1 drivers
v0x7fb7396b7930_0 .net "WriteData_E", 31 0, v0x7fb7396abfc0_0;  1 drivers
L_0x10fec91b8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7fb7396b79c0_0 .net/2u *"_s20", 31 0, L_0x10fec91b8;  1 drivers
v0x7fb7396b7a50_0 .net "a0", 31 0, L_0x7fb7396ba320;  1 drivers
v0x7fb7396b7ae0_0 .net "branch_mux_out", 31 0, v0x7fb7396ad5c0_0;  1 drivers
v0x7fb7396b7bb0_0 .var "clk", 0 0;
v0x7fb7396b7d40_0 .net "fp", 31 0, L_0x7fb7396ba520;  1 drivers
v0x7fb7396b7dd0_0 .net "instr_D", 31 0, v0x7fb7396a7ed0_0;  1 drivers
v0x7fb7396b7e60_0 .net "instr_F", 31 0, v0x7fb7396b0ff0_0;  1 drivers
v0x7fb7396b7ef0_0 .net "jal_control", 0 0, v0x7fb7396ae400_0;  1 drivers
v0x7fb7396b7fc0_0 .net "jrMux_out", 31 0, v0x7fb7396b17c0_0;  1 drivers
v0x7fb7396b8090_0 .net "jr_control", 0 0, v0x7fb7396ae4a0_0;  1 drivers
v0x7fb7396b8160_0 .net "jump", 0 0, v0x7fb7396adde0_0;  1 drivers
v0x7fb7396b81f0_0 .net "jumpAddr", 31 0, L_0x7fb7396b9a20;  1 drivers
v0x7fb7396b82c0_0 .net "number_instructions", 31 0, v0x7fb7396b11a0_0;  1 drivers
v0x7fb7396b8390_0 .net "print", 0 0, v0x7fb7396b54b0_0;  1 drivers
v0x7fb7396b8460_0 .net "ra", 31 0, L_0x7fb7396ba410;  1 drivers
v0x7fb7396b8530_0 .net "readData_M", 31 0, v0x7fb7396aed10_0;  1 drivers
v0x7fb7396b8600_0 .net "readData_W", 31 0, v0x7fb7396a9420_0;  1 drivers
v0x7fb7396b86d0_0 .net "signImm_D", 31 0, v0x7fb7396b5040_0;  1 drivers
v0x7fb7396b8760_0 .net "signImm_E", 31 0, v0x7fb7396a7660_0;  1 drivers
v0x7fb7396b8830_0 .net "sp", 31 0, L_0x7fb7396ba480;  1 drivers
v0x7fb7396b88c0_0 .net "stat_control", 0 0, v0x7fb7396b5550_0;  1 drivers
v0x7fb7396b8990_0 .net "str", 31 0, L_0x7fb7396ba010;  1 drivers
v0x7fb7396b8a60_0 .net "strAddr", 31 0, v0x7fb7396b2b20_0;  1 drivers
v0x7fb7396b7240_0 .net "syscall_control", 0 0, v0x7fb7396ae540_0;  1 drivers
v0x7fb7396b72d0_0 .net "sysstall", 0 0, v0x7fb7396b0620_0;  1 drivers
v0x7fb7396b8af0_0 .net "v0", 31 0, L_0x7fb7396ba240;  1 drivers
v0x7fb7396b8b80_0 .net "v1", 31 0, L_0x7fb7396ba2b0;  1 drivers
v0x7fb7396b8c10_0 .net "writeData_M", 31 0, v0x7fb7396a62c0_0;  1 drivers
v0x7fb7396b8ce0_0 .net "writeReg_E", 4 0, v0x7fb7396b4690_0;  1 drivers
v0x7fb7396b8d70_0 .net "writeReg_M", 4 0, v0x7fb7396a6480_0;  1 drivers
v0x7fb7396b8e00_0 .net "writeReg_W", 4 0, v0x7fb7396a9710_0;  1 drivers
L_0x7fb7396b8e90 .part v0x7fb7396a6d80_0, 0, 1;
L_0x7fb7396b8f30 .part v0x7fb7396a7880_0, 0, 1;
L_0x7fb7396b8fd0 .part v0x7fb7396a7880_0, 1, 1;
L_0x7fb7396b90f0 .part v0x7fb7396a5fc0_0, 0, 1;
L_0x7fb7396b9190 .part v0x7fb7396a6160_0, 0, 1;
L_0x7fb7396b9230 .part v0x7fb7396a6160_0, 1, 1;
L_0x7fb7396b9350 .part v0x7fb7396a95b0_0, 1, 1;
L_0x7fb7396b9430 .part v0x7fb7396a7ed0_0, 21, 5;
L_0x7fb7396b94d0 .part v0x7fb7396a7ed0_0, 16, 5;
L_0x7fb7396ba5d0 .arith/sum 32, v0x7fb7396a8050_0, L_0x10fec91b8;
L_0x7fb7396ba710 .part v0x7fb7396a7ed0_0, 21, 5;
L_0x7fb7396ba910 .part v0x7fb7396a7ed0_0, 16, 5;
L_0x7fb7396ba9b0 .part v0x7fb7396ae2b0_0, 1, 1;
L_0x7fb7396baa50 .part v0x7fb7396a95b0_0, 1, 1;
L_0x7fb7396baaf0 .part v0x7fb7396a7ed0_0, 21, 5;
L_0x7fb7396bab90 .part v0x7fb7396a7ed0_0, 16, 5;
L_0x7fb7396bac30 .part v0x7fb7396a7ed0_0, 11, 5;
L_0x7fb7396bad60 .part v0x7fb7396a6bd0_0, 6, 1;
L_0x7fb7396bae00 .part v0x7fb7396a6bd0_0, 5, 1;
L_0x7fb7396baf40 .part v0x7fb7396a6bd0_0, 0, 5;
L_0x7fb7396bafe0 .part v0x7fb7396a5fc0_0, 1, 1;
L_0x7fb7396baea0 .part v0x7fb7396a5fc0_0, 0, 1;
L_0x7fb7396bb1b0 .part v0x7fb7396a95b0_0, 0, 1;
S_0x7fb73967cb90 .scope module, "ALU_block" "ALU" 2 221, 3 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg1"
    .port_info 1 /INPUT 32 "reg2"
    .port_info 2 /INPUT 5 "ALUop"
    .port_info 3 /OUTPUT 32 "ALUresult"
v0x7fb739613d10_0 .net "ALUop", 4 0, L_0x7fb7396baf40;  1 drivers
v0x7fb7396a54f0_0 .var "ALUresult", 31 0;
v0x7fb7396a55a0_0 .var "HiLo", 63 0;
v0x7fb7396a5660_0 .var "hi", 31 0;
v0x7fb7396a5710_0 .var "lo", 31 0;
v0x7fb7396a5800_0 .net "reg1", 31 0, v0x7fb7396ab940_0;  alias, 1 drivers
v0x7fb7396a58b0_0 .net "reg2", 31 0, v0x7fb7396ab250_0;  alias, 1 drivers
E_0x7fb73968de80/0 .event edge, v0x7fb739613d10_0, v0x7fb7396a5800_0, v0x7fb7396a58b0_0, v0x7fb7396a5710_0;
E_0x7fb73968de80/1 .event edge, v0x7fb7396a5660_0, v0x7fb7396a55a0_0;
E_0x7fb73968de80 .event/or E_0x7fb73968de80/0, E_0x7fb73968de80/1;
S_0x7fb7396a59a0 .scope module, "ExMem" "EX_MEM" 2 227, 4 4 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "MEM_E"
    .port_info 2 /INPUT 2 "WB_E"
    .port_info 3 /INPUT 32 "ALUOut_E"
    .port_info 4 /INPUT 32 "WriteData_E"
    .port_info 5 /INPUT 5 "WriteReg_E"
    .port_info 6 /OUTPUT 2 "MEM_M"
    .port_info 7 /OUTPUT 2 "WB_M"
    .port_info 8 /OUTPUT 32 "ALUOut_M"
    .port_info 9 /OUTPUT 32 "WriteData_M"
    .port_info 10 /OUTPUT 5 "WriteReg_M"
v0x7fb7396a5d00_0 .net "ALUOut_E", 31 0, v0x7fb7396a54f0_0;  alias, 1 drivers
v0x7fb7396a5dc0_0 .var "ALUOut_M", 31 0;
o0x10fe97248 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb7396a5e60_0 .net "FlushE", 0 0, o0x10fe97248;  0 drivers
v0x7fb7396a5f10_0 .net "MEM_E", 1 0, v0x7fb7396a6d80_0;  alias, 1 drivers
v0x7fb7396a5fc0_0 .var "MEM_M", 1 0;
v0x7fb7396a60b0_0 .net "WB_E", 1 0, v0x7fb7396a7880_0;  alias, 1 drivers
v0x7fb7396a6160_0 .var "WB_M", 1 0;
v0x7fb7396a6210_0 .net "WriteData_E", 31 0, v0x7fb7396abfc0_0;  alias, 1 drivers
v0x7fb7396a62c0_0 .var "WriteData_M", 31 0;
v0x7fb7396a63d0_0 .net "WriteReg_E", 4 0, v0x7fb7396b4690_0;  alias, 1 drivers
v0x7fb7396a6480_0 .var "WriteReg_M", 4 0;
v0x7fb7396a6530_0 .net "clk", 0 0, v0x7fb7396b7bb0_0;  1 drivers
E_0x7fb7396a5cd0 .event posedge, v0x7fb7396a6530_0;
S_0x7fb7396a66e0 .scope module, "IdEx" "ID_EX" 2 203, 5 4 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "FlushE"
    .port_info 3 /INPUT 7 "EX_D"
    .port_info 4 /INPUT 2 "MEM_D"
    .port_info 5 /INPUT 2 "WB_D"
    .port_info 6 /INPUT 5 "Rs_D"
    .port_info 7 /INPUT 5 "Rt_D"
    .port_info 8 /INPUT 5 "Rd_D"
    .port_info 9 /INPUT 32 "RD1_D"
    .port_info 10 /INPUT 32 "RD2_D"
    .port_info 11 /INPUT 32 "SignImm_D"
    .port_info 12 /OUTPUT 7 "EX_E"
    .port_info 13 /OUTPUT 2 "MEM_E"
    .port_info 14 /OUTPUT 2 "WB_E"
    .port_info 15 /OUTPUT 5 "Rs_E"
    .port_info 16 /OUTPUT 5 "Rt_E"
    .port_info 17 /OUTPUT 5 "Rd_E"
    .port_info 18 /OUTPUT 32 "RD1_E"
    .port_info 19 /OUTPUT 32 "RD2_E"
    .port_info 20 /OUTPUT 32 "SignImm_E"
v0x7fb7396a6b40_0 .net "EX_D", 6 0, v0x7fb7396add10_0;  alias, 1 drivers
v0x7fb7396a6bd0_0 .var "EX_E", 6 0;
v0x7fb7396a6c60_0 .net "FlushE", 0 0, v0x7fb7396af430_0;  alias, 1 drivers
v0x7fb7396a6cf0_0 .net "MEM_D", 1 0, v0x7fb7396ade90_0;  alias, 1 drivers
v0x7fb7396a6d80_0 .var "MEM_E", 1 0;
v0x7fb7396a6e60_0 .net "RD1_D", 31 0, v0x7fb7396b3740_0;  alias, 1 drivers
v0x7fb7396a6f00_0 .var "RD1_E", 31 0;
v0x7fb7396a6fb0_0 .net "RD2_D", 31 0, v0x7fb7396b37d0_0;  alias, 1 drivers
v0x7fb7396a7060_0 .var "RD2_E", 31 0;
v0x7fb7396a7190_0 .net "Rd_D", 4 0, L_0x7fb7396bac30;  1 drivers
v0x7fb7396a7240_0 .var "Rd_E", 4 0;
v0x7fb7396a72f0_0 .net "Rs_D", 4 0, L_0x7fb7396baaf0;  1 drivers
v0x7fb7396a73a0_0 .var "Rs_E", 4 0;
v0x7fb7396a7450_0 .net "Rt_D", 4 0, L_0x7fb7396bab90;  1 drivers
v0x7fb7396a7500_0 .var "Rt_E", 4 0;
v0x7fb7396a75b0_0 .net "SignImm_D", 31 0, v0x7fb7396b5040_0;  alias, 1 drivers
v0x7fb7396a7660_0 .var "SignImm_E", 31 0;
v0x7fb7396a77f0_0 .net "WB_D", 1 0, v0x7fb7396ae2b0_0;  alias, 1 drivers
v0x7fb7396a7880_0 .var "WB_E", 1 0;
v0x7fb7396a7940_0 .net "clk", 0 0, v0x7fb7396b7bb0_0;  alias, 1 drivers
v0x7fb7396a79d0_0 .net "jump", 0 0, v0x7fb7396adde0_0;  alias, 1 drivers
S_0x7fb7396a7bf0 .scope module, "IfId" "IF_ID" 2 165, 6 4 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "StallD"
    .port_info 2 /INPUT 1 "PCSrcD"
    .port_info 3 /INPUT 32 "PC_F"
    .port_info 4 /INPUT 32 "Instr_F"
    .port_info 5 /INPUT 32 "PC_Plus4_F"
    .port_info 6 /OUTPUT 32 "PC_D"
    .port_info 7 /OUTPUT 32 "Instr_D"
    .port_info 8 /OUTPUT 32 "PC_Plus4_D"
v0x7fb7396a7ed0_0 .var "Instr_D", 31 0;
v0x7fb7396a7f90_0 .net "Instr_F", 31 0, v0x7fb7396b0ff0_0;  alias, 1 drivers
v0x7fb7396a68a0_0 .net8 "PCSrcD", 0 0, RS_0x10fe97de8;  alias, 2 drivers
v0x7fb7396a8050_0 .var "PC_D", 31 0;
v0x7fb7396a80f0_0 .net "PC_F", 31 0, v0x7fb7396aa8d0_0;  alias, 1 drivers
v0x7fb7396a81e0_0 .var "PC_Plus4_D", 31 0;
v0x7fb7396a8290_0 .net "PC_Plus4_F", 31 0, L_0x7fb7396ba0c0;  alias, 1 drivers
v0x7fb7396a8340_0 .net "StallD", 0 0, v0x7fb7396b00b0_0;  alias, 1 drivers
v0x7fb7396a83e0_0 .net "clk", 0 0, v0x7fb7396b7bb0_0;  alias, 1 drivers
S_0x7fb7396a85b0 .scope module, "JumpAddr_block" "Get_Jump_Addr" 2 141, 7 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
v0x7fb7396a87a0_0 .net "PCplus4", 31 0, v0x7fb7396a81e0_0;  alias, 1 drivers
v0x7fb7396a8850_0 .net *"_s1", 3 0, L_0x7fb7396b95c0;  1 drivers
v0x7fb7396a88f0_0 .net *"_s10", 29 0, L_0x7fb7396b9900;  1 drivers
L_0x10fec9098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb7396a89b0_0 .net *"_s15", 1 0, L_0x10fec9098;  1 drivers
v0x7fb7396a8a60_0 .net *"_s3", 25 0, L_0x7fb7396b96e0;  1 drivers
v0x7fb7396a8b50_0 .net *"_s4", 25 0, L_0x7fb7396b9820;  1 drivers
v0x7fb7396a8c00_0 .net *"_s6", 23 0, L_0x7fb7396b9780;  1 drivers
L_0x10fec9050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb7396a8cb0_0 .net *"_s8", 1 0, L_0x10fec9050;  1 drivers
v0x7fb7396a8d60_0 .net "instr", 31 0, v0x7fb7396a7ed0_0;  alias, 1 drivers
v0x7fb7396a8e90_0 .net "jumpAddr", 31 0, L_0x7fb7396b9a20;  alias, 1 drivers
L_0x7fb7396b95c0 .part v0x7fb7396a81e0_0, 28, 4;
L_0x7fb7396b96e0 .part v0x7fb7396a7ed0_0, 0, 26;
L_0x7fb7396b9780 .part L_0x7fb7396b96e0, 0, 24;
L_0x7fb7396b9820 .concat [ 2 24 0 0], L_0x10fec9050, L_0x7fb7396b9780;
L_0x7fb7396b9900 .concat [ 26 4 0 0], L_0x7fb7396b9820, L_0x7fb7396b95c0;
L_0x7fb7396b9a20 .concat [ 30 2 0 0], L_0x7fb7396b9900, L_0x10fec9098;
S_0x7fb7396a8f30 .scope module, "MemWb" "MEM_WB" 2 239, 8 4 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "WB_M"
    .port_info 2 /INPUT 32 "ReadData_M"
    .port_info 3 /INPUT 32 "ALUOut_M"
    .port_info 4 /INPUT 5 "WriteReg_M"
    .port_info 5 /OUTPUT 2 "WB_W"
    .port_info 6 /OUTPUT 32 "ReadData_W"
    .port_info 7 /OUTPUT 32 "ALUOut_W"
    .port_info 8 /OUTPUT 5 "WriteReg_W"
v0x7fb7396a9210_0 .net "ALUOut_M", 31 0, v0x7fb7396a5dc0_0;  alias, 1 drivers
v0x7fb7396a92c0_0 .var "ALUOut_W", 31 0;
v0x7fb7396a9360_0 .net "ReadData_M", 31 0, v0x7fb7396aed10_0;  alias, 1 drivers
v0x7fb7396a9420_0 .var "ReadData_W", 31 0;
v0x7fb7396a94d0_0 .net "WB_M", 1 0, v0x7fb7396a6160_0;  alias, 1 drivers
v0x7fb7396a95b0_0 .var "WB_W", 1 0;
v0x7fb7396a9650_0 .net "WriteReg_M", 4 0, v0x7fb7396a6480_0;  alias, 1 drivers
v0x7fb7396a9710_0 .var "WriteReg_W", 4 0;
v0x7fb7396a97b0_0 .net "clk", 0 0, v0x7fb7396b7bb0_0;  alias, 1 drivers
S_0x7fb7396a99a0 .scope module, "MuxRD1" "Mux_2_1_32bit" 2 177, 9 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fb7396a9bb0_0 .net "mux_in_0", 31 0, v0x7fb7396b3740_0;  alias, 1 drivers
v0x7fb7396a9c70_0 .net "mux_in_1", 31 0, v0x7fb7396a5dc0_0;  alias, 1 drivers
v0x7fb7396a9d40_0 .var "mux_out", 31 0;
v0x7fb7396a9de0_0 .net "select", 0 0, v0x7fb7396af4f0_0;  alias, 1 drivers
E_0x7fb7396a9b60 .event edge, v0x7fb7396a9de0_0, v0x7fb7396a6e60_0, v0x7fb7396a5dc0_0;
S_0x7fb7396a9ee0 .scope module, "MuxRD2" "Mux_2_1_32bit" 2 180, 9 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fb7396aa150_0 .net "mux_in_0", 31 0, v0x7fb7396b37d0_0;  alias, 1 drivers
v0x7fb7396aa220_0 .net "mux_in_1", 31 0, v0x7fb7396a5dc0_0;  alias, 1 drivers
v0x7fb7396aa2b0_0 .var "mux_out", 31 0;
v0x7fb7396aa370_0 .net "select", 0 0, v0x7fb7396af670_0;  alias, 1 drivers
E_0x7fb7396aa0f0 .event edge, v0x7fb7396aa370_0, v0x7fb7396a6fb0_0, v0x7fb7396a5dc0_0;
S_0x7fb7396aa470 .scope module, "PC_block" "PC" 2 153, 10 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "StallF"
    .port_info 2 /INPUT 32 "nextPC"
    .port_info 3 /OUTPUT 32 "currPC"
v0x7fb7396aa700_0 .net "StallF", 0 0, v0x7fb7396b0140_0;  alias, 1 drivers
v0x7fb7396aa7b0_0 .net "clk", 0 0, v0x7fb7396b7bb0_0;  alias, 1 drivers
v0x7fb7396aa8d0_0 .var "currPC", 31 0;
v0x7fb7396aa960_0 .net "nextPC", 31 0, v0x7fb7396b1d70_0;  alias, 1 drivers
S_0x7fb7396aaa10 .scope module, "PCadd4" "Add4" 2 159, 11 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0x7fb7396aac00_0 .net "PCplus4", 31 0, L_0x7fb7396ba0c0;  alias, 1 drivers
L_0x10fec9170 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fb7396aacb0_0 .net/2u *"_s0", 31 0, L_0x10fec9170;  1 drivers
v0x7fb7396aad50_0 .net "currPC", 31 0, v0x7fb7396aa8d0_0;  alias, 1 drivers
L_0x7fb7396ba0c0 .arith/sum 32, v0x7fb7396aa8d0_0, L_0x10fec9170;
S_0x7fb7396aae70 .scope module, "aluMux" "Mux_2_1_32bit" 2 218, 9 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fb7396ab0d0_0 .net "mux_in_0", 31 0, v0x7fb7396abfc0_0;  alias, 1 drivers
v0x7fb7396ab1a0_0 .net "mux_in_1", 31 0, v0x7fb7396a7660_0;  alias, 1 drivers
v0x7fb7396ab250_0 .var "mux_out", 31 0;
v0x7fb7396ab320_0 .net "select", 0 0, L_0x7fb7396bae00;  1 drivers
E_0x7fb7396ab080 .event edge, v0x7fb7396ab320_0, v0x7fb7396a6210_0, v0x7fb7396a7660_0;
S_0x7fb7396ab400 .scope module, "aluSrcAMux" "Mux_3_1_32bit" 2 212, 9 31 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /INPUT 32 "mux_in_2"
    .port_info 4 /OUTPUT 32 "mux_out"
v0x7fb7396ab6a0_0 .net "mux_in_0", 31 0, v0x7fb7396a6f00_0;  alias, 1 drivers
v0x7fb7396ab770_0 .net "mux_in_1", 31 0, v0x7fb7396b2320_0;  alias, 1 drivers
v0x7fb7396ab810_0 .net "mux_in_2", 31 0, v0x7fb7396a5dc0_0;  alias, 1 drivers
v0x7fb7396ab940_0 .var "mux_out", 31 0;
v0x7fb7396aba00_0 .net "select", 1 0, v0x7fb7396af5a0_0;  alias, 1 drivers
E_0x7fb7396ab660 .event edge, v0x7fb7396aba00_0, v0x7fb7396a6f00_0, v0x7fb7396ab770_0, v0x7fb7396a5dc0_0;
S_0x7fb7396abb20 .scope module, "aluSrcBMux" "Mux_3_1_32bit" 2 215, 9 31 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /INPUT 32 "mux_in_2"
    .port_info 4 /OUTPUT 32 "mux_out"
v0x7fb7396abda0_0 .net "mux_in_0", 31 0, v0x7fb7396a7060_0;  alias, 1 drivers
v0x7fb7396abe60_0 .net "mux_in_1", 31 0, v0x7fb7396b2320_0;  alias, 1 drivers
v0x7fb7396abf10_0 .net "mux_in_2", 31 0, v0x7fb7396a5dc0_0;  alias, 1 drivers
v0x7fb7396abfc0_0 .var "mux_out", 31 0;
v0x7fb7396ac090_0 .net "select", 1 0, v0x7fb7396af720_0;  alias, 1 drivers
E_0x7fb7396abd50 .event edge, v0x7fb7396ac090_0, v0x7fb7396a7060_0, v0x7fb7396ab770_0, v0x7fb7396a5dc0_0;
S_0x7fb7396ac1e0 .scope module, "branchAdder" "Adder" 2 192, 11 19 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_Plus4"
    .port_info 1 /INPUT 32 "signExtendedImmediate"
    .port_info 2 /OUTPUT 32 "out"
v0x7fb7396ac400_0 .net "PC_Plus4", 31 0, v0x7fb7396a81e0_0;  alias, 1 drivers
v0x7fb7396ac4f0_0 .var "out", 31 0;
v0x7fb7396ac590_0 .net "signExtendedImmediate", 31 0, v0x7fb7396b5040_0;  alias, 1 drivers
E_0x7fb7396ab5b0 .event edge, v0x7fb7396a81e0_0, v0x7fb7396a75b0_0;
S_0x7fb7396ac690 .scope module, "branchAnd" "And_Gate" 2 186, 12 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "and_out"
v0x7fb7396ac8e0_0 .var "and_out", 0 0;
v0x7fb7396ac9a0_0 .net "branch", 0 0, v0x7fb7396adbb0_0;  alias, 1 drivers
v0x7fb7396aca30_0 .net "zero", 0 0, v0x7fb7396ace60_0;  alias, 1 drivers
E_0x7fb7396ac890 .event edge, v0x7fb7396ac9a0_0, v0x7fb7396aca30_0;
S_0x7fb7396acb30 .scope module, "branchControl" "Branch_Control" 2 183, 13 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "BranchOp"
    .port_info 1 /INPUT 32 "input1"
    .port_info 2 /INPUT 32 "input2"
    .port_info 3 /OUTPUT 1 "equalD"
v0x7fb7396acda0_0 .net "BranchOp", 2 0, v0x7fb7396adc60_0;  alias, 1 drivers
v0x7fb7396ace60_0 .var "equalD", 0 0;
v0x7fb7396acf20_0 .net "input1", 31 0, v0x7fb7396a9d40_0;  alias, 1 drivers
v0x7fb7396acff0_0 .net "input2", 31 0, v0x7fb7396aa2b0_0;  alias, 1 drivers
E_0x7fb7396acd40 .event edge, v0x7fb7396acda0_0, v0x7fb7396a9d40_0, v0x7fb7396aa2b0_0;
S_0x7fb7396ad0d0 .scope module, "branchMux" "Mux_2_1_32bit" 2 147, 9 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fb7396ad440_0 .net "mux_in_0", 31 0, L_0x7fb7396ba0c0;  alias, 1 drivers
v0x7fb7396ad530_0 .net "mux_in_1", 31 0, v0x7fb7396ac4f0_0;  alias, 1 drivers
v0x7fb7396ad5c0_0 .var "mux_out", 31 0;
v0x7fb7396ad650_0 .net8 "select", 0 0, RS_0x10fe97de8;  alias, 2 drivers
E_0x7fb7396ad3e0 .event edge, v0x7fb7396a68a0_0, v0x7fb7396a8290_0, v0x7fb7396ac4f0_0;
S_0x7fb7396ad710 .scope module, "control_block" "Control" 2 171, 14 7 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 7 "EX_D"
    .port_info 2 /OUTPUT 2 "MEM_D"
    .port_info 3 /OUTPUT 2 "WB_D"
    .port_info 4 /OUTPUT 1 "Jump"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /OUTPUT 1 "syscall_control"
    .port_info 7 /OUTPUT 1 "jr_control"
    .port_info 8 /OUTPUT 1 "jal_control"
    .port_info 9 /OUTPUT 3 "BranchOp"
v0x7fb7396ada50_0 .var "ALUop", 4 0;
v0x7fb7396adb10_0 .var "ALUsrc", 0 0;
v0x7fb7396adbb0_0 .var "Branch", 0 0;
v0x7fb7396adc60_0 .var "BranchOp", 2 0;
v0x7fb7396add10_0 .var "EX_D", 6 0;
v0x7fb7396adde0_0 .var "Jump", 0 0;
v0x7fb7396ade90_0 .var "MEM_D", 1 0;
v0x7fb7396adf40_0 .var "MemRead", 0 0;
v0x7fb7396adfd0_0 .var "MemToReg", 0 0;
v0x7fb7396ae0e0_0 .var "MemWrite", 0 0;
v0x7fb7396ae170_0 .var "RegDst", 0 0;
v0x7fb7396ae210_0 .var "RegWrite", 0 0;
v0x7fb7396ae2b0_0 .var "WB_D", 1 0;
v0x7fb7396ae370_0 .net "instr", 31 0, v0x7fb7396a7ed0_0;  alias, 1 drivers
v0x7fb7396ae400_0 .var "jal_control", 0 0;
v0x7fb7396ae4a0_0 .var "jr_control", 0 0;
v0x7fb7396ae540_0 .var "syscall_control", 0 0;
E_0x7fb7396ada00 .event edge, v0x7fb7396a7ed0_0;
S_0x7fb7396ae7b0 .scope module, "dataMem" "Data_Memory" 2 233, 15 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
v0x7fb7396ae9a0_0 .net "address", 31 0, v0x7fb7396a5dc0_0;  alias, 1 drivers
v0x7fb7396aea50_0 .net "clk", 0 0, v0x7fb7396b7bb0_0;  alias, 1 drivers
v0x7fb7396aeaf0_0 .net "memRead", 0 0, L_0x7fb7396baea0;  1 drivers
v0x7fb7396aeba0_0 .net "memWrite", 0 0, L_0x7fb7396bafe0;  1 drivers
v0x7fb7396aec30 .array "memory", 536868863 536870911, 31 0;
v0x7fb7396aed10_0 .var "readData", 31 0;
v0x7fb7396aedb0_0 .net "writeData", 31 0, v0x7fb7396a62c0_0;  alias, 1 drivers
E_0x7fb7396ae090 .event negedge, v0x7fb7396a6530_0;
S_0x7fb7396aeee0 .scope module, "hazard" "Hazard_Unit" 2 135, 16 4 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sycall_control"
    .port_info 1 /INPUT 1 "PCSrc_D"
    .port_info 2 /INPUT 1 "MemReadE"
    .port_info 3 /INPUT 1 "MemtoRegE"
    .port_info 4 /INPUT 1 "RegWriteE"
    .port_info 5 /INPUT 1 "MemReadM"
    .port_info 6 /INPUT 1 "MemtoRegM"
    .port_info 7 /INPUT 1 "RegWriteM"
    .port_info 8 /INPUT 1 "RegWriteW"
    .port_info 9 /INPUT 5 "RsD"
    .port_info 10 /INPUT 5 "RtD"
    .port_info 11 /INPUT 5 "RsE"
    .port_info 12 /INPUT 5 "RtE"
    .port_info 13 /INPUT 5 "WriteRegE"
    .port_info 14 /INPUT 5 "WriteRegM"
    .port_info 15 /INPUT 5 "WriteRegW"
    .port_info 16 /OUTPUT 1 "StallF"
    .port_info 17 /OUTPUT 1 "StallD"
    .port_info 18 /OUTPUT 1 "FlushE"
    .port_info 19 /OUTPUT 1 "ForwardAD"
    .port_info 20 /OUTPUT 1 "ForwardBD"
    .port_info 21 /OUTPUT 2 "ForwardAE"
    .port_info 22 /OUTPUT 2 "ForwardBE"
    .port_info 23 /OUTPUT 1 "sysstall"
v0x7fb7396af430_0 .var "FlushE", 0 0;
v0x7fb7396af4f0_0 .var "ForwardAD", 0 0;
v0x7fb7396af5a0_0 .var "ForwardAE", 1 0;
v0x7fb7396af670_0 .var "ForwardBD", 0 0;
v0x7fb7396af720_0 .var "ForwardBE", 1 0;
v0x7fb7396af7f0_0 .net "MemReadE", 0 0, L_0x7fb7396b8e90;  1 drivers
v0x7fb7396af880_0 .net "MemReadM", 0 0, L_0x7fb7396b90f0;  1 drivers
v0x7fb7396af910_0 .net "MemtoRegE", 0 0, L_0x7fb7396b8f30;  1 drivers
v0x7fb7396af9a0_0 .net "MemtoRegM", 0 0, L_0x7fb7396b9190;  1 drivers
v0x7fb7396afab0_0 .net8 "PCSrc_D", 0 0, RS_0x10fe97de8;  alias, 2 drivers
v0x7fb7396afb40_0 .net "RegWriteE", 0 0, L_0x7fb7396b8fd0;  1 drivers
v0x7fb7396afbe0_0 .net "RegWriteM", 0 0, L_0x7fb7396b9230;  1 drivers
v0x7fb7396afc80_0 .net "RegWriteW", 0 0, L_0x7fb7396b9350;  1 drivers
v0x7fb7396afd20_0 .net "RsD", 4 0, L_0x7fb7396b9430;  1 drivers
v0x7fb7396afdd0_0 .net "RsE", 4 0, v0x7fb7396a73a0_0;  alias, 1 drivers
v0x7fb7396afe90_0 .net "RtD", 4 0, L_0x7fb7396b94d0;  1 drivers
v0x7fb7396aff20_0 .net "RtE", 4 0, v0x7fb7396a7500_0;  alias, 1 drivers
v0x7fb7396b00b0_0 .var "StallD", 0 0;
v0x7fb7396b0140_0 .var "StallF", 0 0;
v0x7fb7396b01d0_0 .net "WriteRegE", 4 0, v0x7fb7396b4690_0;  alias, 1 drivers
v0x7fb7396b0260_0 .net "WriteRegM", 4 0, v0x7fb7396a6480_0;  alias, 1 drivers
v0x7fb7396b0330_0 .net "WriteRegW", 4 0, v0x7fb7396a9710_0;  alias, 1 drivers
v0x7fb7396b03c0_0 .var "branchstall", 0 0;
o0x10fe99768 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb7396b0450_0 .net "jump", 0 0, o0x10fe99768;  0 drivers
v0x7fb7396b04e0_0 .var "lwstall", 0 0;
v0x7fb7396b0570_0 .net "sycall_control", 0 0, v0x7fb7396ae540_0;  alias, 1 drivers
v0x7fb7396b0620_0 .var "sysstall", 0 0;
E_0x7fb7396ae060/0 .event edge, v0x7fb7396afd20_0, v0x7fb7396a7500_0, v0x7fb7396afe90_0, v0x7fb7396af910_0;
E_0x7fb7396ae060/1 .event edge, v0x7fb7396a68a0_0, v0x7fb7396afb40_0, v0x7fb7396a63d0_0, v0x7fb7396af9a0_0;
E_0x7fb7396ae060/2 .event edge, v0x7fb7396a6480_0, v0x7fb7396ae540_0, v0x7fb7396afbe0_0, v0x7fb7396afc80_0;
E_0x7fb7396ae060/3 .event edge, v0x7fb7396a9710_0, v0x7fb7396b04e0_0, v0x7fb7396b03c0_0, v0x7fb7396b0620_0;
E_0x7fb7396ae060/4 .event edge, v0x7fb7396aa700_0, v0x7fb7396a73a0_0;
E_0x7fb7396ae060 .event/or E_0x7fb7396ae060/0, E_0x7fb7396ae060/1, E_0x7fb7396ae060/2, E_0x7fb7396ae060/3, E_0x7fb7396ae060/4;
S_0x7fb7396b08e0 .scope module, "instructionMemory" "Instruction_Memory" 2 156, 17 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /INPUT 32 "strAddr"
    .port_info 2 /OUTPUT 32 "instr"
    .port_info 3 /OUTPUT 32 "number_instructions"
    .port_info 4 /OUTPUT 32 "str"
L_0x7fb7396ba010 .functor BUFZ 32, L_0x7fb7396b9b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb7396b0b90_0 .net *"_s0", 31 0, L_0x7fb7396b9b40;  1 drivers
v0x7fb7396b0c50_0 .net *"_s10", 31 0, L_0x7fb7396b9e90;  1 drivers
v0x7fb7396af0a0_0 .net *"_s2", 31 0, L_0x7fb7396b9cc0;  1 drivers
v0x7fb7396b0d00_0 .net *"_s4", 29 0, L_0x7fb7396b9be0;  1 drivers
L_0x10fec90e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb7396b0db0_0 .net *"_s6", 1 0, L_0x10fec90e0;  1 drivers
L_0x10fec9128 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb7396b0ea0_0 .net/2s *"_s8", 31 0, L_0x10fec9128;  1 drivers
v0x7fb7396b0f50_0 .net "currPC", 31 0, v0x7fb7396aa8d0_0;  alias, 1 drivers
v0x7fb7396b0ff0_0 .var "instr", 31 0;
v0x7fb7396b1090 .array "mem", 1048832 1048576, 31 0;
v0x7fb7396b11a0_0 .var "number_instructions", 31 0;
v0x7fb7396b1250_0 .net "str", 31 0, L_0x7fb7396ba010;  alias, 1 drivers
v0x7fb7396b1300_0 .net "strAddr", 31 0, v0x7fb7396b2b20_0;  alias, 1 drivers
E_0x7fb7396b0b40 .event edge, v0x7fb7396a80f0_0;
L_0x7fb7396b9b40 .array/port v0x7fb7396b1090, L_0x7fb7396b9e90;
L_0x7fb7396b9be0 .part v0x7fb7396b2b20_0, 2, 30;
L_0x7fb7396b9cc0 .concat [ 30 2 0 0], L_0x7fb7396b9be0, L_0x10fec90e0;
L_0x7fb7396b9e90 .arith/sub 32, L_0x7fb7396b9cc0, L_0x10fec9128;
S_0x7fb7396b1430 .scope module, "jrMux" "Mux_2_1_32bit" 2 144, 9 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fb7396b1660_0 .net "mux_in_0", 31 0, L_0x7fb7396b9a20;  alias, 1 drivers
v0x7fb7396b1720_0 .net "mux_in_1", 31 0, L_0x7fb7396ba410;  alias, 1 drivers
v0x7fb7396b17c0_0 .var "mux_out", 31 0;
v0x7fb7396b1880_0 .net "select", 0 0, v0x7fb7396ae4a0_0;  alias, 1 drivers
E_0x7fb7396b0a90 .event edge, v0x7fb7396ae4a0_0, v0x7fb7396a8e90_0, v0x7fb7396b1720_0;
S_0x7fb7396b1980 .scope module, "jumpMux" "Mux_2_1_32bit" 2 150, 9 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fb7396b1bf0_0 .net "mux_in_0", 31 0, v0x7fb7396ad5c0_0;  alias, 1 drivers
v0x7fb7396b1cc0_0 .net "mux_in_1", 31 0, v0x7fb7396b17c0_0;  alias, 1 drivers
v0x7fb7396b1d70_0 .var "mux_out", 31 0;
v0x7fb7396b1e40_0 .net "select", 0 0, v0x7fb7396adde0_0;  alias, 1 drivers
E_0x7fb7396b1b90 .event edge, v0x7fb7396a79d0_0, v0x7fb7396ad5c0_0, v0x7fb7396b17c0_0;
S_0x7fb7396b1f30 .scope module, "memToRegMux" "Mux_2_1_32bit" 2 245, 9 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fb7396b21a0_0 .net "mux_in_0", 31 0, v0x7fb7396a92c0_0;  alias, 1 drivers
v0x7fb7396b2270_0 .net "mux_in_1", 31 0, v0x7fb7396a9420_0;  alias, 1 drivers
v0x7fb7396b2320_0 .var "mux_out", 31 0;
v0x7fb7396b2410_0 .net "select", 0 0, L_0x7fb7396bb1b0;  1 drivers
E_0x7fb7396b2140 .event edge, v0x7fb7396b2410_0, v0x7fb7396a92c0_0, v0x7fb7396a9420_0;
S_0x7fb7396b24e0 .scope module, "printer" "Printer" 2 198, 18 4 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "str"
    .port_info 1 /INPUT 1 "print"
    .port_info 2 /INPUT 32 "a0"
    .port_info 3 /OUTPUT 32 "strAddr"
v0x7fb7396b2780_0 .net "a0", 31 0, L_0x7fb7396ba320;  alias, 1 drivers
v0x7fb7396b2840_0 .var/i "i", 31 0;
v0x7fb7396b28f0_0 .var "isPrinting", 0 0;
v0x7fb7396b29a0_0 .net "print", 0 0, v0x7fb7396b54b0_0;  alias, 1 drivers
v0x7fb7396b2a40_0 .net "str", 31 0, L_0x7fb7396ba010;  alias, 1 drivers
v0x7fb7396b2b20_0 .var "strAddr", 31 0;
v0x7fb7396b2bd0_0 .var "thisLetter", 7 0;
E_0x7fb7396b26f0 .event edge, v0x7fb7396b1250_0;
E_0x7fb7396b2740 .event posedge, v0x7fb7396b29a0_0;
S_0x7fb7396b2cd0 .scope module, "reg_block" "Registers" 2 174, 19 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal_control"
    .port_info 2 /INPUT 32 "jal_address"
    .port_info 3 /INPUT 5 "readReg1"
    .port_info 4 /INPUT 5 "readReg2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "RegWrite_D"
    .port_info 8 /INPUT 1 "RegWrite_W"
    .port_info 9 /OUTPUT 32 "readData1"
    .port_info 10 /OUTPUT 32 "readData2"
    .port_info 11 /OUTPUT 32 "v0"
    .port_info 12 /OUTPUT 32 "v1"
    .port_info 13 /OUTPUT 32 "a0"
    .port_info 14 /OUTPUT 32 "ra"
    .port_info 15 /OUTPUT 32 "sp"
    .port_info 16 /OUTPUT 32 "fp"
v0x7fb7396b39f0_2 .array/port v0x7fb7396b39f0, 2;
L_0x7fb7396ba240 .functor BUFZ 32, v0x7fb7396b39f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb7396b39f0_3 .array/port v0x7fb7396b39f0, 3;
L_0x7fb7396ba2b0 .functor BUFZ 32, v0x7fb7396b39f0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb7396b39f0_4 .array/port v0x7fb7396b39f0, 4;
L_0x7fb7396ba320 .functor BUFZ 32, v0x7fb7396b39f0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb7396b39f0_31 .array/port v0x7fb7396b39f0, 31;
L_0x7fb7396ba410 .functor BUFZ 32, v0x7fb7396b39f0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb7396b39f0_29 .array/port v0x7fb7396b39f0, 29;
L_0x7fb7396ba480 .functor BUFZ 32, v0x7fb7396b39f0_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb7396b39f0_30 .array/port v0x7fb7396b39f0, 30;
L_0x7fb7396ba520 .functor BUFZ 32, v0x7fb7396b39f0_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb7396b30b0_0 .net "RegWrite_D", 0 0, L_0x7fb7396ba9b0;  1 drivers
v0x7fb7396b3160_0 .net "RegWrite_W", 0 0, L_0x7fb7396baa50;  1 drivers
v0x7fb7396b3200_0 .net "a0", 31 0, L_0x7fb7396ba320;  alias, 1 drivers
v0x7fb7396b32b0_0 .net "clk", 0 0, v0x7fb7396b7bb0_0;  alias, 1 drivers
v0x7fb7396b3340_0 .net "fp", 31 0, L_0x7fb7396ba520;  alias, 1 drivers
v0x7fb7396b3420_0 .var/i "i", 31 0;
v0x7fb7396b34d0_0 .net "jal_address", 31 0, L_0x7fb7396ba5d0;  1 drivers
v0x7fb7396b3580_0 .net "jal_control", 0 0, v0x7fb7396ae400_0;  alias, 1 drivers
v0x7fb7396b3610_0 .net "ra", 31 0, L_0x7fb7396ba410;  alias, 1 drivers
v0x7fb7396b3740_0 .var "readData1", 31 0;
v0x7fb7396b37d0_0 .var "readData2", 31 0;
v0x7fb7396b38b0_0 .net "readReg1", 4 0, L_0x7fb7396ba710;  1 drivers
v0x7fb7396b3940_0 .net "readReg2", 4 0, L_0x7fb7396ba910;  1 drivers
v0x7fb7396b39f0 .array "registers", 31 0, 31 0;
v0x7fb7396b3d90_0 .net "sp", 31 0, L_0x7fb7396ba480;  alias, 1 drivers
v0x7fb7396b3e40_0 .net "v0", 31 0, L_0x7fb7396ba240;  alias, 1 drivers
v0x7fb7396b3ef0_0 .net "v1", 31 0, L_0x7fb7396ba2b0;  alias, 1 drivers
v0x7fb7396b4080_0 .net "writeData", 31 0, v0x7fb7396b2320_0;  alias, 1 drivers
v0x7fb7396b4120_0 .net "writeReg", 4 0, v0x7fb7396a9710_0;  alias, 1 drivers
S_0x7fb7396b4320 .scope module, "registerMux" "Mux_2_1_5bit" 2 209, 9 18 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 5 "mux_in_0"
    .port_info 2 /INPUT 5 "mux_in_1"
    .port_info 3 /OUTPUT 5 "mux_out"
v0x7fb7396b2e80_0 .net "mux_in_0", 4 0, v0x7fb7396a7500_0;  alias, 1 drivers
v0x7fb7396b45f0_0 .net "mux_in_1", 4 0, v0x7fb7396a7240_0;  alias, 1 drivers
v0x7fb7396b4690_0 .var "mux_out", 4 0;
v0x7fb7396b4780_0 .net "select", 0 0, L_0x7fb7396bad60;  1 drivers
E_0x7fb7396b4530 .event edge, v0x7fb7396b4780_0, v0x7fb7396a7500_0, v0x7fb7396a7240_0;
S_0x7fb7396b4850 .scope module, "runStats" "Stats" 2 251, 20 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "stat_control"
    .port_info 2 /INPUT 32 "number_instructions"
v0x7fb7396b4aa0_0 .net "clk", 0 0, v0x7fb7396b7bb0_0;  alias, 1 drivers
v0x7fb7396b4b40_0 .var "number_cycles", 31 0;
v0x7fb7396b4bf0_0 .net "number_instructions", 31 0, v0x7fb7396b11a0_0;  alias, 1 drivers
v0x7fb7396b4cc0_0 .net "stat_control", 0 0, v0x7fb7396b5550_0;  alias, 1 drivers
E_0x7fb7396b4a50 .event edge, v0x7fb7396b4cc0_0;
S_0x7fb7396b4da0 .scope module, "signExtend_block" "Sign_Extend_16_32" 2 189, 21 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "out_value"
v0x7fb7396b4f90_0 .net "instr", 31 0, v0x7fb7396a7ed0_0;  alias, 1 drivers
v0x7fb7396b5040_0 .var "out_value", 31 0;
S_0x7fb7396b5130 .scope module, "testSyscall" "Syscall" 2 195, 22 5 0, S_0x7fb739689d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 1 "sysstall"
    .port_info 2 /INPUT 32 "v0"
    .port_info 3 /INPUT 32 "a0"
    .port_info 4 /OUTPUT 1 "stat_control"
    .port_info 5 /OUTPUT 1 "print"
v0x7fb7396b53d0_0 .net "a0", 31 0, L_0x7fb7396ba320;  alias, 1 drivers
v0x7fb7396b54b0_0 .var "print", 0 0;
v0x7fb7396b5550_0 .var "stat_control", 0 0;
v0x7fb7396b5620_0 .net "syscall_control", 0 0, v0x7fb7396ae540_0;  alias, 1 drivers
v0x7fb7396b56f0_0 .net "sysstall", 0 0, v0x7fb7396b0620_0;  alias, 1 drivers
v0x7fb7396b57c0_0 .net "v0", 31 0, L_0x7fb7396ba240;  alias, 1 drivers
E_0x7fb7396b53a0 .event edge, v0x7fb7396b0620_0, v0x7fb7396ae540_0;
    .scope S_0x7fb7396aeee0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396b0140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396b00b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396af430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396af4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396af670_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb7396af5a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb7396af720_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396b0620_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fb7396aeee0;
T_1 ;
    %wait E_0x7fb7396ae060;
    %load/vec4 v0x7fb7396afd20_0;
    %load/vec4 v0x7fb7396aff20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb7396afe90_0;
    %load/vec4 v0x7fb7396aff20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fb7396af910_0;
    %and;
    %store/vec4 v0x7fb7396b04e0_0, 0, 1;
    %load/vec4 v0x7fb7396afab0_0;
    %load/vec4 v0x7fb7396afb40_0;
    %and;
    %load/vec4 v0x7fb7396b01d0_0;
    %load/vec4 v0x7fb7396afd20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb7396b01d0_0;
    %load/vec4 v0x7fb7396afe90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7fb7396afab0_0;
    %load/vec4 v0x7fb7396af9a0_0;
    %and;
    %load/vec4 v0x7fb7396b0260_0;
    %load/vec4 v0x7fb7396afd20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb7396b0260_0;
    %load/vec4 v0x7fb7396afe90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %store/vec4 v0x7fb7396b03c0_0, 0, 1;
    %load/vec4 v0x7fb7396b0570_0;
    %load/vec4 v0x7fb7396afb40_0;
    %and;
    %load/vec4 v0x7fb7396b01d0_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb7396b01d0_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7fb7396b0570_0;
    %load/vec4 v0x7fb7396afbe0_0;
    %and;
    %load/vec4 v0x7fb7396b0260_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb7396b0260_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %load/vec4 v0x7fb7396b0570_0;
    %load/vec4 v0x7fb7396afc80_0;
    %and;
    %load/vec4 v0x7fb7396b0330_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb7396b0330_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %store/vec4 v0x7fb7396b0620_0, 0, 1;
    %load/vec4 v0x7fb7396b04e0_0;
    %load/vec4 v0x7fb7396b03c0_0;
    %or;
    %load/vec4 v0x7fb7396b0620_0;
    %or;
    %store/vec4 v0x7fb7396b0140_0, 0, 1;
    %load/vec4 v0x7fb7396b0140_0;
    %store/vec4 v0x7fb7396b00b0_0, 0, 1;
    %load/vec4 v0x7fb7396b0140_0;
    %store/vec4 v0x7fb7396af430_0, 0, 1;
    %load/vec4 v0x7fb7396afd20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb7396afd20_0;
    %load/vec4 v0x7fb7396b0260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb7396afbe0_0;
    %and;
    %store/vec4 v0x7fb7396af4f0_0, 0, 1;
    %load/vec4 v0x7fb7396afe90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb7396afe90_0;
    %load/vec4 v0x7fb7396b0260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb7396afbe0_0;
    %and;
    %store/vec4 v0x7fb7396af670_0, 0, 1;
    %load/vec4 v0x7fb7396afdd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb7396afdd0_0;
    %load/vec4 v0x7fb7396b0260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb7396afbe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb7396af5a0_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb7396afdd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb7396afdd0_0;
    %load/vec4 v0x7fb7396b0330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb7396afc80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb7396af5a0_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb7396af5a0_0, 0, 2;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x7fb7396aff20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb7396aff20_0;
    %load/vec4 v0x7fb7396b0260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb7396afbe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb7396af720_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fb7396aff20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb7396aff20_0;
    %load/vec4 v0x7fb7396b0330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb7396afc80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb7396af720_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb7396af720_0, 0, 2;
T_1.7 ;
T_1.5 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb7396b1430;
T_2 ;
    %wait E_0x7fb7396b0a90;
    %load/vec4 v0x7fb7396b1880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fb7396b1660_0;
    %store/vec4 v0x7fb7396b17c0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fb7396b1720_0;
    %store/vec4 v0x7fb7396b17c0_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb7396ad0d0;
T_3 ;
    %wait E_0x7fb7396ad3e0;
    %load/vec4 v0x7fb7396ad650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fb7396ad440_0;
    %store/vec4 v0x7fb7396ad5c0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fb7396ad530_0;
    %store/vec4 v0x7fb7396ad5c0_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb7396b1980;
T_4 ;
    %wait E_0x7fb7396b1b90;
    %load/vec4 v0x7fb7396b1e40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fb7396b1bf0_0;
    %store/vec4 v0x7fb7396b1d70_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fb7396b1cc0_0;
    %store/vec4 v0x7fb7396b1d70_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb7396aa470;
T_5 ;
    %pushi/vec4 4194352, 0, 32;
    %store/vec4 v0x7fb7396aa8d0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x7fb7396aa470;
T_6 ;
    %wait E_0x7fb7396a5cd0;
    %vpi_func 10 23 "$time" 64 {0 0 0};
    %pushi/vec4 0, 0, 64;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb7396aa700_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fb7396aa960_0;
    %assign/vec4 v0x7fb7396aa8d0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fb7396b08e0;
T_7 ;
    %vpi_call 17 24 "$readmemh", "../test/hello_world/hello.v", v0x7fb7396b1090 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb7396b11a0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x7fb7396b08e0;
T_8 ;
    %wait E_0x7fb7396b0b40;
    %load/vec4 v0x7fb7396b0f50_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x7fb7396b1090, 4;
    %store/vec4 v0x7fb7396b0ff0_0, 0, 32;
    %load/vec4 v0x7fb7396b11a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb7396b11a0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fb7396a7bf0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7396a7ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7396a81e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7396a8050_0, 0;
    %end;
    .thread T_9;
    .scope S_0x7fb7396a7bf0;
T_10 ;
    %wait E_0x7fb7396a5cd0;
    %load/vec4 v0x7fb7396a8340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fb7396a7ed0_0;
    %assign/vec4 v0x7fb7396a7ed0_0, 0;
    %load/vec4 v0x7fb7396a81e0_0;
    %assign/vec4 v0x7fb7396a81e0_0, 0;
    %load/vec4 v0x7fb7396a8050_0;
    %assign/vec4 v0x7fb7396a8050_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fb7396a68a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7396a7ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7396a81e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7396a8050_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fb7396a80f0_0;
    %assign/vec4 v0x7fb7396a8050_0, 0;
    %load/vec4 v0x7fb7396a7f90_0;
    %assign/vec4 v0x7fb7396a7ed0_0, 0;
    %load/vec4 v0x7fb7396a8290_0;
    %assign/vec4 v0x7fb7396a81e0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fb7396ad710;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ae170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396adde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396adbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396adf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396adfd0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb7396adc60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ae210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396adb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ae0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ae540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ae4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ae400_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fb7396add10_0, 0, 7;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb7396ade90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb7396ae2b0_0, 0, 2;
    %end;
    .thread T_11;
    .scope S_0x7fb7396ad710;
T_12 ;
    %wait E_0x7fb7396ada00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ae170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396adde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396adbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396adf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396adfd0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb7396adc60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ae210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396adb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ae0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ae540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ae4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ae400_0, 0, 1;
    %load/vec4 v0x7fb7396ae370_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %vpi_call 14 270 "$display", "Instruction Not Found\012" {0 0 0};
    %jmp T_12.15;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ae210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396adb10_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %jmp T_12.15;
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396adde0_0, 0, 1;
    %jmp T_12.15;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396adde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ae210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ae400_0, 0, 1;
    %jmp T_12.15;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ae210_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396adb10_0, 0, 1;
    %jmp T_12.15;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ae210_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396adb10_0, 0, 1;
    %jmp T_12.15;
T_12.5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %jmp T_12.15;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ae210_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396adb10_0, 0, 1;
    %jmp T_12.15;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396adbb0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb7396adc60_0, 0, 3;
    %jmp T_12.15;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396adbb0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fb7396adc60_0, 0, 3;
    %jmp T_12.15;
T_12.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396adbb0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fb7396adc60_0, 0, 3;
    %jmp T_12.15;
T_12.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396adf40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396adfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ae210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396adb10_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %jmp T_12.15;
T_12.11 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396adb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ae0e0_0, 0, 1;
    %jmp T_12.15;
T_12.12 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396adb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ae0e0_0, 0, 1;
    %jmp T_12.15;
T_12.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ae170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ae210_0, 0, 1;
    %load/vec4 v0x7fb7396ae370_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %vpi_call 14 264 "$display", "R Instruction Not Listed\012" {0 0 0};
    %jmp T_12.34;
T_12.16 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %jmp T_12.34;
T_12.17 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %jmp T_12.34;
T_12.18 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %jmp T_12.34;
T_12.19 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %jmp T_12.34;
T_12.20 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %jmp T_12.34;
T_12.21 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %jmp T_12.34;
T_12.22 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %jmp T_12.34;
T_12.23 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %jmp T_12.34;
T_12.24 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %jmp T_12.34;
T_12.25 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %jmp T_12.34;
T_12.26 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %jmp T_12.34;
T_12.27 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %jmp T_12.34;
T_12.28 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %jmp T_12.34;
T_12.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396adde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ae210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ae4a0_0, 0, 1;
    %jmp T_12.34;
T_12.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ae540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ae210_0, 0, 1;
    %jmp T_12.34;
T_12.31 ;
    %vpi_call 14 253 "$display", "Break Instruction -- Finish Execution" {0 0 0};
    %vpi_call 14 254 "$finish" {0 0 0};
    %jmp T_12.34;
T_12.32 ;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x7fb7396ada50_0, 0, 5;
    %jmp T_12.34;
T_12.34 ;
    %pop/vec4 1;
    %jmp T_12.15;
T_12.15 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb7396ae170_0;
    %load/vec4 v0x7fb7396adb10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb7396ada50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb7396add10_0, 0, 7;
    %load/vec4 v0x7fb7396ae0e0_0;
    %load/vec4 v0x7fb7396adf40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb7396ade90_0, 0, 2;
    %load/vec4 v0x7fb7396ae210_0;
    %load/vec4 v0x7fb7396adfd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb7396ae2b0_0, 0, 2;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fb7396b2cd0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb7396b3420_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x7fb7396b3420_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb7396b3420_0;
    %store/vec4a v0x7fb7396b39f0, 4, 0;
    %load/vec4 v0x7fb7396b3420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb7396b3420_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x7fb7396b2cd0;
T_14 ;
    %wait E_0x7fb7396ae090;
    %load/vec4 v0x7fb7396b38b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb7396b39f0, 4;
    %store/vec4 v0x7fb7396b3740_0, 0, 32;
    %load/vec4 v0x7fb7396b3940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb7396b39f0, 4;
    %store/vec4 v0x7fb7396b37d0_0, 0, 32;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fb7396b2cd0;
T_15 ;
    %wait E_0x7fb7396a5cd0;
    %delay 1, 0;
    %load/vec4 v0x7fb7396b30b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb7396b3580_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fb7396b34d0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb7396b39f0, 4, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fb7396b2cd0;
T_16 ;
    %wait E_0x7fb7396a5cd0;
    %delay 1, 0;
    %load/vec4 v0x7fb7396b3160_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb7396b4120_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x7fb7396b4080_0;
    %load/vec4 v0x7fb7396b4120_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fb7396b39f0, 4, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fb7396a99a0;
T_17 ;
    %wait E_0x7fb7396a9b60;
    %load/vec4 v0x7fb7396a9de0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x7fb7396a9bb0_0;
    %store/vec4 v0x7fb7396a9d40_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fb7396a9c70_0;
    %store/vec4 v0x7fb7396a9d40_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fb7396a9ee0;
T_18 ;
    %wait E_0x7fb7396aa0f0;
    %load/vec4 v0x7fb7396aa370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x7fb7396aa150_0;
    %store/vec4 v0x7fb7396aa2b0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fb7396aa220_0;
    %store/vec4 v0x7fb7396aa2b0_0, 0, 32;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fb7396acb30;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ace60_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x7fb7396acb30;
T_20 ;
    %wait E_0x7fb7396acd40;
    %load/vec4 v0x7fb7396acda0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ace60_0, 0, 1;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x7fb7396acf20_0;
    %load/vec4 v0x7fb7396acff0_0;
    %cmp/e;
    %jmp/0xz  T_20.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ace60_0, 0, 1;
    %jmp T_20.6;
T_20.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ace60_0, 0, 1;
T_20.6 ;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x7fb7396acf20_0;
    %load/vec4 v0x7fb7396acff0_0;
    %cmp/ne;
    %jmp/0xz  T_20.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ace60_0, 0, 1;
    %jmp T_20.8;
T_20.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ace60_0, 0, 1;
T_20.8 ;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x7fb7396acf20_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_20.9, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ace60_0, 0, 1;
    %jmp T_20.10;
T_20.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ace60_0, 0, 1;
T_20.10 ;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fb7396ac690;
T_21 ;
    %wait E_0x7fb7396ac890;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396ac8e0_0, 0, 1;
    %load/vec4 v0x7fb7396ac9a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb7396aca30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396ac8e0_0, 0, 1;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fb7396b4da0;
T_22 ;
    %wait E_0x7fb7396ada00;
    %load/vec4 v0x7fb7396b4f90_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fb7396b4f90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb7396b5040_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fb7396b4f90_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fb7396b4f90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb7396b5040_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fb7396ac1e0;
T_23 ;
    %wait E_0x7fb7396ab5b0;
    %load/vec4 v0x7fb7396ac400_0;
    %load/vec4 v0x7fb7396ac590_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x7fb7396ac4f0_0, 0, 32;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fb7396b5130;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396b5550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396b54b0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x7fb7396b5130;
T_25 ;
    %wait E_0x7fb7396b53a0;
    %load/vec4 v0x7fb7396b5620_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb7396b56f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x7fb7396b57c0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %vpi_call 22 27 "$display", "\012\012SYCALL OUTPUT = %d\012\012", v0x7fb7396b53d0_0 {0 0 0};
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x7fb7396b57c0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396b54b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396b54b0_0, 0, 1;
T_25.4 ;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7fb7396b57c0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %vpi_call 22 39 "$display", "Syscall received 10, kill execution.\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396b5550_0, 0, 1;
    %delay 1, 0;
    %vpi_call 22 41 "$finish" {0 0 0};
T_25.6 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fb7396b24e0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396b28f0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x7fb7396b24e0;
T_27 ;
    %wait E_0x7fb7396b2740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396b28f0_0, 0, 1;
    %load/vec4 v0x7fb7396b2780_0;
    %store/vec4 v0x7fb7396b2b20_0, 0, 32;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fb7396b24e0;
T_28 ;
    %wait E_0x7fb7396b26f0;
    %load/vec4 v0x7fb7396b28f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fb7396b2840_0, 0, 32;
T_28.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fb7396b2840_0;
    %cmp/s;
    %jmp/0xz T_28.3, 5;
    %load/vec4 v0x7fb7396b2840_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_28.4, 4;
    %load/vec4 v0x7fb7396b2a40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fb7396b2bd0_0, 0, 8;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x7fb7396b2840_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_28.6, 4;
    %load/vec4 v0x7fb7396b2a40_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7fb7396b2bd0_0, 0, 8;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x7fb7396b2840_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_28.8, 4;
    %load/vec4 v0x7fb7396b2a40_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fb7396b2bd0_0, 0, 8;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0x7fb7396b2a40_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fb7396b2bd0_0, 0, 8;
T_28.9 ;
T_28.7 ;
T_28.5 ;
    %load/vec4 v0x7fb7396b2bd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7396b28f0_0, 0, 1;
    %jmp T_28.11;
T_28.10 ;
    %vpi_call 18 58 "$write", "%s", v0x7fb7396b2bd0_0 {0 0 0};
T_28.11 ;
    %load/vec4 v0x7fb7396b2840_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x7fb7396b2840_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %load/vec4 v0x7fb7396b28f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.12, 8;
    %vpi_call 18 63 "$display", "\000" {0 0 0};
T_28.12 ;
    %load/vec4 v0x7fb7396b2b20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fb7396b2b20_0, 0, 32;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fb7396a66e0;
T_29 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fb7396a6bd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb7396a6d80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb7396a7880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb7396a73a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb7396a7500_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb7396a7240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7396a6f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7396a7060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7396a7660_0, 0;
    %end;
    .thread T_29;
    .scope S_0x7fb7396a66e0;
T_30 ;
    %wait E_0x7fb7396a5cd0;
    %load/vec4 v0x7fb7396a6c60_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fb7396a79d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_30.0, 9;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fb7396a6bd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb7396a6d80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb7396a7880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb7396a73a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb7396a7500_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb7396a7240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7396a6f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7396a7060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7396a7660_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fb7396a6b40_0;
    %assign/vec4 v0x7fb7396a6bd0_0, 0;
    %load/vec4 v0x7fb7396a6cf0_0;
    %assign/vec4 v0x7fb7396a6d80_0, 0;
    %load/vec4 v0x7fb7396a77f0_0;
    %assign/vec4 v0x7fb7396a7880_0, 0;
    %load/vec4 v0x7fb7396a72f0_0;
    %assign/vec4 v0x7fb7396a73a0_0, 0;
    %load/vec4 v0x7fb7396a7450_0;
    %assign/vec4 v0x7fb7396a7500_0, 0;
    %load/vec4 v0x7fb7396a7190_0;
    %assign/vec4 v0x7fb7396a7240_0, 0;
    %load/vec4 v0x7fb7396a6e60_0;
    %assign/vec4 v0x7fb7396a6f00_0, 0;
    %load/vec4 v0x7fb7396a6fb0_0;
    %assign/vec4 v0x7fb7396a7060_0, 0;
    %load/vec4 v0x7fb7396a75b0_0;
    %assign/vec4 v0x7fb7396a7660_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fb7396b4320;
T_31 ;
    %wait E_0x7fb7396b4530;
    %load/vec4 v0x7fb7396b4780_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v0x7fb7396b2e80_0;
    %store/vec4 v0x7fb7396b4690_0, 0, 5;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7fb7396b45f0_0;
    %store/vec4 v0x7fb7396b4690_0, 0, 5;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7fb7396ab400;
T_32 ;
    %wait E_0x7fb7396ab660;
    %load/vec4 v0x7fb7396aba00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0x7fb7396ab6a0_0;
    %store/vec4 v0x7fb7396ab940_0, 0, 32;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7fb7396aba00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v0x7fb7396ab770_0;
    %store/vec4 v0x7fb7396ab940_0, 0, 32;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x7fb7396ab810_0;
    %store/vec4 v0x7fb7396ab940_0, 0, 32;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7fb7396abb20;
T_33 ;
    %wait E_0x7fb7396abd50;
    %load/vec4 v0x7fb7396ac090_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v0x7fb7396abda0_0;
    %store/vec4 v0x7fb7396abfc0_0, 0, 32;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x7fb7396ac090_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_33.2, 4;
    %load/vec4 v0x7fb7396abe60_0;
    %store/vec4 v0x7fb7396abfc0_0, 0, 32;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x7fb7396abf10_0;
    %store/vec4 v0x7fb7396abfc0_0, 0, 32;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7fb7396aae70;
T_34 ;
    %wait E_0x7fb7396ab080;
    %load/vec4 v0x7fb7396ab320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v0x7fb7396ab0d0_0;
    %store/vec4 v0x7fb7396ab250_0, 0, 32;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x7fb7396ab1a0_0;
    %store/vec4 v0x7fb7396ab250_0, 0, 32;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7fb73967cb90;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb7396a5710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb7396a5660_0, 0, 32;
    %end;
    .thread T_35;
    .scope S_0x7fb73967cb90;
T_36 ;
    %wait E_0x7fb73968de80;
    %load/vec4 v0x7fb739613d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_36.11, 6;
    %jmp T_36.12;
T_36.0 ;
    %load/vec4 v0x7fb7396a5800_0;
    %load/vec4 v0x7fb7396a58b0_0;
    %and;
    %store/vec4 v0x7fb7396a54f0_0, 0, 32;
    %jmp T_36.12;
T_36.1 ;
    %load/vec4 v0x7fb7396a5800_0;
    %load/vec4 v0x7fb7396a58b0_0;
    %or;
    %store/vec4 v0x7fb7396a54f0_0, 0, 32;
    %jmp T_36.12;
T_36.2 ;
    %load/vec4 v0x7fb7396a5800_0;
    %load/vec4 v0x7fb7396a58b0_0;
    %add;
    %store/vec4 v0x7fb7396a54f0_0, 0, 32;
    %jmp T_36.12;
T_36.3 ;
    %load/vec4 v0x7fb7396a58b0_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0x7fb7396a54f0_0, 0, 32;
    %jmp T_36.12;
T_36.4 ;
    %vpi_call 3 42 "$display", "Contents of lo: %08x", v0x7fb7396a5710_0 {0 0 0};
    %load/vec4 v0x7fb7396a5710_0;
    %store/vec4 v0x7fb7396a54f0_0, 0, 32;
    %jmp T_36.12;
T_36.5 ;
    %vpi_call 3 47 "$display", "Contents of hi: %08x", v0x7fb7396a5660_0 {0 0 0};
    %load/vec4 v0x7fb7396a5660_0;
    %store/vec4 v0x7fb7396a54f0_0, 0, 32;
    %jmp T_36.12;
T_36.6 ;
    %load/vec4 v0x7fb7396a5800_0;
    %load/vec4 v0x7fb7396a58b0_0;
    %sub;
    %store/vec4 v0x7fb7396a54f0_0, 0, 32;
    %jmp T_36.12;
T_36.7 ;
    %load/vec4 v0x7fb7396a5800_0;
    %load/vec4 v0x7fb7396a58b0_0;
    %cmp/u;
    %jmp/0xz  T_36.13, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb7396a54f0_0, 0, 32;
    %jmp T_36.14;
T_36.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb7396a54f0_0, 0, 32;
T_36.14 ;
    %jmp T_36.12;
T_36.8 ;
    %load/vec4 v0x7fb7396a5800_0;
    %ix/getv 4, v0x7fb7396a58b0_0;
    %shiftl 4;
    %store/vec4 v0x7fb7396a54f0_0, 0, 32;
    %jmp T_36.12;
T_36.9 ;
    %load/vec4 v0x7fb7396a5800_0;
    %ix/getv 4, v0x7fb7396a58b0_0;
    %shiftr 4;
    %store/vec4 v0x7fb7396a54f0_0, 0, 32;
    %jmp T_36.12;
T_36.10 ;
    %vpi_call 3 65 "$display", "\012\012Dividing %08x by %08x\012\012", v0x7fb7396a5800_0, v0x7fb7396a58b0_0 {0 0 0};
    %load/vec4 v0x7fb7396a5800_0;
    %pad/u 64;
    %load/vec4 v0x7fb7396a58b0_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x7fb7396a55a0_0, 0, 64;
    %load/vec4 v0x7fb7396a55a0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fb7396a5710_0, 0, 32;
    %load/vec4 v0x7fb7396a55a0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x7fb7396a5660_0, 0, 32;
    %jmp T_36.12;
T_36.11 ;
    %load/vec4 v0x7fb7396a58b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.15, 4;
    %load/vec4 v0x7fb7396a5800_0;
    %store/vec4 v0x7fb7396a54f0_0, 0, 32;
T_36.15 ;
    %jmp T_36.12;
T_36.12 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7fb7396a59a0;
T_37 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb7396a5fc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb7396a6160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7396a5dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7396a62c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb7396a6480_0, 0;
    %end;
    .thread T_37;
    .scope S_0x7fb7396a59a0;
T_38 ;
    %wait E_0x7fb7396a5cd0;
    %load/vec4 v0x7fb7396a5f10_0;
    %assign/vec4 v0x7fb7396a5fc0_0, 0;
    %load/vec4 v0x7fb7396a60b0_0;
    %assign/vec4 v0x7fb7396a6160_0, 0;
    %load/vec4 v0x7fb7396a5d00_0;
    %assign/vec4 v0x7fb7396a5dc0_0, 0;
    %load/vec4 v0x7fb7396a6210_0;
    %assign/vec4 v0x7fb7396a62c0_0, 0;
    %load/vec4 v0x7fb7396a63d0_0;
    %assign/vec4 v0x7fb7396a6480_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fb7396ae7b0;
T_39 ;
    %wait E_0x7fb7396a5cd0;
    %delay 1, 0;
    %load/vec4 v0x7fb7396aeaf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v0x7fb7396ae9a0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536868863, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fb7396aec30, 4;
    %store/vec4 v0x7fb7396aed10_0, 0, 32;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fb7396ae7b0;
T_40 ;
    %wait E_0x7fb7396ae090;
    %load/vec4 v0x7fb7396aeba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.0, 4;
    %load/vec4 v0x7fb7396aedb0_0;
    %load/vec4 v0x7fb7396ae9a0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536868863, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7fb7396aec30, 4, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fb7396a8f30;
T_41 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb7396a95b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7396a9420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7396a92c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb7396a9710_0, 0;
    %end;
    .thread T_41;
    .scope S_0x7fb7396a8f30;
T_42 ;
    %wait E_0x7fb7396a5cd0;
    %load/vec4 v0x7fb7396a94d0_0;
    %assign/vec4 v0x7fb7396a95b0_0, 0;
    %load/vec4 v0x7fb7396a9360_0;
    %assign/vec4 v0x7fb7396a9420_0, 0;
    %load/vec4 v0x7fb7396a9210_0;
    %assign/vec4 v0x7fb7396a92c0_0, 0;
    %load/vec4 v0x7fb7396a9650_0;
    %assign/vec4 v0x7fb7396a9710_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fb7396b1f30;
T_43 ;
    %wait E_0x7fb7396b2140;
    %load/vec4 v0x7fb7396b2410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v0x7fb7396b21a0_0;
    %store/vec4 v0x7fb7396b2320_0, 0, 32;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x7fb7396b2270_0;
    %store/vec4 v0x7fb7396b2320_0, 0, 32;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x7fb7396b4850;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb7396b4b40_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x7fb7396b4850;
T_45 ;
    %wait E_0x7fb7396a5cd0;
    %load/vec4 v0x7fb7396b4b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb7396b4b40_0, 0, 32;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7fb7396b4850;
T_46 ;
    %wait E_0x7fb7396b4a50;
    %load/vec4 v0x7fb7396b4cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.0, 4;
    %vpi_call 20 27 "$display", "End of Run Statistics:\012" {0 0 0};
    %load/vec4 v0x7fb7396b4bf0_0;
    %load/vec4 v0x7fb7396b4b40_0;
    %div;
    %vpi_call 20 28 "$display", $time, " Total Time Units | Number of Cycles: %0d | Number of Instructions: %0d | IPC: %0d", v0x7fb7396b4b40_0, v0x7fb7396b4bf0_0, S<0,vec4,u32> {1 0 0};
T_46.0 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x7fb739689d90;
T_47 ;
    %load/vec4 v0x7fb7396b88c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fb7396b7bb0_0;
    %inv;
    %store/vec4 v0x7fb7396b7bb0_0, 0, 1;
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7fb739689d90;
T_48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7396b7bb0_0, 0, 1;
    %vpi_call 2 265 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 266 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb739689d90 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 270 "$finish" {0 0 0};
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "CPU.v";
    "./ALU.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./Get_Jump_Addr.v";
    "./MEM_WB.v";
    "./MUX.v";
    "./PC.v";
    "./Adder.v";
    "./And_Gate.v";
    "./Branch_Control.v";
    "./Control.v";
    "./Data_Memory.v";
    "./Hazard_Unit.v";
    "./Instruction_Memory.v";
    "./printer.v";
    "./Registers.v";
    "./Stats.v";
    "./Sign_Extend_16_32.v";
    "./Syscall.v";
