Analysis & Synthesis report for Lab2
Mon Jan 03 21:37:49 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 18. Source assignments for niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 19. Source assignments for niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 20. Source assignments for niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 21. Source assignments for niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 22. Source assignments for niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 23. Source assignments for niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 24. Source assignments for niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 25. Source assignments for niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 26. Source assignments for niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 27. Source assignments for niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated
 28. Source assignments for dec:sem|periodram:b2v_inst3|altsyncram:altsyncram_component|altsyncram_dhq1:auto_generated
 29. Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux:cmd_demux
 30. Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 31. Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux
 32. Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_001
 33. Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 34. Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_003
 35. Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_004
 36. Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_005
 37. Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_006
 38. Source assignments for altera_reset_controller:rst_controller
 39. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 40. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 41. Source assignments for altera_reset_controller:rst_controller_001
 42. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 43. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 44. Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a
 45. Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
 46. Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b
 47. Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
 48. Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 49. Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram
 50. Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 51. Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 52. Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 53. Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 54. Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 55. Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy
 56. Parameter Settings for User Entity Instance: niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo
 57. Parameter Settings for User Entity Instance: niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo
 58. Parameter Settings for User Entity Instance: niosII_mem:mem
 59. Parameter Settings for User Entity Instance: niosII_mem:mem|altsyncram:the_altsyncram
 60. Parameter Settings for User Entity Instance: dec:sem
 61. Parameter Settings for User Entity Instance: dec:sem|periodram:b2v_inst3|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 63. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 64. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 65. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ctl_slave_translator
 66. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 67. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ram_slave_translator
 68. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator
 69. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s2_translator
 70. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s1_translator
 71. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 72. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 73. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 74. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ctl_slave_agent
 77. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ctl_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 78. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo
 79. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
 80. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ram_slave_agent
 83. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ram_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent
 86. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo
 88. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s2_agent
 89. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s2_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent
 92. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|niosII_mm_interconnect_0_router_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_003|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_004:router_004|niosII_mm_interconnect_0_router_004_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_005|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_006|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_007|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_008:router_008|niosII_mm_interconnect_0_router_008_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
104. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
105. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
106. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
107. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
108. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
109. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
110. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
111. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
112. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
113. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
114. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
115. Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
116. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
117. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
118. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
119. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
120. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
121. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
122. altsyncram Parameter Settings by Entity Instance
123. scfifo Parameter Settings by Entity Instance
124. Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
125. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
126. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
127. Port Connectivity Checks: "altera_reset_controller:rst_controller"
128. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
129. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
130. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
131. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_008:router_008|niosII_mm_interconnect_0_router_008_default_decode:the_default_decode"
132. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_004:router_004|niosII_mm_interconnect_0_router_004_default_decode:the_default_decode"
133. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode"
134. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode"
135. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|niosII_mm_interconnect_0_router_default_decode:the_default_decode"
136. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo"
137. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent"
138. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo"
139. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s2_agent"
140. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo"
141. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent"
142. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo"
143. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ram_slave_agent"
144. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
145. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
146. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo"
147. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ctl_slave_agent"
148. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
149. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
150. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
151. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
152. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s1_translator"
153. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s2_translator"
154. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator"
155. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ram_slave_translator"
156. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
157. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ctl_slave_translator"
158. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
159. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
160. Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
161. Port Connectivity Checks: "niosII_mem:mem"
162. Port Connectivity Checks: "niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic"
163. Port Connectivity Checks: "niosII_jtag_uart:jtag_uart"
164. Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy"
165. Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
166. Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
167. Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib"
168. Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc"
169. Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
170. Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace"
171. Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk"
172. Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk"
173. Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug"
174. Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci"
175. Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench"
176. Port Connectivity Checks: "niosII_cpu:cpu"
177. Post-Synthesis Netlist Statistics for Top Partition
178. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
179. Elapsed Time Per Partition
180. Analysis & Synthesis Messages
181. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 03 21:37:49 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Lab2                                        ;
; Top-level Entity Name              ; niosII                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,032                                       ;
;     Total combinational functions  ; 1,780                                       ;
;     Dedicated logic registers      ; 1,057                                       ;
; Total registers                    ; 1057                                        ;
; Total pins                         ; 6                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,059,968                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; niosII             ; Lab2               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                          ; Library     ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/niosii.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/niosii.v                                                                 ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_avalon_sc_fifo.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_avalon_sc_fifo.v                                       ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv                                   ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv                           ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_master_agent.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_master_agent.sv                                 ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_master_translator.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_master_translator.sv                            ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv                                  ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_translator.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_translator.sv                             ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_controller.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_controller.v                                     ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_synchronizer.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_synchronizer.v                                   ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/dec.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/dec.sv                                                        ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu.v                                                  ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu.v                                              ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v                           ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v                           ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v                              ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v                          ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v                          ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v                                   ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_irq_mapper.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_irq_mapper.sv                                          ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_jtag_uart.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_jtag_uart.v                                            ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mem.hex                                                ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mem.hex                                                ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mem.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mem.v                                                  ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v                                    ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v                  ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv                         ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv                     ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv                           ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv                       ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv                            ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv                        ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv                        ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv                        ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv                        ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv                         ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv                           ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv                       ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_sys_clk_timer.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_sys_clk_timer.v                                        ; niosII      ;
; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/periodram.v                                                   ; yes             ; Auto-Found Wizard-Generated File             ; d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/periodram.v                                                   ; niosII      ;
; altsyncram.tdf                                                                                                        ; yes             ; Megafunction                                 ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;             ;
; stratix_ram_block.inc                                                                                                 ; yes             ; Megafunction                                 ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;             ;
; lpm_mux.inc                                                                                                           ; yes             ; Megafunction                                 ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;             ;
; lpm_decode.inc                                                                                                        ; yes             ; Megafunction                                 ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;             ;
; aglobal181.inc                                                                                                        ; yes             ; Megafunction                                 ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                 ;             ;
; a_rdenreg.inc                                                                                                         ; yes             ; Megafunction                                 ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;             ;
; altrom.inc                                                                                                            ; yes             ; Megafunction                                 ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                     ;             ;
; altram.inc                                                                                                            ; yes             ; Megafunction                                 ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                     ;             ;
; altdpram.inc                                                                                                          ; yes             ; Megafunction                                 ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                   ;             ;
; db/altsyncram_6mc1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_6mc1.tdf                                                                ;             ;
; altera_std_synchronizer.v                                                                                             ; yes             ; Megafunction                                 ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                      ;             ;
; db/altsyncram_ac71.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_ac71.tdf                                                                ;             ;
; sld_virtual_jtag_basic.v                                                                                              ; yes             ; Megafunction                                 ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                     ; yes             ; Encrypted Megafunction                       ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                              ;             ;
; scfifo.tdf                                                                                                            ; yes             ; Megafunction                                 ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                     ;             ;
; a_regfifo.inc                                                                                                         ; yes             ; Megafunction                                 ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                  ;             ;
; a_dpfifo.inc                                                                                                          ; yes             ; Megafunction                                 ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                   ;             ;
; a_i2fifo.inc                                                                                                          ; yes             ; Megafunction                                 ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                   ;             ;
; a_fffifo.inc                                                                                                          ; yes             ; Megafunction                                 ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                   ;             ;
; a_f2fifo.inc                                                                                                          ; yes             ; Megafunction                                 ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                   ;             ;
; db/scfifo_jr21.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/scfifo_jr21.tdf                                                                    ;             ;
; db/a_dpfifo_l011.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_dpfifo_l011.tdf                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_fefifo_7cf.tdf                                                                   ;             ;
; db/cntr_do7.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/cntr_do7.tdf                                                                       ;             ;
; db/altsyncram_nio1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_nio1.tdf                                                                ;             ;
; db/cntr_1ob.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/cntr_1ob.tdf                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                                   ; yes             ; Encrypted Megafunction                       ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                            ;             ;
; db/altsyncram_0s32.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_0s32.tdf                                                                ;             ;
; db/decode_msa.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/decode_msa.tdf                                                                     ;             ;
; db/mux_job.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/mux_job.tdf                                                                        ;             ;
; db/altsyncram_dhq1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_dhq1.tdf                                                                ;             ;
; sld_hub.vhd                                                                                                           ; yes             ; Encrypted Megafunction                       ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                    ; altera_sld  ;
; db/ip/sld7bb2859b/alt_sld_fab.v                                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                    ; yes             ; Encrypted Auto-Found VHDL File               ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                      ; yes             ; Encrypted Megafunction                       ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                               ;             ;
; sld_rom_sr.vhd                                                                                                        ; yes             ; Encrypted Megafunction                       ; k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                 ;             ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 2,032         ;
;                                             ;               ;
; Total combinational functions               ; 1780          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1011          ;
;     -- 3 input functions                    ; 437           ;
;     -- <=2 input functions                  ; 332           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1632          ;
;     -- arithmetic mode                      ; 148           ;
;                                             ;               ;
; Total registers                             ; 1057          ;
;     -- Dedicated logic registers            ; 1057          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 6             ;
; Total memory bits                           ; 1059968       ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 1134          ;
; Total fan-out                               ; 15410         ;
; Average fan-out                             ; 4.96          ;
+---------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |niosII                                                                                                                                 ; 1780 (1)            ; 1057 (0)                  ; 1059968     ; 0            ; 0       ; 0         ; 6    ; 0            ; |niosII                                                                                                                                                                                                                                                                                                                                            ; niosII                                 ; niosII       ;
;    |altera_reset_controller:rst_controller_001|                                                                                         ; 7 (6)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                ; niosII       ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                  ; altera_reset_synchronizer              ; niosII       ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer              ; niosII       ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                ; niosII       ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer              ; niosII       ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                          ; altera_reset_synchronizer              ; niosII       ;
;    |dec:sem|                                                                                                                            ; 24 (24)             ; 14 (14)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|dec:sem                                                                                                                                                                                                                                                                                                                                    ; dec                                    ; niosII       ;
;       |periodram:b2v_inst3|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|dec:sem|periodram:b2v_inst3                                                                                                                                                                                                                                                                                                                ; periodram                              ; niosII       ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|dec:sem|periodram:b2v_inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                             ; work         ;
;             |altsyncram_dhq1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|dec:sem|periodram:b2v_inst3|altsyncram:altsyncram_component|altsyncram_dhq1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_dhq1                        ; work         ;
;    |niosII_cpu:cpu|                                                                                                                     ; 976 (0)             ; 579 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu                                                                                                                                                                                                                                                                                                                             ; niosII_cpu                             ; niosII       ;
;       |niosII_cpu_cpu:cpu|                                                                                                              ; 976 (688)           ; 579 (309)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                          ; niosII_cpu_cpu                         ; niosII       ;
;          |niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|                                                                        ; 288 (35)            ; 270 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                    ; niosII_cpu_cpu_nios2_oci               ; niosII       ;
;             |niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|                                                 ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper                                                                                                                                                                          ; niosII_cpu_cpu_debug_slave_wrapper     ; niosII       ;
;                |niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|                                                ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk                                                                                                  ; niosII_cpu_cpu_debug_slave_sysclk      ; niosII       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                             ; altera_std_synchronizer                ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                             ; altera_std_synchronizer                ; work         ;
;                |niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|                                                      ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck                                                                                                        ; niosII_cpu_cpu_debug_slave_tck         ; niosII       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                   ; altera_std_synchronizer                ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                   ; altera_std_synchronizer                ; work         ;
;                |sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy|                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy                                                                                                                    ; sld_virtual_jtag_basic                 ; work         ;
;             |niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|                                                       ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg                                                                                                                                                                                ; niosII_cpu_cpu_nios2_avalon_reg        ; niosII       ;
;             |niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break|                                                         ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break                                                                                                                                                                                  ; niosII_cpu_cpu_nios2_oci_break         ; niosII       ;
;             |niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|                                                         ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug                                                                                                                                                                                  ; niosII_cpu_cpu_nios2_oci_debug         ; niosII       ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                              ; altera_std_synchronizer                ; work         ;
;             |niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|                                                               ; 112 (112)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem                                                                                                                                                                                        ; niosII_cpu_cpu_nios2_ocimem            ; niosII       ;
;                |niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|                                                       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram                                                                                                                       ; niosII_cpu_cpu_ociram_sp_ram_module    ; niosII       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                             ; altsyncram                             ; work         ;
;                      |altsyncram_ac71:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                              ; altsyncram_ac71                        ; work         ;
;          |niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a                                                                                                                                                                                                                                     ; niosII_cpu_cpu_register_bank_a_module  ; niosII       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                             ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                            ; altsyncram_6mc1                        ; work         ;
;          |niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b                                                                                                                                                                                                                                     ; niosII_cpu_cpu_register_bank_b_module  ; niosII       ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                             ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                            ; altsyncram_6mc1                        ; work         ;
;    |niosII_jtag_uart:jtag_uart|                                                                                                         ; 146 (40)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                 ; niosII_jtag_uart                       ; niosII       ;
;       |alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|                                                                            ; 55 (55)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                            ; alt_jtag_atlantic                      ; work         ;
;       |niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|                                                                         ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r                                                                                                                                                                                                                                                         ; niosII_jtag_uart_scfifo_r              ; niosII       ;
;          |scfifo:rfifo|                                                                                                                 ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                            ; scfifo                                 ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                 ; scfifo_jr21                            ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                            ; a_dpfifo_l011                          ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                    ; a_fefifo_7cf                           ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                               ; cntr_do7                               ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                    ; altsyncram_nio1                        ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                      ; cntr_1ob                               ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                            ; cntr_1ob                               ; work         ;
;       |niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|                                                                         ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w                                                                                                                                                                                                                                                         ; niosII_jtag_uart_scfifo_w              ; niosII       ;
;          |scfifo:wfifo|                                                                                                                 ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                            ; scfifo                                 ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                 ; scfifo_jr21                            ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                            ; a_dpfifo_l011                          ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                    ; a_fefifo_7cf                           ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                               ; cntr_do7                               ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                    ; altsyncram_nio1                        ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                      ; cntr_1ob                               ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                            ; cntr_1ob                               ; work         ;
;    |niosII_mem:mem|                                                                                                                     ; 133 (0)             ; 4 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mem:mem                                                                                                                                                                                                                                                                                                                             ; niosII_mem                             ; niosII       ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 133 (0)             ; 4 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mem:mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                   ; altsyncram                             ; work         ;
;          |altsyncram_0s32:auto_generated|                                                                                               ; 133 (0)             ; 4 (4)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_0s32                        ; work         ;
;             |decode_msa:decode3|                                                                                                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|decode_msa:decode3                                                                                                                                                                                                                                                 ; decode_msa                             ; work         ;
;             |mux_job:mux4|                                                                                                              ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|mux_job:mux4                                                                                                                                                                                                                                                       ; mux_job                                ; work         ;
;             |mux_job:mux5|                                                                                                              ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|mux_job:mux5                                                                                                                                                                                                                                                       ; mux_job                                ; work         ;
;    |niosII_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 210 (0)             ; 110 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                 ; niosII_mm_interconnect_0               ; niosII       ;
;       |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                        ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                  ; niosII       ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                  ; niosII       ;
;       |altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                  ; niosII       ;
;       |altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|                                                                                     ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                  ; niosII       ;
;       |altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|                                                                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                  ; niosII       ;
;       |altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                  ; niosII       ;
;       |altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|                                                                           ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                  ; niosII       ;
;       |altera_merlin_master_agent:cpu_data_master_agent|                                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent             ; niosII       ;
;       |altera_merlin_master_translator:cpu_data_master_translator|                                                                      ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                      ; altera_merlin_master_translator        ; niosII       ;
;       |altera_merlin_master_translator:cpu_instruction_master_translator|                                                               ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                               ; altera_merlin_master_translator        ; niosII       ;
;       |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent              ; niosII       ;
;       |altera_merlin_slave_agent:sem_ram_slave_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ram_slave_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent              ; niosII       ;
;       |altera_merlin_slave_agent:sys_clk_timer_s1_agent|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent                                                                                                                                                                                                                                                ; altera_merlin_slave_agent              ; niosII       ;
;       |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                   ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator         ; niosII       ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                           ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator         ; niosII       ;
;       |altera_merlin_slave_translator:mem_s1_translator|                                                                                ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s1_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator         ; niosII       ;
;       |altera_merlin_slave_translator:mem_s2_translator|                                                                                ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s2_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator         ; niosII       ;
;       |altera_merlin_slave_translator:sem_ctl_slave_translator|                                                                         ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ctl_slave_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator         ; niosII       ;
;       |altera_merlin_slave_translator:sem_ram_slave_translator|                                                                         ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ram_slave_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator         ; niosII       ;
;       |altera_merlin_slave_translator:sys_clk_timer_s1_translator|                                                                      ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator         ; niosII       ;
;       |niosII_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                    ; niosII_mm_interconnect_0_cmd_demux     ; niosII       ;
;       |niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                            ; niosII_mm_interconnect_0_cmd_demux_001 ; niosII       ;
;       |niosII_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                            ; niosII_mm_interconnect_0_cmd_demux_001 ; niosII       ;
;       |niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                                ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                ; niosII_mm_interconnect_0_cmd_mux_002   ; niosII       ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                   ; altera_merlin_arbitrator               ; niosII       ;
;       |niosII_mm_interconnect_0_router:router|                                                                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router                                                                                                                                                                                                                                                          ; niosII_mm_interconnect_0_router        ; niosII       ;
;       |niosII_mm_interconnect_0_router_001:router_001|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                  ; niosII_mm_interconnect_0_router_001    ; niosII       ;
;       |niosII_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                        ; niosII_mm_interconnect_0_rsp_mux       ; niosII       ;
;       |niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                ; niosII_mm_interconnect_0_rsp_mux_001   ; niosII       ;
;    |niosII_sys_clk_timer:sys_clk_timer|                                                                                                 ; 129 (129)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|niosII_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                                                                                                         ; niosII_sys_clk_timer                   ; niosII       ;
;    |sld_hub:auto_hub|                                                                                                                   ; 148 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 147 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 147 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 147 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 146 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 146 (104)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                         ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+
; Name                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+
; dec:sem|periodram:b2v_inst3|altsyncram:altsyncram_component|altsyncram_dhq1:auto_generated|ALTSYNCRAM                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 4            ; 32           ; 16           ; 8            ; 128     ; None           ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None           ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None           ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None           ;
; niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None           ;
; niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None           ;
; niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; True Dual Port   ; 32768        ; 32           ; 32768        ; 32           ; 1048576 ; niosII_mem.hex ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File                             ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |niosII                                                                                                                                                                                                                                                                     ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                             ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                             ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                             ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                             ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                             ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_cpu:cpu                                                                                                                                                                                                                                                      ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu                                                                                                                                                                                                                                   ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_irq_mapper:irq_mapper                                                                                                                                                                                                                                        ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_jtag_uart:jtag_uart                                                                                                                                                                                                                                          ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mem:mem                                                                                                                                                                                                                                                      ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                          ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                             ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                             ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                     ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                 ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                             ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                             ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                             ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                             ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                             ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                               ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                      ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                 ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                            ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                        ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                              ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                    ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent                                                                                                                                                                                   ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo                                                                                                                                                                              ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s1_translator                                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s2_agent                                                                                                                                                                                   ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo                                                                                                                                                                              ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s2_translator                                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router                                                                                                                                                                                   ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001                                                                                                                                                                           ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002                                                                                                                                                                           ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_003                                                                                                                                                                           ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_004:router_004                                                                                                                                                                           ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_005                                                                                                                                                                           ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_006                                                                                                                                                                           ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_007                                                                                                                                                                           ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_008:router_008                                                                                                                                                                           ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                             ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                     ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                 ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ctl_slave_agent                                                                                                                                                                            ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo                                                                                                                                                                       ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ctl_slave_translator                                                                                                                                                                  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ram_slave_agent                                                                                                                                                                            ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo                                                                                                                                                                       ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ram_slave_translator                                                                                                                                                                  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent                                                                                                                                                                         ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo                                                                                                                                                                    ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                               ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |niosII|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |niosII|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                          ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
; Altera ; altera_avalon_timer             ; 18.1    ; N/A          ; N/A          ; |niosII|niosII_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                                  ; D:/intelFPGA/18.1/Lab2/Lab2/Top/niosII.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                    ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                    ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                    ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                    ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                    ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                   ; yes                                                              ; yes                                        ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Total number of protected registers is 53                                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s1_translator|av_chipselect_pre                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s2_translator|av_chipselect_pre                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_chipselect_pre                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ram_slave_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ctl_slave_translator|av_readdata_pre[1..31]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|addr_store_a[0,1]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|addr_store_b[0,1]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|addrstall_reg_a[0,1]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|addrstall_reg_b[0,1]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_wrap                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[0][77]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[0][76]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[0][75]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[1][77]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[1][76]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[1][75]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                     ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                     ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                     ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                     ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                     ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                     ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                     ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                     ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                    ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                    ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                    ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                              ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                              ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                              ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                              ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                              ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                              ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[1][54]                                                                                                                                              ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[1][61]                                                                                                                                              ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[1][60]                                                                                                                                              ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[1][61]                                                                                                                                              ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                    ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                    ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                    ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                    ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                       ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                       ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                       ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                       ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                 ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                 ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                 ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                 ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                 ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                 ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                 ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                 ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                       ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                       ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                       ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                       ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                         ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                         ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                                                                         ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                         ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                            ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                   ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                            ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                   ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                    ; Merged with niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s1_translator|waitrequest_reset_override                                                                                                                         ; Merged with niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s2_translator|waitrequest_reset_override                                                                                                                         ; Merged with niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ctl_slave_translator|waitrequest_reset_override                                                                                                                  ; Merged with niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ram_slave_translator|waitrequest_reset_override                                                                                                                  ; Merged with niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|waitrequest_reset_override                                                                                                               ; Merged with niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                 ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                 ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                 ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                 ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                 ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                 ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                 ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                 ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                       ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                       ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                       ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                       ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                       ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                         ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                         ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                         ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                         ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                    ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                    ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                    ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                    ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[0][60]                                                                                                                                              ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[0][54]                                                                                                                                              ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[0][61]                                                                                                                                              ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[0][54]                                                                                                                                              ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                              ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                              ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                              ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                              ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                              ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                              ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ram_slave_translator|av_readdata_pre[2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                                                              ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ram_slave_translator|av_readdata_pre[0]                                                                                                                          ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[1][61]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break|trigger_state                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[0][54]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ctl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ctl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break|trigbrktype                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[1][62]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[1][94]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[0][94]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ram_slave_translator|av_readdata_pre[0]                                                                                                                          ; Merged with niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ctl_slave_translator|av_readdata_pre[0]                                                                                                                          ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.001 ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 417                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                       ; Stuck at GND              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][54],                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                         ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                         ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                         ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                            ; Stuck at GND              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                              ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                              ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                              ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                               ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[1][61]                                                                                                                                            ; Stuck at GND              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[0][54],                                                                                                                                             ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                              ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                              ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                              ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                               ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                  ; Stuck at GND              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                   ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                    ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                    ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                    ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                     ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                     ; Stuck at GND              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[0][54],                                                                                                                                      ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                       ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                       ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                       ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                               ; Stuck at GND              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][54],                                                                                                                                ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                 ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                 ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                 ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                  ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                     ; Stuck at GND              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[0][54],                                                                                                                                      ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ctl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                       ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ctl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                       ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ctl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                       ;
;                                                                                                                                                                                                                                              ;                           ; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ctl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                        ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                     ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                            ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break|trigbrktype                                                                          ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                           ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                           ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                           ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                           ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                           ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                           ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                           ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                           ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                           ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break|trigger_state                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                            ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                              ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                            ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                              ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                            ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                              ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                            ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                              ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[0][77]                                                                                                                                            ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[1][77]                                                                                                                                              ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[0][76]                                                                                                                                            ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[1][76]                                                                                                                                              ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[0][75]                                                                                                                                            ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[1][75]                                                                                                                                              ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                  ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                    ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                  ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                    ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                  ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                    ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                     ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                       ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                     ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                       ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                     ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                       ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                     ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                       ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                     ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                       ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                     ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                       ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                       ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                         ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                       ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                         ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                          ; Stuck at GND              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                       ; Lost Fanouts              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                         ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                       ; Stuck at GND              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                         ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                     ; Stuck at GND              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                       ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                     ; Stuck at GND              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                       ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                  ; Stuck at GND              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                    ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[1][94]                                                                                                                                            ; Stuck at GND              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo|mem[0][94]                                                                                                                                              ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                               ; Stuck at GND              ; niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                 ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                            ; Stuck at VCC              ; niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                     ;
;                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|DRsize.101 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1057  ;
; Number of registers using Synchronous Clear  ; 71    ;
; Number of registers using Synchronous Load   ; 192   ;
; Number of registers using Asynchronous Clear ; 708   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 482   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; niosII_sys_clk_timer:sys_clk_timer|internal_counter[0]                                                                                                                                                                                                                                                                          ; 3       ;
; niosII_sys_clk_timer:sys_clk_timer|internal_counter[1]                                                                                                                                                                                                                                                                          ; 3       ;
; niosII_sys_clk_timer:sys_clk_timer|internal_counter[2]                                                                                                                                                                                                                                                                          ; 3       ;
; niosII_sys_clk_timer:sys_clk_timer|internal_counter[3]                                                                                                                                                                                                                                                                          ; 3       ;
; niosII_sys_clk_timer:sys_clk_timer|internal_counter[6]                                                                                                                                                                                                                                                                          ; 3       ;
; niosII_sys_clk_timer:sys_clk_timer|internal_counter[8]                                                                                                                                                                                                                                                                          ; 3       ;
; niosII_sys_clk_timer:sys_clk_timer|internal_counter[9]                                                                                                                                                                                                                                                                          ; 3       ;
; niosII_sys_clk_timer:sys_clk_timer|internal_counter[14]                                                                                                                                                                                                                                                                         ; 3       ;
; niosII_sys_clk_timer:sys_clk_timer|internal_counter[15]                                                                                                                                                                                                                                                                         ; 3       ;
; dec:sem|colors[2]                                                                                                                                                                                                                                                                                                               ; 6       ;
; niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                                    ; 14      ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                  ; 1       ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                        ; 11      ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ; 8       ;
; niosII_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                       ; 7       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                               ; 4       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                  ; 2       ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                ; 9       ;
; niosII_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                                ; 3       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                        ; 5       ;
; niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                    ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                  ; 1       ;
; niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                            ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                      ; 2       ;
; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                      ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; niosII_sys_clk_timer:sys_clk_timer|period_l_register[0]                                                                                                                                                                                                                                                                         ; 2       ;
; niosII_sys_clk_timer:sys_clk_timer|period_l_register[8]                                                                                                                                                                                                                                                                         ; 2       ;
; niosII_sys_clk_timer:sys_clk_timer|period_l_register[1]                                                                                                                                                                                                                                                                         ; 2       ;
; niosII_sys_clk_timer:sys_clk_timer|period_l_register[2]                                                                                                                                                                                                                                                                         ; 2       ;
; niosII_sys_clk_timer:sys_clk_timer|period_l_register[3]                                                                                                                                                                                                                                                                         ; 2       ;
; niosII_sys_clk_timer:sys_clk_timer|period_l_register[6]                                                                                                                                                                                                                                                                         ; 2       ;
; niosII_sys_clk_timer:sys_clk_timer|period_l_register[9]                                                                                                                                                                                                                                                                         ; 2       ;
; niosII_sys_clk_timer:sys_clk_timer|period_l_register[14]                                                                                                                                                                                                                                                                        ; 2       ;
; niosII_sys_clk_timer:sys_clk_timer|period_l_register[15]                                                                                                                                                                                                                                                                        ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 52                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |niosII|dec:sem|cntdiv[1]                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |niosII|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ram_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_iw[20]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |niosII|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_alu_result[13]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break|break_readreg[9]                                                                                                                                                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[37]                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[33]                                                                                                               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[11]                                                                                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|sr[29]                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |niosII|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |niosII|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |niosII|dec:sem|colors[1]                                                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|E_logic_result[27]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|W_rf_wr_data[26]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |niosII|niosII_cpu:cpu|niosII_cpu_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |niosII|niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |niosII|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for dec:sem|periodram:b2v_inst3|altsyncram:altsyncram_component|altsyncram_dhq1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001         ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                              ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                    ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                    ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                    ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                    ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                            ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                    ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                    ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                            ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                    ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                            ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                            ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; lpm_width               ; 8            ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; lpm_width               ; 8            ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mem:mem ;
+----------------+----------------+---------------------------+
; Parameter Name ; Value          ; Type                      ;
+----------------+----------------+---------------------------+
; INIT_FILE      ; niosII_mem.hex ; String                    ;
+----------------+----------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mem:mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                   ;
; WIDTH_A                            ; 32                   ; Signed Integer            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer            ;
; NUMWORDS_A                         ; 32768                ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 32                   ; Signed Integer            ;
; WIDTHAD_B                          ; 15                   ; Signed Integer            ;
; NUMWORDS_B                         ; 32768                ; Signed Integer            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; niosII_mem.hex       ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 32768                ; Signed Integer            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_0s32      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: dec:sem ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; m              ; 8     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dec:sem|periodram:b2v_inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                               ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ;                      ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_dhq1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ctl_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ram_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s2_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                  ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                  ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                       ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                       ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                       ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                       ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                       ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                       ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                       ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                       ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                              ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                              ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                              ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                              ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                              ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                              ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                              ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                              ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                              ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ctl_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                    ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ctl_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                          ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ram_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                    ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ram_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s2_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                             ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                             ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                             ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                             ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                             ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                             ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                             ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                             ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                             ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                             ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                             ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                             ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                             ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                             ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                             ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                             ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                             ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                             ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                             ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                             ;
; ADDR_W                    ; 18    ; Signed Integer                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                             ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s2_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                        ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                        ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                             ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                             ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                             ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                             ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                             ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                             ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                             ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                             ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                             ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                             ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                             ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                             ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                             ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                             ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                             ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                             ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                             ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                             ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                             ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                             ;
; ADDR_W                    ; 18    ; Signed Integer                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                             ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                        ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                        ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|niosII_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                      ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_003|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_004:router_004|niosII_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_005|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_006|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_007|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_008:router_008|niosII_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                              ;
; Entity Instance                           ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                      ;
; Entity Instance                           ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                      ;
; Entity Instance                           ; niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                      ;
; Entity Instance                           ; niosII_mem:mem|altsyncram:the_altsyncram                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                      ;
; Entity Instance                           ; dec:sem|periodram:b2v_inst3|altsyncram:altsyncram_component                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                               ;
; Entity Instance            ; niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                    ;
;     -- lpm_width           ; 8                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
; Entity Instance            ; niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                    ;
;     -- lpm_width           ; 8                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                       ;
+----------------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_008:router_008|niosII_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_004:router_004|niosII_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|niosII_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_s2_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_s2_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ram_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ram_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sem_ctl_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sem_ctl_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                            ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                     ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                      ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s2_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ram_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                      ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                      ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                      ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                      ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                      ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                      ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                      ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                      ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                      ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                      ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ctl_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "niosII_mem:mem" ;
+--------+-------+----------+----------------+
; Port   ; Type  ; Severity ; Details        ;
+--------+-------+----------+----------------+
; freeze ; Input ; Info     ; Stuck at GND   ;
+--------+-------+----------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic"                                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_jtag_uart:jtag_uart"                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace"                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci"          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench"     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "niosII_cpu:cpu"                 ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 45                          ;
; cycloneiii_ff         ; 972                         ;
;     CLR               ; 273                         ;
;     CLR SCLR          ; 9                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 76                          ;
;     ENA               ; 147                         ;
;     ENA CLR           ; 228                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 40                          ;
;     ENA SLD           ; 8                           ;
;     SLD               ; 10                          ;
;     plain             ; 131                         ;
; cycloneiii_lcell_comb ; 1633                        ;
;     arith             ; 140                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 96                          ;
;         3 data inputs ; 43                          ;
;     normal            ; 1493                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 42                          ;
;         2 data inputs ; 150                         ;
;         3 data inputs ; 358                         ;
;         4 data inputs ; 939                         ;
; cycloneiii_ram_block  ; 248                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 2.96                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 141                                      ;
; cycloneiii_ff         ; 85                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 148                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 140                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 25                                       ;
;         3 data inputs ; 36                                       ;
;         4 data inputs ; 72                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.08                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jan 03 21:36:23 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "niosII.qsys"
Info (12250): 2022.01.03.22:36:39 Progress: Loading Top/niosII.qsys
Info (12250): 2022.01.03.22:36:40 Progress: Reading input file
Info (12250): 2022.01.03.22:36:41 Progress: Adding clk [clock_source 18.1]
Info (12250): 2022.01.03.22:36:41 Progress: Parameterizing module clk
Info (12250): 2022.01.03.22:36:41 Progress: Adding cpu [altera_nios2_gen2 18.1]
Info (12250): 2022.01.03.22:36:42 Progress: Parameterizing module cpu
Info (12250): 2022.01.03.22:36:42 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2022.01.03.22:36:42 Progress: Parameterizing module jtag_uart
Info (12250): 2022.01.03.22:36:42 Progress: Adding mem [altera_avalon_onchip_memory2 18.1]
Info (12250): 2022.01.03.22:36:42 Progress: Parameterizing module mem
Info (12250): 2022.01.03.22:36:42 Progress: Adding sem [semafor 1.0]
Info (12250): 2022.01.03.22:36:42 Progress: Parameterizing module sem
Info (12250): 2022.01.03.22:36:42 Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Info (12250): 2022.01.03.22:36:42 Progress: Parameterizing module sys_clk_timer
Info (12250): 2022.01.03.22:36:42 Progress: Building connections
Info (12250): 2022.01.03.22:36:42 Progress: Parameterizing connections
Info (12250): 2022.01.03.22:36:42 Progress: Validating
Info (12250): 2022.01.03.22:36:43 Progress: Done reading input file
Info (12250): NiosII.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): NiosII: Generating niosII "niosII" for QUARTUS_SYNTH
Info (12250): Cpu: "niosII" instantiated altera_nios2_gen2 "cpu"
Info (12250): Jtag_uart: Starting RTL generation for module 'niosII_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_jtag_uart --dir=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0002_jtag_uart_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0002_jtag_uart_gen//niosII_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'niosII_jtag_uart'
Info (12250): Jtag_uart: "niosII" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Mem: Starting RTL generation for module 'niosII_mem'
Info (12250): Mem:   Generation command is [exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosII_mem --dir=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0003_mem_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0003_mem_gen//niosII_mem_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Mem: Done RTL generation for module 'niosII_mem'
Info (12250): Mem: "niosII" instantiated altera_avalon_onchip_memory2 "mem"
Info (12250): Sem: "niosII" instantiated semafor "sem"
Info (12250): Sys_clk_timer: Starting RTL generation for module 'niosII_sys_clk_timer'
Info (12250): Sys_clk_timer:   Generation command is [exec K:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_sys_clk_timer --dir=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0005_sys_clk_timer_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0005_sys_clk_timer_gen//niosII_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sys_clk_timer: Done RTL generation for module 'niosII_sys_clk_timer'
Info (12250): Sys_clk_timer: "niosII" instantiated altera_avalon_timer "sys_clk_timer"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "niosII" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "niosII" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "niosII" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'niosII_cpu_cpu'
Info (12250): Cpu:   Generation command is [exec K:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_cpu_cpu --dir=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0008_cpu_gen/ --quartus_bindir=K:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_4371158861922605309.dir/0008_cpu_gen//niosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2022.01.03 21:37:13 (*) Starting Nios II generation
Info (12250): Cpu: # 2022.01.03 21:37:13 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2022.01.03 21:37:14 (*)   Couldn't query license setup in Quartus directory K:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2022.01.03 21:37:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.01.03 21:37:14 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2022.01.03 21:37:14 (*)   Plaintext license not found.
Info (12250): Cpu: # 2022.01.03 21:37:14 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2022.01.03 21:37:14 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2022.01.03 21:37:14 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2022.01.03 21:37:15 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2022.01.03 21:37:15 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2022.01.03 21:37:16 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'niosII_cpu_cpu'
Info (12250): Cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosII/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosII/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosII/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): NiosII: Done "niosII" with 29 modules, 43 files
Info (12249): Finished elaborating Platform Designer system entity "niosII.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/niosii.v
    Info (12023): Found entity 1: niosII File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/dec.sv
    Info (12023): Found entity 1: dec File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu.v
    Info (12023): Found entity 1: niosII_cpu File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu.v
    Info (12023): Found entity 1: niosII_cpu_cpu_register_bank_a_module File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: niosII_cpu_cpu_register_bank_b_module File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 87
    Info (12023): Found entity 3: niosII_cpu_cpu_nios2_oci_debug File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 153
    Info (12023): Found entity 4: niosII_cpu_cpu_nios2_oci_break File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 295
    Info (12023): Found entity 5: niosII_cpu_cpu_nios2_oci_xbrk File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 588
    Info (12023): Found entity 6: niosII_cpu_cpu_nios2_oci_dbrk File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 795
    Info (12023): Found entity 7: niosII_cpu_cpu_nios2_oci_itrace File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 982
    Info (12023): Found entity 8: niosII_cpu_cpu_nios2_oci_td_mode File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1115
    Info (12023): Found entity 9: niosII_cpu_cpu_nios2_oci_dtrace File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1183
    Info (12023): Found entity 10: niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1265
    Info (12023): Found entity 11: niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1337
    Info (12023): Found entity 12: niosII_cpu_cpu_nios2_oci_fifo_cnt_inc File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1380
    Info (12023): Found entity 13: niosII_cpu_cpu_nios2_oci_fifo File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1427
    Info (12023): Found entity 14: niosII_cpu_cpu_nios2_oci_pib File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1913
    Info (12023): Found entity 15: niosII_cpu_cpu_nios2_oci_im File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1936
    Info (12023): Found entity 16: niosII_cpu_cpu_nios2_performance_monitors File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2006
    Info (12023): Found entity 17: niosII_cpu_cpu_nios2_avalon_reg File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2023
    Info (12023): Found entity 18: niosII_cpu_cpu_ociram_sp_ram_module File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2116
    Info (12023): Found entity 19: niosII_cpu_cpu_nios2_ocimem File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2181
    Info (12023): Found entity 20: niosII_cpu_cpu_nios2_oci File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2362
    Info (12023): Found entity 21: niosII_cpu_cpu File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: niosII_cpu_cpu_debug_slave_sysclk File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: niosII_cpu_cpu_debug_slave_tck File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: niosII_cpu_cpu_debug_slave_wrapper File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: niosII_cpu_cpu_test_bench File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_irq_mapper.sv
    Info (12023): Found entity 1: niosII_irq_mapper File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/niosii_jtag_uart.v
    Info (12023): Found entity 1: niosII_jtag_uart_sim_scfifo_w File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v Line: 21
    Info (12023): Found entity 2: niosII_jtag_uart_scfifo_w File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v Line: 78
    Info (12023): Found entity 3: niosII_jtag_uart_sim_scfifo_r File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v Line: 164
    Info (12023): Found entity 4: niosII_jtag_uart_scfifo_r File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v Line: 243
    Info (12023): Found entity 5: niosII_jtag_uart File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mem.v
    Info (12023): Found entity 1: niosII_mem File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mem.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0.v
    Info (12023): Found entity 1: niosII_mm_interconnect_0 File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_cmd_demux File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_cmd_demux_001 File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_cmd_mux File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_cmd_mux_002 File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_router_default_decode File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: niosII_mm_interconnect_0_router File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_router_001_default_decode File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: niosII_mm_interconnect_0_router_001 File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_router_002_default_decode File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: niosII_mm_interconnect_0_router_002 File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_router_004_default_decode File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: niosII_mm_interconnect_0_router_004 File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_router_008_default_decode File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: niosII_mm_interconnect_0_router_008 File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_rsp_demux File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_rsp_mux File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: niosII_mm_interconnect_0_rsp_mux_001 File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_sys_clk_timer.v
    Info (12023): Found entity 1: niosII_sys_clk_timer File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_sys_clk_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/periodram.v
    Info (12023): Found entity 1: periodram File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/periodram.v Line: 40
Info (12127): Elaborating entity "niosII" for the top level hierarchy
Info (12128): Elaborating entity "niosII_cpu" for hierarchy "niosII_cpu:cpu" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v Line: 105
Info (12128): Elaborating entity "niosII_cpu_cpu" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu.v Line: 65
Info (12128): Elaborating entity "niosII_cpu_cpu_test_bench" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 3545
Info (12128): Elaborating entity "niosII_cpu_cpu_register_bank_a_module" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 58
Info (12133): Instantiated megafunction "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "niosII_cpu_cpu_register_bank_b_module" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 4079
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 4575
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_debug" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 220
Info (12133): Instantiated megafunction "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_break" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2561
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_xbrk" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2582
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_dbrk" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2608
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_itrace" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2624
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_dtrace" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2639
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_td_mode" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1233
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_fifo" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2654
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo|niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1546
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1555
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo|niosII_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 1564
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_pib" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2659
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_oci_im" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2673
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_avalon_reg" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2692
Info (12128): Elaborating entity "niosII_cpu_cpu_nios2_ocimem" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2712
Info (12128): Elaborating entity "niosII_cpu_cpu_ociram_sp_ram_module" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2156
Info (12133): Instantiated megafunction "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "niosII_cpu_cpu_debug_slave_wrapper" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v Line: 2814
Info (12128): Elaborating entity "niosII_cpu_cpu_debug_slave_tck" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "niosII_cpu_cpu_debug_slave_sysclk" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy" with the following parameter: File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy" File: k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "niosII_cpu:cpu|niosII_cpu_cpu:cpu|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "niosII_jtag_uart" for hierarchy "niosII_jtag_uart:jtag_uart" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v Line: 118
Info (12128): Elaborating entity "niosII_jtag_uart_scfifo_w" for hierarchy "niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "niosII_jtag_uart_scfifo_r" for hierarchy "niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic" with the following parameter: File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "niosII_mem" for hierarchy "niosII_mem:mem" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v Line: 139
Info (12128): Elaborating entity "altsyncram" for hierarchy "niosII_mem:mem|altsyncram:the_altsyncram" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mem.v Line: 97
Info (12130): Elaborated megafunction instantiation "niosII_mem:mem|altsyncram:the_altsyncram" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mem.v Line: 97
Info (12133): Instantiated megafunction "niosII_mem:mem|altsyncram:the_altsyncram" with the following parameter: File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mem.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "niosII_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0s32.tdf
    Info (12023): Found entity 1: altsyncram_0s32 File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_0s32.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_0s32" for hierarchy "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated" File: k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/decode_msa.tdf Line: 22
Info (12128): Elaborating entity "decode_msa" for hierarchy "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|decode_msa:decode2" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_0s32.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_job.tdf
    Info (12023): Found entity 1: mux_job File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/mux_job.tdf Line: 22
Info (12128): Elaborating entity "mux_job" for hierarchy "niosII_mem:mem|altsyncram:the_altsyncram|altsyncram_0s32:auto_generated|mux_job:mux4" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_0s32.tdf Line: 57
Info (12128): Elaborating entity "dec" for hierarchy "dec:sem" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v Line: 158
Warning (10230): Verilog HDL assignment warning at dec.sv(23): truncated value with size 32 to match size of target (8) File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv Line: 23
Warning (10230): Verilog HDL assignment warning at dec.sv(70): truncated value with size 32 to match size of target (8) File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv Line: 70
Info (12128): Elaborating entity "periodram" for hierarchy "dec:sem|periodram:b2v_inst3" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv Line: 133
Info (12128): Elaborating entity "altsyncram" for hierarchy "dec:sem|periodram:b2v_inst3|altsyncram:altsyncram_component" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/periodram.v Line: 89
Info (12130): Elaborated megafunction instantiation "dec:sem|periodram:b2v_inst3|altsyncram:altsyncram_component" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/periodram.v Line: 89
Info (12133): Instantiated megafunction "dec:sem|periodram:b2v_inst3|altsyncram:altsyncram_component" with the following parameter: File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/periodram.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dhq1.tdf
    Info (12023): Found entity 1: altsyncram_dhq1 File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_dhq1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dhq1" for hierarchy "dec:sem|periodram:b2v_inst3|altsyncram:altsyncram_component|altsyncram_dhq1:auto_generated" File: k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "niosII_sys_clk_timer" for hierarchy "niosII_sys_clk_timer:sys_clk_timer" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v Line: 169
Info (12128): Elaborating entity "niosII_mm_interconnect_0" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v Line: 229
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 595
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 655
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 719
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ctl_slave_translator" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 783
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 847
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sem_ram_slave_translator" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 911
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 975
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_s2_translator" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1039
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1184
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1265
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1349
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 1390
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2156
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_default_decode" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router:router|niosII_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_001" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2172
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_001_default_decode" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_001:router_001|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_002" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2188
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_002_default_decode" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_002:router_002|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_004" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_004:router_004" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2220
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_004_default_decode" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_004:router_004|niosII_mm_interconnect_0_router_004_default_decode:the_default_decode" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_008" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_008:router_008" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2284
Info (12128): Elaborating entity "niosII_mm_interconnect_0_router_008_default_decode" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_router_008:router_008|niosII_mm_interconnect_0_router_008_default_decode:the_default_decode" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv Line: 178
Info (12128): Elaborating entity "niosII_mm_interconnect_0_cmd_demux" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2331
Info (12128): Elaborating entity "niosII_mm_interconnect_0_cmd_demux_001" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2354
Info (12128): Elaborating entity "niosII_mm_interconnect_0_cmd_mux" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2371
Info (12128): Elaborating entity "niosII_mm_interconnect_0_cmd_mux_002" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2411
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "niosII_mm_interconnect_0_rsp_demux" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2496
Info (12128): Elaborating entity "niosII_mm_interconnect_0_rsp_mux" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2651
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "niosII_mm_interconnect_0_rsp_mux_001" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2674
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "niosII_mm_interconnect_0_avalon_st_adapter" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v Line: 2703
Info (12128): Elaborating entity "niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "niosII_mm_interconnect_0:mm_interconnect_0|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "niosII_irq_mapper" for hierarchy "niosII_irq_mapper:irq_mapper" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v Line: 237
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v Line: 300
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_001" File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v Line: 363
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.01.03.22:37:29 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv Line: 88
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 58 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/intelFPGA/18.1/Lab2/Lab2/Top/output_files/Lab2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2321 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 2062 logic cells
    Info (21064): Implemented 248 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4915 megabytes
    Info: Processing ended: Mon Jan 03 21:37:49 2022
    Info: Elapsed time: 00:01:26
    Info: Total CPU time (on all processors): 00:02:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/intelFPGA/18.1/Lab2/Lab2/Top/output_files/Lab2.map.smsg.


