m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_43/simulation/modelsim
vex4_43
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1586446245
!i10b 1
!s100 [IeIUTci[ZJ;?g9e[05jE0
I0TBWD01cGJfUMhmHUA[510
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 ex4_43_sv_unit
S1
R0
w1586445889
8D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_43/ex4_43.sv
FD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_43/ex4_43.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
!s108 1586446244.000000
!s107 D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_43/ex4_43.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_43|D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_43/ex4_43.sv|
!i113 1
Z5 o-sv -work work
Z6 !s92 -sv -work work +incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_43
Z7 tCvgOpt 0
vex4_43_tb
R1
R2
!i10b 1
!s100 6WHdHeHzTLdPJk4Af^a7Z1
Ib?FBdMlBX5VTdFG_KYW@30
R3
!s105 ex4_43_tb_sv_unit
S1
R0
w1586446171
8D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_43/ex4_43_tb.sv
FD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_43/ex4_43_tb.sv
L0 3
R4
r1
!s85 0
31
!s108 1586446245.000000
!s107 D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_43/ex4_43_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_43|D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_43/ex4_43_tb.sv|
!i113 1
R5
R6
R7
