INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Extra/Proecessor_Design/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Extra/Proecessor_Design/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/State_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/University work/Extra/Proecessor_Design/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
