
teste.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000363c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080036fc  080036fc  000136fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003768  08003768  00020004  2**0
                  CONTENTS
  4 .ARM          00000008  08003768  08003768  00013768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003770  08003770  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003770  08003770  00013770  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003774  08003774  00013774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08003778  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  20000004  0800377c  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000120  0800377c  00020120  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ab15  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c10  00000000  00000000  0002ab41  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b38  00000000  00000000  0002c758  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a40  00000000  00000000  0002d290  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000140a1  00000000  00000000  0002dcd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000981b  00000000  00000000  00041d71  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007e928  00000000  00000000  0004b58c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c9eb4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000275c  00000000  00000000  000c9f30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080036e4 	.word	0x080036e4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	080036e4 	.word	0x080036e4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	464f      	mov	r7, r9
 8000264:	4646      	mov	r6, r8
 8000266:	46d6      	mov	lr, sl
 8000268:	b5c0      	push	{r6, r7, lr}
 800026a:	0004      	movs	r4, r0
 800026c:	b082      	sub	sp, #8
 800026e:	000d      	movs	r5, r1
 8000270:	4691      	mov	r9, r2
 8000272:	4698      	mov	r8, r3
 8000274:	428b      	cmp	r3, r1
 8000276:	d82f      	bhi.n	80002d8 <__udivmoddi4+0x78>
 8000278:	d02c      	beq.n	80002d4 <__udivmoddi4+0x74>
 800027a:	4641      	mov	r1, r8
 800027c:	4648      	mov	r0, r9
 800027e:	f000 f8b1 	bl	80003e4 <__clzdi2>
 8000282:	0029      	movs	r1, r5
 8000284:	0006      	movs	r6, r0
 8000286:	0020      	movs	r0, r4
 8000288:	f000 f8ac 	bl	80003e4 <__clzdi2>
 800028c:	1a33      	subs	r3, r6, r0
 800028e:	469c      	mov	ip, r3
 8000290:	3b20      	subs	r3, #32
 8000292:	469a      	mov	sl, r3
 8000294:	d500      	bpl.n	8000298 <__udivmoddi4+0x38>
 8000296:	e076      	b.n	8000386 <__udivmoddi4+0x126>
 8000298:	464b      	mov	r3, r9
 800029a:	4652      	mov	r2, sl
 800029c:	4093      	lsls	r3, r2
 800029e:	001f      	movs	r7, r3
 80002a0:	464b      	mov	r3, r9
 80002a2:	4662      	mov	r2, ip
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d828      	bhi.n	80002fe <__udivmoddi4+0x9e>
 80002ac:	d025      	beq.n	80002fa <__udivmoddi4+0x9a>
 80002ae:	4653      	mov	r3, sl
 80002b0:	1ba4      	subs	r4, r4, r6
 80002b2:	41bd      	sbcs	r5, r7
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	da00      	bge.n	80002ba <__udivmoddi4+0x5a>
 80002b8:	e07b      	b.n	80003b2 <__udivmoddi4+0x152>
 80002ba:	2200      	movs	r2, #0
 80002bc:	2300      	movs	r3, #0
 80002be:	9200      	str	r2, [sp, #0]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	2301      	movs	r3, #1
 80002c4:	4652      	mov	r2, sl
 80002c6:	4093      	lsls	r3, r2
 80002c8:	9301      	str	r3, [sp, #4]
 80002ca:	2301      	movs	r3, #1
 80002cc:	4662      	mov	r2, ip
 80002ce:	4093      	lsls	r3, r2
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	e018      	b.n	8000306 <__udivmoddi4+0xa6>
 80002d4:	4282      	cmp	r2, r0
 80002d6:	d9d0      	bls.n	800027a <__udivmoddi4+0x1a>
 80002d8:	2200      	movs	r2, #0
 80002da:	2300      	movs	r3, #0
 80002dc:	9200      	str	r2, [sp, #0]
 80002de:	9301      	str	r3, [sp, #4]
 80002e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <__udivmoddi4+0x8a>
 80002e6:	601c      	str	r4, [r3, #0]
 80002e8:	605d      	str	r5, [r3, #4]
 80002ea:	9800      	ldr	r0, [sp, #0]
 80002ec:	9901      	ldr	r1, [sp, #4]
 80002ee:	b002      	add	sp, #8
 80002f0:	bc1c      	pop	{r2, r3, r4}
 80002f2:	4690      	mov	r8, r2
 80002f4:	4699      	mov	r9, r3
 80002f6:	46a2      	mov	sl, r4
 80002f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fa:	42a3      	cmp	r3, r4
 80002fc:	d9d7      	bls.n	80002ae <__udivmoddi4+0x4e>
 80002fe:	2200      	movs	r2, #0
 8000300:	2300      	movs	r3, #0
 8000302:	9200      	str	r2, [sp, #0]
 8000304:	9301      	str	r3, [sp, #4]
 8000306:	4663      	mov	r3, ip
 8000308:	2b00      	cmp	r3, #0
 800030a:	d0e9      	beq.n	80002e0 <__udivmoddi4+0x80>
 800030c:	07fb      	lsls	r3, r7, #31
 800030e:	4698      	mov	r8, r3
 8000310:	4641      	mov	r1, r8
 8000312:	0872      	lsrs	r2, r6, #1
 8000314:	430a      	orrs	r2, r1
 8000316:	087b      	lsrs	r3, r7, #1
 8000318:	4666      	mov	r6, ip
 800031a:	e00e      	b.n	800033a <__udivmoddi4+0xda>
 800031c:	42ab      	cmp	r3, r5
 800031e:	d101      	bne.n	8000324 <__udivmoddi4+0xc4>
 8000320:	42a2      	cmp	r2, r4
 8000322:	d80c      	bhi.n	800033e <__udivmoddi4+0xde>
 8000324:	1aa4      	subs	r4, r4, r2
 8000326:	419d      	sbcs	r5, r3
 8000328:	2001      	movs	r0, #1
 800032a:	1924      	adds	r4, r4, r4
 800032c:	416d      	adcs	r5, r5
 800032e:	2100      	movs	r1, #0
 8000330:	3e01      	subs	r6, #1
 8000332:	1824      	adds	r4, r4, r0
 8000334:	414d      	adcs	r5, r1
 8000336:	2e00      	cmp	r6, #0
 8000338:	d006      	beq.n	8000348 <__udivmoddi4+0xe8>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d9ee      	bls.n	800031c <__udivmoddi4+0xbc>
 800033e:	3e01      	subs	r6, #1
 8000340:	1924      	adds	r4, r4, r4
 8000342:	416d      	adcs	r5, r5
 8000344:	2e00      	cmp	r6, #0
 8000346:	d1f8      	bne.n	800033a <__udivmoddi4+0xda>
 8000348:	9800      	ldr	r0, [sp, #0]
 800034a:	9901      	ldr	r1, [sp, #4]
 800034c:	4653      	mov	r3, sl
 800034e:	1900      	adds	r0, r0, r4
 8000350:	4169      	adcs	r1, r5
 8000352:	2b00      	cmp	r3, #0
 8000354:	db23      	blt.n	800039e <__udivmoddi4+0x13e>
 8000356:	002b      	movs	r3, r5
 8000358:	4652      	mov	r2, sl
 800035a:	40d3      	lsrs	r3, r2
 800035c:	002a      	movs	r2, r5
 800035e:	4664      	mov	r4, ip
 8000360:	40e2      	lsrs	r2, r4
 8000362:	001c      	movs	r4, r3
 8000364:	4653      	mov	r3, sl
 8000366:	0015      	movs	r5, r2
 8000368:	2b00      	cmp	r3, #0
 800036a:	db2d      	blt.n	80003c8 <__udivmoddi4+0x168>
 800036c:	0026      	movs	r6, r4
 800036e:	4657      	mov	r7, sl
 8000370:	40be      	lsls	r6, r7
 8000372:	0033      	movs	r3, r6
 8000374:	0026      	movs	r6, r4
 8000376:	4667      	mov	r7, ip
 8000378:	40be      	lsls	r6, r7
 800037a:	0032      	movs	r2, r6
 800037c:	1a80      	subs	r0, r0, r2
 800037e:	4199      	sbcs	r1, r3
 8000380:	9000      	str	r0, [sp, #0]
 8000382:	9101      	str	r1, [sp, #4]
 8000384:	e7ac      	b.n	80002e0 <__udivmoddi4+0x80>
 8000386:	4662      	mov	r2, ip
 8000388:	2320      	movs	r3, #32
 800038a:	1a9b      	subs	r3, r3, r2
 800038c:	464a      	mov	r2, r9
 800038e:	40da      	lsrs	r2, r3
 8000390:	4661      	mov	r1, ip
 8000392:	0013      	movs	r3, r2
 8000394:	4642      	mov	r2, r8
 8000396:	408a      	lsls	r2, r1
 8000398:	0017      	movs	r7, r2
 800039a:	431f      	orrs	r7, r3
 800039c:	e780      	b.n	80002a0 <__udivmoddi4+0x40>
 800039e:	4662      	mov	r2, ip
 80003a0:	2320      	movs	r3, #32
 80003a2:	1a9b      	subs	r3, r3, r2
 80003a4:	002a      	movs	r2, r5
 80003a6:	4666      	mov	r6, ip
 80003a8:	409a      	lsls	r2, r3
 80003aa:	0023      	movs	r3, r4
 80003ac:	40f3      	lsrs	r3, r6
 80003ae:	4313      	orrs	r3, r2
 80003b0:	e7d4      	b.n	800035c <__udivmoddi4+0xfc>
 80003b2:	4662      	mov	r2, ip
 80003b4:	2320      	movs	r3, #32
 80003b6:	2100      	movs	r1, #0
 80003b8:	1a9b      	subs	r3, r3, r2
 80003ba:	2200      	movs	r2, #0
 80003bc:	9100      	str	r1, [sp, #0]
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	2201      	movs	r2, #1
 80003c2:	40da      	lsrs	r2, r3
 80003c4:	9201      	str	r2, [sp, #4]
 80003c6:	e780      	b.n	80002ca <__udivmoddi4+0x6a>
 80003c8:	2320      	movs	r3, #32
 80003ca:	4662      	mov	r2, ip
 80003cc:	0026      	movs	r6, r4
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	40de      	lsrs	r6, r3
 80003d2:	002f      	movs	r7, r5
 80003d4:	46b0      	mov	r8, r6
 80003d6:	4666      	mov	r6, ip
 80003d8:	40b7      	lsls	r7, r6
 80003da:	4646      	mov	r6, r8
 80003dc:	003b      	movs	r3, r7
 80003de:	4333      	orrs	r3, r6
 80003e0:	e7c8      	b.n	8000374 <__udivmoddi4+0x114>
 80003e2:	46c0      	nop			; (mov r8, r8)

080003e4 <__clzdi2>:
 80003e4:	b510      	push	{r4, lr}
 80003e6:	2900      	cmp	r1, #0
 80003e8:	d103      	bne.n	80003f2 <__clzdi2+0xe>
 80003ea:	f000 f807 	bl	80003fc <__clzsi2>
 80003ee:	3020      	adds	r0, #32
 80003f0:	e002      	b.n	80003f8 <__clzdi2+0x14>
 80003f2:	1c08      	adds	r0, r1, #0
 80003f4:	f000 f802 	bl	80003fc <__clzsi2>
 80003f8:	bd10      	pop	{r4, pc}
 80003fa:	46c0      	nop			; (mov r8, r8)

080003fc <__clzsi2>:
 80003fc:	211c      	movs	r1, #28
 80003fe:	2301      	movs	r3, #1
 8000400:	041b      	lsls	r3, r3, #16
 8000402:	4298      	cmp	r0, r3
 8000404:	d301      	bcc.n	800040a <__clzsi2+0xe>
 8000406:	0c00      	lsrs	r0, r0, #16
 8000408:	3910      	subs	r1, #16
 800040a:	0a1b      	lsrs	r3, r3, #8
 800040c:	4298      	cmp	r0, r3
 800040e:	d301      	bcc.n	8000414 <__clzsi2+0x18>
 8000410:	0a00      	lsrs	r0, r0, #8
 8000412:	3908      	subs	r1, #8
 8000414:	091b      	lsrs	r3, r3, #4
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0x22>
 800041a:	0900      	lsrs	r0, r0, #4
 800041c:	3904      	subs	r1, #4
 800041e:	a202      	add	r2, pc, #8	; (adr r2, 8000428 <__clzsi2+0x2c>)
 8000420:	5c10      	ldrb	r0, [r2, r0]
 8000422:	1840      	adds	r0, r0, r1
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	02020304 	.word	0x02020304
 800042c:	01010101 	.word	0x01010101
	...

08000438 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800043c:	f000 fbdc 	bl	8000bf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000440:	f000 f80a 	bl	8000458 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000444:	f000 f98a 	bl	800075c <MX_GPIO_Init>
  MX_RTC_Init();
 8000448:	f000 f880 	bl	800054c <MX_RTC_Init>
  MX_SPI1_Init();
 800044c:	f000 f91e 	bl	800068c <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000450:	f000 f954 	bl	80006fc <MX_USART2_UART_Init>
 
 

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000454:	e7fe      	b.n	8000454 <main+0x1c>
	...

08000458 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000458:	b590      	push	{r4, r7, lr}
 800045a:	b09d      	sub	sp, #116	; 0x74
 800045c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800045e:	2438      	movs	r4, #56	; 0x38
 8000460:	193b      	adds	r3, r7, r4
 8000462:	0018      	movs	r0, r3
 8000464:	2338      	movs	r3, #56	; 0x38
 8000466:	001a      	movs	r2, r3
 8000468:	2100      	movs	r1, #0
 800046a:	f003 f933 	bl	80036d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800046e:	2324      	movs	r3, #36	; 0x24
 8000470:	18fb      	adds	r3, r7, r3
 8000472:	0018      	movs	r0, r3
 8000474:	2314      	movs	r3, #20
 8000476:	001a      	movs	r2, r3
 8000478:	2100      	movs	r1, #0
 800047a:	f003 f92b 	bl	80036d4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800047e:	003b      	movs	r3, r7
 8000480:	0018      	movs	r0, r3
 8000482:	2324      	movs	r3, #36	; 0x24
 8000484:	001a      	movs	r2, r3
 8000486:	2100      	movs	r1, #0
 8000488:	f003 f924 	bl	80036d4 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800048c:	4b2d      	ldr	r3, [pc, #180]	; (8000544 <SystemClock_Config+0xec>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4a2d      	ldr	r2, [pc, #180]	; (8000548 <SystemClock_Config+0xf0>)
 8000492:	401a      	ands	r2, r3
 8000494:	4b2b      	ldr	r3, [pc, #172]	; (8000544 <SystemClock_Config+0xec>)
 8000496:	2180      	movs	r1, #128	; 0x80
 8000498:	0109      	lsls	r1, r1, #4
 800049a:	430a      	orrs	r2, r1
 800049c:	601a      	str	r2, [r3, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800049e:	0021      	movs	r1, r4
 80004a0:	187b      	adds	r3, r7, r1
 80004a2:	220a      	movs	r2, #10
 80004a4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004a6:	187b      	adds	r3, r7, r1
 80004a8:	2201      	movs	r2, #1
 80004aa:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004ac:	187b      	adds	r3, r7, r1
 80004ae:	2210      	movs	r2, #16
 80004b0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80004b2:	187b      	adds	r3, r7, r1
 80004b4:	2201      	movs	r2, #1
 80004b6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004b8:	187b      	adds	r3, r7, r1
 80004ba:	2202      	movs	r2, #2
 80004bc:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004be:	187b      	adds	r3, r7, r1
 80004c0:	2200      	movs	r2, #0
 80004c2:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 80004c4:	187b      	adds	r3, r7, r1
 80004c6:	2280      	movs	r2, #128	; 0x80
 80004c8:	0312      	lsls	r2, r2, #12
 80004ca:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 80004cc:	187b      	adds	r3, r7, r1
 80004ce:	2280      	movs	r2, #128	; 0x80
 80004d0:	0412      	lsls	r2, r2, #16
 80004d2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004d4:	187b      	adds	r3, r7, r1
 80004d6:	0018      	movs	r0, r3
 80004d8:	f000 fed2 	bl	8001280 <HAL_RCC_OscConfig>
 80004dc:	1e03      	subs	r3, r0, #0
 80004de:	d001      	beq.n	80004e4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80004e0:	f000 f9ea 	bl	80008b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004e4:	2124      	movs	r1, #36	; 0x24
 80004e6:	187b      	adds	r3, r7, r1
 80004e8:	220f      	movs	r2, #15
 80004ea:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004ec:	187b      	adds	r3, r7, r1
 80004ee:	2203      	movs	r2, #3
 80004f0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004f2:	187b      	adds	r3, r7, r1
 80004f4:	2200      	movs	r2, #0
 80004f6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004f8:	187b      	adds	r3, r7, r1
 80004fa:	2200      	movs	r2, #0
 80004fc:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004fe:	187b      	adds	r3, r7, r1
 8000500:	2200      	movs	r2, #0
 8000502:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000504:	187b      	adds	r3, r7, r1
 8000506:	2101      	movs	r1, #1
 8000508:	0018      	movs	r0, r3
 800050a:	f001 fa89 	bl	8001a20 <HAL_RCC_ClockConfig>
 800050e:	1e03      	subs	r3, r0, #0
 8000510:	d001      	beq.n	8000516 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000512:	f000 f9d1 	bl	80008b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 8000516:	003b      	movs	r3, r7
 8000518:	2222      	movs	r2, #34	; 0x22
 800051a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800051c:	003b      	movs	r3, r7
 800051e:	2200      	movs	r2, #0
 8000520:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000522:	003b      	movs	r3, r7
 8000524:	2280      	movs	r2, #128	; 0x80
 8000526:	0292      	lsls	r2, r2, #10
 8000528:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800052a:	003b      	movs	r3, r7
 800052c:	0018      	movs	r0, r3
 800052e:	f001 fc5b 	bl	8001de8 <HAL_RCCEx_PeriphCLKConfig>
 8000532:	1e03      	subs	r3, r0, #0
 8000534:	d001      	beq.n	800053a <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000536:	f000 f9bf 	bl	80008b8 <Error_Handler>
  }
}
 800053a:	46c0      	nop			; (mov r8, r8)
 800053c:	46bd      	mov	sp, r7
 800053e:	b01d      	add	sp, #116	; 0x74
 8000540:	bd90      	pop	{r4, r7, pc}
 8000542:	46c0      	nop			; (mov r8, r8)
 8000544:	40007000 	.word	0x40007000
 8000548:	ffffe7ff 	.word	0xffffe7ff

0800054c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b090      	sub	sp, #64	; 0x40
 8000550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000552:	232c      	movs	r3, #44	; 0x2c
 8000554:	18fb      	adds	r3, r7, r3
 8000556:	0018      	movs	r0, r3
 8000558:	2314      	movs	r3, #20
 800055a:	001a      	movs	r2, r3
 800055c:	2100      	movs	r1, #0
 800055e:	f003 f8b9 	bl	80036d4 <memset>
  RTC_DateTypeDef sDate = {0};
 8000562:	2328      	movs	r3, #40	; 0x28
 8000564:	18fb      	adds	r3, r7, r3
 8000566:	2200      	movs	r2, #0
 8000568:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 800056a:	003b      	movs	r3, r7
 800056c:	0018      	movs	r0, r3
 800056e:	2328      	movs	r3, #40	; 0x28
 8000570:	001a      	movs	r2, r3
 8000572:	2100      	movs	r1, #0
 8000574:	f003 f8ae 	bl	80036d4 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8000578:	4b41      	ldr	r3, [pc, #260]	; (8000680 <MX_RTC_Init+0x134>)
 800057a:	4a42      	ldr	r2, [pc, #264]	; (8000684 <MX_RTC_Init+0x138>)
 800057c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800057e:	4b40      	ldr	r3, [pc, #256]	; (8000680 <MX_RTC_Init+0x134>)
 8000580:	2200      	movs	r2, #0
 8000582:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 31;
 8000584:	4b3e      	ldr	r3, [pc, #248]	; (8000680 <MX_RTC_Init+0x134>)
 8000586:	221f      	movs	r2, #31
 8000588:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1023;
 800058a:	4b3d      	ldr	r3, [pc, #244]	; (8000680 <MX_RTC_Init+0x134>)
 800058c:	4a3e      	ldr	r2, [pc, #248]	; (8000688 <MX_RTC_Init+0x13c>)
 800058e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000590:	4b3b      	ldr	r3, [pc, #236]	; (8000680 <MX_RTC_Init+0x134>)
 8000592:	2200      	movs	r2, #0
 8000594:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000596:	4b3a      	ldr	r3, [pc, #232]	; (8000680 <MX_RTC_Init+0x134>)
 8000598:	2200      	movs	r2, #0
 800059a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800059c:	4b38      	ldr	r3, [pc, #224]	; (8000680 <MX_RTC_Init+0x134>)
 800059e:	2200      	movs	r2, #0
 80005a0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80005a2:	4b37      	ldr	r3, [pc, #220]	; (8000680 <MX_RTC_Init+0x134>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80005a8:	4b35      	ldr	r3, [pc, #212]	; (8000680 <MX_RTC_Init+0x134>)
 80005aa:	0018      	movs	r0, r3
 80005ac:	f001 fd74 	bl	8002098 <HAL_RTC_Init>
 80005b0:	1e03      	subs	r3, r0, #0
 80005b2:	d001      	beq.n	80005b8 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 80005b4:	f000 f980 	bl	80008b8 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 80005b8:	212c      	movs	r1, #44	; 0x2c
 80005ba:	187b      	adds	r3, r7, r1
 80005bc:	2200      	movs	r2, #0
 80005be:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 80005c0:	187b      	adds	r3, r7, r1
 80005c2:	2200      	movs	r2, #0
 80005c4:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 80005c6:	187b      	adds	r3, r7, r1
 80005c8:	2200      	movs	r2, #0
 80005ca:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80005cc:	187b      	adds	r3, r7, r1
 80005ce:	2200      	movs	r2, #0
 80005d0:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80005d2:	187b      	adds	r3, r7, r1
 80005d4:	2200      	movs	r2, #0
 80005d6:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80005d8:	1879      	adds	r1, r7, r1
 80005da:	4b29      	ldr	r3, [pc, #164]	; (8000680 <MX_RTC_Init+0x134>)
 80005dc:	2200      	movs	r2, #0
 80005de:	0018      	movs	r0, r3
 80005e0:	f001 fdf8 	bl	80021d4 <HAL_RTC_SetTime>
 80005e4:	1e03      	subs	r3, r0, #0
 80005e6:	d001      	beq.n	80005ec <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 80005e8:	f000 f966 	bl	80008b8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80005ec:	2128      	movs	r1, #40	; 0x28
 80005ee:	187b      	adds	r3, r7, r1
 80005f0:	2201      	movs	r2, #1
 80005f2:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80005f4:	187b      	adds	r3, r7, r1
 80005f6:	2201      	movs	r2, #1
 80005f8:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 80005fa:	187b      	adds	r3, r7, r1
 80005fc:	2201      	movs	r2, #1
 80005fe:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8000600:	187b      	adds	r3, r7, r1
 8000602:	2200      	movs	r2, #0
 8000604:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000606:	1879      	adds	r1, r7, r1
 8000608:	4b1d      	ldr	r3, [pc, #116]	; (8000680 <MX_RTC_Init+0x134>)
 800060a:	2200      	movs	r2, #0
 800060c:	0018      	movs	r0, r3
 800060e:	f001 fea5 	bl	800235c <HAL_RTC_SetDate>
 8000612:	1e03      	subs	r3, r0, #0
 8000614:	d001      	beq.n	800061a <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8000616:	f000 f94f 	bl	80008b8 <Error_Handler>
  }
  /** Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0;
 800061a:	003b      	movs	r3, r7
 800061c:	2200      	movs	r2, #0
 800061e:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8000620:	003b      	movs	r3, r7
 8000622:	2200      	movs	r2, #0
 8000624:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8000626:	003b      	movs	r3, r7
 8000628:	2200      	movs	r2, #0
 800062a:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 800062c:	003b      	movs	r3, r7
 800062e:	2200      	movs	r2, #0
 8000630:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000632:	003b      	movs	r3, r7
 8000634:	2200      	movs	r2, #0
 8000636:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000638:	003b      	movs	r3, r7
 800063a:	2200      	movs	r2, #0
 800063c:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800063e:	003b      	movs	r3, r7
 8000640:	2200      	movs	r2, #0
 8000642:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8000644:	003b      	movs	r3, r7
 8000646:	22f0      	movs	r2, #240	; 0xf0
 8000648:	0512      	lsls	r2, r2, #20
 800064a:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800064c:	003b      	movs	r3, r7
 800064e:	2200      	movs	r2, #0
 8000650:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8000652:	003b      	movs	r3, r7
 8000654:	2220      	movs	r2, #32
 8000656:	2101      	movs	r1, #1
 8000658:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 800065a:	003b      	movs	r3, r7
 800065c:	2280      	movs	r2, #128	; 0x80
 800065e:	0052      	lsls	r2, r2, #1
 8000660:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8000662:	0039      	movs	r1, r7
 8000664:	4b06      	ldr	r3, [pc, #24]	; (8000680 <MX_RTC_Init+0x134>)
 8000666:	2200      	movs	r2, #0
 8000668:	0018      	movs	r0, r3
 800066a:	f001 ff25 	bl	80024b8 <HAL_RTC_SetAlarm_IT>
 800066e:	1e03      	subs	r3, r0, #0
 8000670:	d001      	beq.n	8000676 <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 8000672:	f000 f921 	bl	80008b8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000676:	46c0      	nop			; (mov r8, r8)
 8000678:	46bd      	mov	sp, r7
 800067a:	b010      	add	sp, #64	; 0x40
 800067c:	bd80      	pop	{r7, pc}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	20000020 	.word	0x20000020
 8000684:	40002800 	.word	0x40002800
 8000688:	000003ff 	.word	0x000003ff

0800068c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000690:	4b18      	ldr	r3, [pc, #96]	; (80006f4 <MX_SPI1_Init+0x68>)
 8000692:	4a19      	ldr	r2, [pc, #100]	; (80006f8 <MX_SPI1_Init+0x6c>)
 8000694:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000696:	4b17      	ldr	r3, [pc, #92]	; (80006f4 <MX_SPI1_Init+0x68>)
 8000698:	2282      	movs	r2, #130	; 0x82
 800069a:	0052      	lsls	r2, r2, #1
 800069c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800069e:	4b15      	ldr	r3, [pc, #84]	; (80006f4 <MX_SPI1_Init+0x68>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006a4:	4b13      	ldr	r3, [pc, #76]	; (80006f4 <MX_SPI1_Init+0x68>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006aa:	4b12      	ldr	r3, [pc, #72]	; (80006f4 <MX_SPI1_Init+0x68>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006b0:	4b10      	ldr	r3, [pc, #64]	; (80006f4 <MX_SPI1_Init+0x68>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006b6:	4b0f      	ldr	r3, [pc, #60]	; (80006f4 <MX_SPI1_Init+0x68>)
 80006b8:	2280      	movs	r2, #128	; 0x80
 80006ba:	0092      	lsls	r2, r2, #2
 80006bc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80006be:	4b0d      	ldr	r3, [pc, #52]	; (80006f4 <MX_SPI1_Init+0x68>)
 80006c0:	2220      	movs	r2, #32
 80006c2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006c4:	4b0b      	ldr	r3, [pc, #44]	; (80006f4 <MX_SPI1_Init+0x68>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006ca:	4b0a      	ldr	r3, [pc, #40]	; (80006f4 <MX_SPI1_Init+0x68>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006d0:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <MX_SPI1_Init+0x68>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80006d6:	4b07      	ldr	r3, [pc, #28]	; (80006f4 <MX_SPI1_Init+0x68>)
 80006d8:	2207      	movs	r2, #7
 80006da:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006dc:	4b05      	ldr	r3, [pc, #20]	; (80006f4 <MX_SPI1_Init+0x68>)
 80006de:	0018      	movs	r0, r3
 80006e0:	f002 f90e 	bl	8002900 <HAL_SPI_Init>
 80006e4:	1e03      	subs	r3, r0, #0
 80006e6:	d001      	beq.n	80006ec <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80006e8:	f000 f8e6 	bl	80008b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80006ec:	46c0      	nop			; (mov r8, r8)
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	46c0      	nop			; (mov r8, r8)
 80006f4:	20000044 	.word	0x20000044
 80006f8:	40013000 	.word	0x40013000

080006fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000700:	4b14      	ldr	r3, [pc, #80]	; (8000754 <MX_USART2_UART_Init+0x58>)
 8000702:	4a15      	ldr	r2, [pc, #84]	; (8000758 <MX_USART2_UART_Init+0x5c>)
 8000704:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000706:	4b13      	ldr	r3, [pc, #76]	; (8000754 <MX_USART2_UART_Init+0x58>)
 8000708:	22e1      	movs	r2, #225	; 0xe1
 800070a:	0252      	lsls	r2, r2, #9
 800070c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800070e:	4b11      	ldr	r3, [pc, #68]	; (8000754 <MX_USART2_UART_Init+0x58>)
 8000710:	2200      	movs	r2, #0
 8000712:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000714:	4b0f      	ldr	r3, [pc, #60]	; (8000754 <MX_USART2_UART_Init+0x58>)
 8000716:	2200      	movs	r2, #0
 8000718:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800071a:	4b0e      	ldr	r3, [pc, #56]	; (8000754 <MX_USART2_UART_Init+0x58>)
 800071c:	2200      	movs	r2, #0
 800071e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000720:	4b0c      	ldr	r3, [pc, #48]	; (8000754 <MX_USART2_UART_Init+0x58>)
 8000722:	220c      	movs	r2, #12
 8000724:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000726:	4b0b      	ldr	r3, [pc, #44]	; (8000754 <MX_USART2_UART_Init+0x58>)
 8000728:	2200      	movs	r2, #0
 800072a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800072c:	4b09      	ldr	r3, [pc, #36]	; (8000754 <MX_USART2_UART_Init+0x58>)
 800072e:	2200      	movs	r2, #0
 8000730:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000732:	4b08      	ldr	r3, [pc, #32]	; (8000754 <MX_USART2_UART_Init+0x58>)
 8000734:	2200      	movs	r2, #0
 8000736:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000738:	4b06      	ldr	r3, [pc, #24]	; (8000754 <MX_USART2_UART_Init+0x58>)
 800073a:	2200      	movs	r2, #0
 800073c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800073e:	4b05      	ldr	r3, [pc, #20]	; (8000754 <MX_USART2_UART_Init+0x58>)
 8000740:	0018      	movs	r0, r3
 8000742:	f002 f947 	bl	80029d4 <HAL_UART_Init>
 8000746:	1e03      	subs	r3, r0, #0
 8000748:	d001      	beq.n	800074e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800074a:	f000 f8b5 	bl	80008b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	2000009c 	.word	0x2000009c
 8000758:	40004400 	.word	0x40004400

0800075c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800075c:	b590      	push	{r4, r7, lr}
 800075e:	b08b      	sub	sp, #44	; 0x2c
 8000760:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000762:	2414      	movs	r4, #20
 8000764:	193b      	adds	r3, r7, r4
 8000766:	0018      	movs	r0, r3
 8000768:	2314      	movs	r3, #20
 800076a:	001a      	movs	r2, r3
 800076c:	2100      	movs	r1, #0
 800076e:	f002 ffb1 	bl	80036d4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000772:	4b4c      	ldr	r3, [pc, #304]	; (80008a4 <MX_GPIO_Init+0x148>)
 8000774:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000776:	4b4b      	ldr	r3, [pc, #300]	; (80008a4 <MX_GPIO_Init+0x148>)
 8000778:	2101      	movs	r1, #1
 800077a:	430a      	orrs	r2, r1
 800077c:	62da      	str	r2, [r3, #44]	; 0x2c
 800077e:	4b49      	ldr	r3, [pc, #292]	; (80008a4 <MX_GPIO_Init+0x148>)
 8000780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000782:	2201      	movs	r2, #1
 8000784:	4013      	ands	r3, r2
 8000786:	613b      	str	r3, [r7, #16]
 8000788:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800078a:	4b46      	ldr	r3, [pc, #280]	; (80008a4 <MX_GPIO_Init+0x148>)
 800078c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800078e:	4b45      	ldr	r3, [pc, #276]	; (80008a4 <MX_GPIO_Init+0x148>)
 8000790:	2102      	movs	r1, #2
 8000792:	430a      	orrs	r2, r1
 8000794:	62da      	str	r2, [r3, #44]	; 0x2c
 8000796:	4b43      	ldr	r3, [pc, #268]	; (80008a4 <MX_GPIO_Init+0x148>)
 8000798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800079a:	2202      	movs	r2, #2
 800079c:	4013      	ands	r3, r2
 800079e:	60fb      	str	r3, [r7, #12]
 80007a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a2:	4b40      	ldr	r3, [pc, #256]	; (80008a4 <MX_GPIO_Init+0x148>)
 80007a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007a6:	4b3f      	ldr	r3, [pc, #252]	; (80008a4 <MX_GPIO_Init+0x148>)
 80007a8:	2104      	movs	r1, #4
 80007aa:	430a      	orrs	r2, r1
 80007ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80007ae:	4b3d      	ldr	r3, [pc, #244]	; (80008a4 <MX_GPIO_Init+0x148>)
 80007b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007b2:	2204      	movs	r2, #4
 80007b4:	4013      	ands	r3, r2
 80007b6:	60bb      	str	r3, [r7, #8]
 80007b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ba:	4b3a      	ldr	r3, [pc, #232]	; (80008a4 <MX_GPIO_Init+0x148>)
 80007bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007be:	4b39      	ldr	r3, [pc, #228]	; (80008a4 <MX_GPIO_Init+0x148>)
 80007c0:	2180      	movs	r1, #128	; 0x80
 80007c2:	430a      	orrs	r2, r1
 80007c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80007c6:	4b37      	ldr	r3, [pc, #220]	; (80008a4 <MX_GPIO_Init+0x148>)
 80007c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007ca:	2280      	movs	r2, #128	; 0x80
 80007cc:	4013      	ands	r3, r2
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin, GPIO_PIN_RESET);
 80007d2:	4935      	ldr	r1, [pc, #212]	; (80008a8 <MX_GPIO_Init+0x14c>)
 80007d4:	23a0      	movs	r3, #160	; 0xa0
 80007d6:	05db      	lsls	r3, r3, #23
 80007d8:	2200      	movs	r2, #0
 80007da:	0018      	movs	r0, r3
 80007dc:	f000 fd0c 	bl	80011f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin, GPIO_PIN_RESET);
 80007e0:	4b32      	ldr	r3, [pc, #200]	; (80008ac <MX_GPIO_Init+0x150>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	2107      	movs	r1, #7
 80007e6:	0018      	movs	r0, r3
 80007e8:	f000 fd06 	bl	80011f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA15_RESERVED_Pin PA12_RESERVED_Pin PA1_RESERVED_Pin */
  GPIO_InitStruct.Pin = PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin;
 80007ec:	193b      	adds	r3, r7, r4
 80007ee:	4a2e      	ldr	r2, [pc, #184]	; (80008a8 <MX_GPIO_Init+0x14c>)
 80007f0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f2:	193b      	adds	r3, r7, r4
 80007f4:	2201      	movs	r2, #1
 80007f6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f8:	193b      	adds	r3, r7, r4
 80007fa:	2200      	movs	r2, #0
 80007fc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007fe:	193b      	adds	r3, r7, r4
 8000800:	2202      	movs	r2, #2
 8000802:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000804:	193a      	adds	r2, r7, r4
 8000806:	23a0      	movs	r3, #160	; 0xa0
 8000808:	05db      	lsls	r3, r3, #23
 800080a:	0011      	movs	r1, r2
 800080c:	0018      	movs	r0, r3
 800080e:	f000 fb75 	bl	8000efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4_RESERVED_Pin PB1_RESERVED_Pin PB0_RESERVED_Pin */
  GPIO_InitStruct.Pin = PB4_RESERVED_Pin|PB1_RESERVED_Pin|PB0_RESERVED_Pin;
 8000812:	193b      	adds	r3, r7, r4
 8000814:	2213      	movs	r2, #19
 8000816:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000818:	193b      	adds	r3, r7, r4
 800081a:	4a25      	ldr	r2, [pc, #148]	; (80008b0 <MX_GPIO_Init+0x154>)
 800081c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	193b      	adds	r3, r7, r4
 8000820:	2200      	movs	r2, #0
 8000822:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000824:	193b      	adds	r3, r7, r4
 8000826:	4a23      	ldr	r2, [pc, #140]	; (80008b4 <MX_GPIO_Init+0x158>)
 8000828:	0019      	movs	r1, r3
 800082a:	0010      	movs	r0, r2
 800082c:	f000 fb66 	bl	8000efc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC13_RESERVED_Pin;
 8000830:	0021      	movs	r1, r4
 8000832:	187b      	adds	r3, r7, r1
 8000834:	2280      	movs	r2, #128	; 0x80
 8000836:	0192      	lsls	r2, r2, #6
 8000838:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800083a:	187b      	adds	r3, r7, r1
 800083c:	4a1c      	ldr	r2, [pc, #112]	; (80008b0 <MX_GPIO_Init+0x154>)
 800083e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000840:	187b      	adds	r3, r7, r1
 8000842:	2200      	movs	r2, #0
 8000844:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PC13_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8000846:	000c      	movs	r4, r1
 8000848:	187b      	adds	r3, r7, r1
 800084a:	4a18      	ldr	r2, [pc, #96]	; (80008ac <MX_GPIO_Init+0x150>)
 800084c:	0019      	movs	r1, r3
 800084e:	0010      	movs	r0, r2
 8000850:	f000 fb54 	bl	8000efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1_RESERVED_Pin PC0_RESERVED_Pin PC2_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin;
 8000854:	0021      	movs	r1, r4
 8000856:	187b      	adds	r3, r7, r1
 8000858:	2207      	movs	r2, #7
 800085a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800085c:	187b      	adds	r3, r7, r1
 800085e:	2201      	movs	r2, #1
 8000860:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000862:	187b      	adds	r3, r7, r1
 8000864:	2200      	movs	r2, #0
 8000866:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000868:	187b      	adds	r3, r7, r1
 800086a:	2202      	movs	r2, #2
 800086c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800086e:	187b      	adds	r3, r7, r1
 8000870:	4a0e      	ldr	r2, [pc, #56]	; (80008ac <MX_GPIO_Init+0x150>)
 8000872:	0019      	movs	r1, r3
 8000874:	0010      	movs	r0, r2
 8000876:	f000 fb41 	bl	8000efc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 800087a:	2200      	movs	r2, #0
 800087c:	2100      	movs	r1, #0
 800087e:	2005      	movs	r0, #5
 8000880:	f000 fac2 	bl	8000e08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000884:	2005      	movs	r0, #5
 8000886:	f000 fad4 	bl	8000e32 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800088a:	2200      	movs	r2, #0
 800088c:	2100      	movs	r1, #0
 800088e:	2007      	movs	r0, #7
 8000890:	f000 faba 	bl	8000e08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000894:	2007      	movs	r0, #7
 8000896:	f000 facc 	bl	8000e32 <HAL_NVIC_EnableIRQ>

}
 800089a:	46c0      	nop			; (mov r8, r8)
 800089c:	46bd      	mov	sp, r7
 800089e:	b00b      	add	sp, #44	; 0x2c
 80008a0:	bd90      	pop	{r4, r7, pc}
 80008a2:	46c0      	nop			; (mov r8, r8)
 80008a4:	40021000 	.word	0x40021000
 80008a8:	00009002 	.word	0x00009002
 80008ac:	50000800 	.word	0x50000800
 80008b0:	10110000 	.word	0x10110000
 80008b4:	50000400 	.word	0x50000400

080008b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80008bc:	46c0      	nop			; (mov r8, r8)
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
	...

080008c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c8:	4b07      	ldr	r3, [pc, #28]	; (80008e8 <HAL_MspInit+0x24>)
 80008ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008cc:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <HAL_MspInit+0x24>)
 80008ce:	2101      	movs	r1, #1
 80008d0:	430a      	orrs	r2, r1
 80008d2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d4:	4b04      	ldr	r3, [pc, #16]	; (80008e8 <HAL_MspInit+0x24>)
 80008d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80008d8:	4b03      	ldr	r3, [pc, #12]	; (80008e8 <HAL_MspInit+0x24>)
 80008da:	2180      	movs	r1, #128	; 0x80
 80008dc:	0549      	lsls	r1, r1, #21
 80008de:	430a      	orrs	r2, r1
 80008e0:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008e2:	46c0      	nop			; (mov r8, r8)
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	40021000 	.word	0x40021000

080008ec <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a0a      	ldr	r2, [pc, #40]	; (8000924 <HAL_RTC_MspInit+0x38>)
 80008fa:	4293      	cmp	r3, r2
 80008fc:	d10e      	bne.n	800091c <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80008fe:	4b0a      	ldr	r3, [pc, #40]	; (8000928 <HAL_RTC_MspInit+0x3c>)
 8000900:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000902:	4b09      	ldr	r3, [pc, #36]	; (8000928 <HAL_RTC_MspInit+0x3c>)
 8000904:	2180      	movs	r1, #128	; 0x80
 8000906:	02c9      	lsls	r1, r1, #11
 8000908:	430a      	orrs	r2, r1
 800090a:	651a      	str	r2, [r3, #80]	; 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 800090c:	2200      	movs	r2, #0
 800090e:	2100      	movs	r1, #0
 8000910:	2002      	movs	r0, #2
 8000912:	f000 fa79 	bl	8000e08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000916:	2002      	movs	r0, #2
 8000918:	f000 fa8b 	bl	8000e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800091c:	46c0      	nop			; (mov r8, r8)
 800091e:	46bd      	mov	sp, r7
 8000920:	b002      	add	sp, #8
 8000922:	bd80      	pop	{r7, pc}
 8000924:	40002800 	.word	0x40002800
 8000928:	40021000 	.word	0x40021000

0800092c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800092c:	b590      	push	{r4, r7, lr}
 800092e:	b08b      	sub	sp, #44	; 0x2c
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000934:	2314      	movs	r3, #20
 8000936:	18fb      	adds	r3, r7, r3
 8000938:	0018      	movs	r0, r3
 800093a:	2314      	movs	r3, #20
 800093c:	001a      	movs	r2, r3
 800093e:	2100      	movs	r1, #0
 8000940:	f002 fec8 	bl	80036d4 <memset>
  if(hspi->Instance==SPI1)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a29      	ldr	r2, [pc, #164]	; (80009f0 <HAL_SPI_MspInit+0xc4>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d14c      	bne.n	80009e8 <HAL_SPI_MspInit+0xbc>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800094e:	4b29      	ldr	r3, [pc, #164]	; (80009f4 <HAL_SPI_MspInit+0xc8>)
 8000950:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000952:	4b28      	ldr	r3, [pc, #160]	; (80009f4 <HAL_SPI_MspInit+0xc8>)
 8000954:	2180      	movs	r1, #128	; 0x80
 8000956:	0149      	lsls	r1, r1, #5
 8000958:	430a      	orrs	r2, r1
 800095a:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800095c:	4b25      	ldr	r3, [pc, #148]	; (80009f4 <HAL_SPI_MspInit+0xc8>)
 800095e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000960:	4b24      	ldr	r3, [pc, #144]	; (80009f4 <HAL_SPI_MspInit+0xc8>)
 8000962:	2102      	movs	r1, #2
 8000964:	430a      	orrs	r2, r1
 8000966:	62da      	str	r2, [r3, #44]	; 0x2c
 8000968:	4b22      	ldr	r3, [pc, #136]	; (80009f4 <HAL_SPI_MspInit+0xc8>)
 800096a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800096c:	2202      	movs	r2, #2
 800096e:	4013      	ands	r3, r2
 8000970:	613b      	str	r3, [r7, #16]
 8000972:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000974:	4b1f      	ldr	r3, [pc, #124]	; (80009f4 <HAL_SPI_MspInit+0xc8>)
 8000976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000978:	4b1e      	ldr	r3, [pc, #120]	; (80009f4 <HAL_SPI_MspInit+0xc8>)
 800097a:	2101      	movs	r1, #1
 800097c:	430a      	orrs	r2, r1
 800097e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000980:	4b1c      	ldr	r3, [pc, #112]	; (80009f4 <HAL_SPI_MspInit+0xc8>)
 8000982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000984:	2201      	movs	r2, #1
 8000986:	4013      	ands	r3, r2
 8000988:	60fb      	str	r3, [r7, #12]
 800098a:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO 
    */
    GPIO_InitStruct.Pin = PB3_RESERVED_Pin;
 800098c:	2114      	movs	r1, #20
 800098e:	187b      	adds	r3, r7, r1
 8000990:	2208      	movs	r2, #8
 8000992:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000994:	187b      	adds	r3, r7, r1
 8000996:	2202      	movs	r2, #2
 8000998:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099a:	187b      	adds	r3, r7, r1
 800099c:	2200      	movs	r2, #0
 800099e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009a0:	187b      	adds	r3, r7, r1
 80009a2:	2203      	movs	r2, #3
 80009a4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80009a6:	187b      	adds	r3, r7, r1
 80009a8:	2200      	movs	r2, #0
 80009aa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PB3_RESERVED_GPIO_Port, &GPIO_InitStruct);
 80009ac:	000c      	movs	r4, r1
 80009ae:	187b      	adds	r3, r7, r1
 80009b0:	4a11      	ldr	r2, [pc, #68]	; (80009f8 <HAL_SPI_MspInit+0xcc>)
 80009b2:	0019      	movs	r1, r3
 80009b4:	0010      	movs	r0, r2
 80009b6:	f000 faa1 	bl	8000efc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PA7_RESERVED_Pin|PA6_RESERVED_Pin;
 80009ba:	0021      	movs	r1, r4
 80009bc:	187b      	adds	r3, r7, r1
 80009be:	22c0      	movs	r2, #192	; 0xc0
 80009c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c2:	187b      	adds	r3, r7, r1
 80009c4:	2202      	movs	r2, #2
 80009c6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	187b      	adds	r3, r7, r1
 80009ca:	2200      	movs	r2, #0
 80009cc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ce:	187b      	adds	r3, r7, r1
 80009d0:	2203      	movs	r2, #3
 80009d2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80009d4:	187b      	adds	r3, r7, r1
 80009d6:	2200      	movs	r2, #0
 80009d8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009da:	187a      	adds	r2, r7, r1
 80009dc:	23a0      	movs	r3, #160	; 0xa0
 80009de:	05db      	lsls	r3, r3, #23
 80009e0:	0011      	movs	r1, r2
 80009e2:	0018      	movs	r0, r3
 80009e4:	f000 fa8a 	bl	8000efc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80009e8:	46c0      	nop			; (mov r8, r8)
 80009ea:	46bd      	mov	sp, r7
 80009ec:	b00b      	add	sp, #44	; 0x2c
 80009ee:	bd90      	pop	{r4, r7, pc}
 80009f0:	40013000 	.word	0x40013000
 80009f4:	40021000 	.word	0x40021000
 80009f8:	50000400 	.word	0x50000400

080009fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b088      	sub	sp, #32
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a04:	230c      	movs	r3, #12
 8000a06:	18fb      	adds	r3, r7, r3
 8000a08:	0018      	movs	r0, r3
 8000a0a:	2314      	movs	r3, #20
 8000a0c:	001a      	movs	r2, r3
 8000a0e:	2100      	movs	r1, #0
 8000a10:	f002 fe60 	bl	80036d4 <memset>
  if(huart->Instance==USART2)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a1c      	ldr	r2, [pc, #112]	; (8000a8c <HAL_UART_MspInit+0x90>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d131      	bne.n	8000a82 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a1e:	4b1c      	ldr	r3, [pc, #112]	; (8000a90 <HAL_UART_MspInit+0x94>)
 8000a20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a22:	4b1b      	ldr	r3, [pc, #108]	; (8000a90 <HAL_UART_MspInit+0x94>)
 8000a24:	2180      	movs	r1, #128	; 0x80
 8000a26:	0289      	lsls	r1, r1, #10
 8000a28:	430a      	orrs	r2, r1
 8000a2a:	639a      	str	r2, [r3, #56]	; 0x38
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2c:	4b18      	ldr	r3, [pc, #96]	; (8000a90 <HAL_UART_MspInit+0x94>)
 8000a2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a30:	4b17      	ldr	r3, [pc, #92]	; (8000a90 <HAL_UART_MspInit+0x94>)
 8000a32:	2101      	movs	r1, #1
 8000a34:	430a      	orrs	r2, r1
 8000a36:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a38:	4b15      	ldr	r3, [pc, #84]	; (8000a90 <HAL_UART_MspInit+0x94>)
 8000a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	4013      	ands	r3, r2
 8000a40:	60bb      	str	r3, [r7, #8]
 8000a42:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000a44:	210c      	movs	r1, #12
 8000a46:	187b      	adds	r3, r7, r1
 8000a48:	220c      	movs	r2, #12
 8000a4a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a4c:	187b      	adds	r3, r7, r1
 8000a4e:	2202      	movs	r2, #2
 8000a50:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	187b      	adds	r3, r7, r1
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a58:	187b      	adds	r3, r7, r1
 8000a5a:	2203      	movs	r2, #3
 8000a5c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	2204      	movs	r2, #4
 8000a62:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a64:	187a      	adds	r2, r7, r1
 8000a66:	23a0      	movs	r3, #160	; 0xa0
 8000a68:	05db      	lsls	r3, r3, #23
 8000a6a:	0011      	movs	r1, r2
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	f000 fa45 	bl	8000efc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000a72:	2200      	movs	r2, #0
 8000a74:	2100      	movs	r1, #0
 8000a76:	201c      	movs	r0, #28
 8000a78:	f000 f9c6 	bl	8000e08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000a7c:	201c      	movs	r0, #28
 8000a7e:	f000 f9d8 	bl	8000e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a82:	46c0      	nop			; (mov r8, r8)
 8000a84:	46bd      	mov	sp, r7
 8000a86:	b008      	add	sp, #32
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	46c0      	nop			; (mov r8, r8)
 8000a8c:	40004400 	.word	0x40004400
 8000a90:	40021000 	.word	0x40021000

08000a94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000a98:	46c0      	nop			; (mov r8, r8)
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}

08000a9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a9e:	b580      	push	{r7, lr}
 8000aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa2:	e7fe      	b.n	8000aa2 <HardFault_Handler+0x4>

08000aa4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000aa8:	46c0      	nop			; (mov r8, r8)
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}

08000aae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ab2:	46c0      	nop			; (mov r8, r8)
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}

08000ab8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000abc:	f000 f8e6 	bl	8000c8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ac0:	46c0      	nop			; (mov r8, r8)
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
	...

08000ac8 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000acc:	4b03      	ldr	r3, [pc, #12]	; (8000adc <RTC_IRQHandler+0x14>)
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f001 fe3e 	bl	8002750 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000ad4:	46c0      	nop			; (mov r8, r8)
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	46c0      	nop			; (mov r8, r8)
 8000adc:	20000020 	.word	0x20000020

08000ae0 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000ae4:	2001      	movs	r0, #1
 8000ae6:	f000 fba5 	bl	8001234 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000aea:	2002      	movs	r0, #2
 8000aec:	f000 fba2 	bl	8001234 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000af0:	46c0      	nop			; (mov r8, r8)
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}

08000af6 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000af6:	b580      	push	{r7, lr}
 8000af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8000afa:	2010      	movs	r0, #16
 8000afc:	f000 fb9a 	bl	8001234 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000b00:	2380      	movs	r3, #128	; 0x80
 8000b02:	019b      	lsls	r3, r3, #6
 8000b04:	0018      	movs	r0, r3
 8000b06:	f000 fb95 	bl	8001234 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000b0a:	46c0      	nop			; (mov r8, r8)
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}

08000b10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b14:	4b03      	ldr	r3, [pc, #12]	; (8000b24 <USART2_IRQHandler+0x14>)
 8000b16:	0018      	movs	r0, r3
 8000b18:	f001 ffb0 	bl	8002a7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b1c:	46c0      	nop			; (mov r8, r8)
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	2000009c 	.word	0x2000009c

08000b28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8000b2c:	4b17      	ldr	r3, [pc, #92]	; (8000b8c <SystemInit+0x64>)
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	4b16      	ldr	r3, [pc, #88]	; (8000b8c <SystemInit+0x64>)
 8000b32:	2180      	movs	r1, #128	; 0x80
 8000b34:	0049      	lsls	r1, r1, #1
 8000b36:	430a      	orrs	r2, r1
 8000b38:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8000b3a:	4b14      	ldr	r3, [pc, #80]	; (8000b8c <SystemInit+0x64>)
 8000b3c:	68da      	ldr	r2, [r3, #12]
 8000b3e:	4b13      	ldr	r3, [pc, #76]	; (8000b8c <SystemInit+0x64>)
 8000b40:	4913      	ldr	r1, [pc, #76]	; (8000b90 <SystemInit+0x68>)
 8000b42:	400a      	ands	r2, r1
 8000b44:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8000b46:	4b11      	ldr	r3, [pc, #68]	; (8000b8c <SystemInit+0x64>)
 8000b48:	681a      	ldr	r2, [r3, #0]
 8000b4a:	4b10      	ldr	r3, [pc, #64]	; (8000b8c <SystemInit+0x64>)
 8000b4c:	4911      	ldr	r1, [pc, #68]	; (8000b94 <SystemInit+0x6c>)
 8000b4e:	400a      	ands	r2, r1
 8000b50:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000b52:	4b0e      	ldr	r3, [pc, #56]	; (8000b8c <SystemInit+0x64>)
 8000b54:	689a      	ldr	r2, [r3, #8]
 8000b56:	4b0d      	ldr	r3, [pc, #52]	; (8000b8c <SystemInit+0x64>)
 8000b58:	2101      	movs	r1, #1
 8000b5a:	438a      	bics	r2, r1
 8000b5c:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000b5e:	4b0b      	ldr	r3, [pc, #44]	; (8000b8c <SystemInit+0x64>)
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	4b0a      	ldr	r3, [pc, #40]	; (8000b8c <SystemInit+0x64>)
 8000b64:	490c      	ldr	r1, [pc, #48]	; (8000b98 <SystemInit+0x70>)
 8000b66:	400a      	ands	r2, r1
 8000b68:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8000b6a:	4b08      	ldr	r3, [pc, #32]	; (8000b8c <SystemInit+0x64>)
 8000b6c:	68da      	ldr	r2, [r3, #12]
 8000b6e:	4b07      	ldr	r3, [pc, #28]	; (8000b8c <SystemInit+0x64>)
 8000b70:	490a      	ldr	r1, [pc, #40]	; (8000b9c <SystemInit+0x74>)
 8000b72:	400a      	ands	r2, r1
 8000b74:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000b76:	4b05      	ldr	r3, [pc, #20]	; (8000b8c <SystemInit+0x64>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b7c:	4b08      	ldr	r3, [pc, #32]	; (8000ba0 <SystemInit+0x78>)
 8000b7e:	2280      	movs	r2, #128	; 0x80
 8000b80:	0512      	lsls	r2, r2, #20
 8000b82:	609a      	str	r2, [r3, #8]
#endif
}
 8000b84:	46c0      	nop			; (mov r8, r8)
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	46c0      	nop			; (mov r8, r8)
 8000b8c:	40021000 	.word	0x40021000
 8000b90:	88ff400c 	.word	0x88ff400c
 8000b94:	fef6fff6 	.word	0xfef6fff6
 8000b98:	fffbffff 	.word	0xfffbffff
 8000b9c:	ff02ffff 	.word	0xff02ffff
 8000ba0:	e000ed00 	.word	0xe000ed00

08000ba4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000ba4:	480d      	ldr	r0, [pc, #52]	; (8000bdc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000ba6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8000ba8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000baa:	e003      	b.n	8000bb4 <LoopCopyDataInit>

08000bac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000bac:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8000bae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000bb0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000bb2:	3104      	adds	r1, #4

08000bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8000bb4:	480b      	ldr	r0, [pc, #44]	; (8000be4 <LoopForever+0xa>)
  ldr  r3, =_edata
 8000bb6:	4b0c      	ldr	r3, [pc, #48]	; (8000be8 <LoopForever+0xe>)
  adds  r2, r0, r1
 8000bb8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000bba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000bbc:	d3f6      	bcc.n	8000bac <CopyDataInit>
  ldr  r2, =_sbss
 8000bbe:	4a0b      	ldr	r2, [pc, #44]	; (8000bec <LoopForever+0x12>)
  b  LoopFillZerobss
 8000bc0:	e002      	b.n	8000bc8 <LoopFillZerobss>

08000bc2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8000bc2:	2300      	movs	r3, #0
  str  r3, [r2]
 8000bc4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bc6:	3204      	adds	r2, #4

08000bc8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8000bc8:	4b09      	ldr	r3, [pc, #36]	; (8000bf0 <LoopForever+0x16>)
  cmp  r2, r3
 8000bca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000bcc:	d3f9      	bcc.n	8000bc2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000bce:	f7ff ffab 	bl	8000b28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bd2:	f002 fd5b 	bl	800368c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bd6:	f7ff fc2f 	bl	8000438 <main>

08000bda <LoopForever>:

LoopForever:
    b LoopForever
 8000bda:	e7fe      	b.n	8000bda <LoopForever>
   ldr   r0, =_estack
 8000bdc:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8000be0:	08003778 	.word	0x08003778
  ldr  r0, =_sdata
 8000be4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000be8:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 8000bec:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 8000bf0:	20000120 	.word	0x20000120

08000bf4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bf4:	e7fe      	b.n	8000bf4 <ADC1_COMP_IRQHandler>
	...

08000bf8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bfe:	1dfb      	adds	r3, r7, #7
 8000c00:	2200      	movs	r2, #0
 8000c02:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000c04:	4b0b      	ldr	r3, [pc, #44]	; (8000c34 <HAL_Init+0x3c>)
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	4b0a      	ldr	r3, [pc, #40]	; (8000c34 <HAL_Init+0x3c>)
 8000c0a:	2140      	movs	r1, #64	; 0x40
 8000c0c:	430a      	orrs	r2, r1
 8000c0e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c10:	2000      	movs	r0, #0
 8000c12:	f000 f811 	bl	8000c38 <HAL_InitTick>
 8000c16:	1e03      	subs	r3, r0, #0
 8000c18:	d003      	beq.n	8000c22 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000c1a:	1dfb      	adds	r3, r7, #7
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	701a      	strb	r2, [r3, #0]
 8000c20:	e001      	b.n	8000c26 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c22:	f7ff fe4f 	bl	80008c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c26:	1dfb      	adds	r3, r7, #7
 8000c28:	781b      	ldrb	r3, [r3, #0]
}
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	b002      	add	sp, #8
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	46c0      	nop			; (mov r8, r8)
 8000c34:	40022000 	.word	0x40022000

08000c38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c40:	230f      	movs	r3, #15
 8000c42:	18fb      	adds	r3, r7, r3
 8000c44:	2200      	movs	r2, #0
 8000c46:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000c48:	4b0f      	ldr	r3, [pc, #60]	; (8000c88 <HAL_InitTick+0x50>)
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	23fa      	movs	r3, #250	; 0xfa
 8000c4e:	0099      	lsls	r1, r3, #2
 8000c50:	0010      	movs	r0, r2
 8000c52:	f7ff fa59 	bl	8000108 <__udivsi3>
 8000c56:	0003      	movs	r3, r0
 8000c58:	0018      	movs	r0, r3
 8000c5a:	f000 f8fa 	bl	8000e52 <HAL_SYSTICK_Config>
 8000c5e:	1e03      	subs	r3, r0, #0
 8000c60:	d004      	beq.n	8000c6c <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 8000c62:	230f      	movs	r3, #15
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	2201      	movs	r2, #1
 8000c68:	701a      	strb	r2, [r3, #0]
 8000c6a:	e006      	b.n	8000c7a <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000c6c:	6879      	ldr	r1, [r7, #4]
 8000c6e:	2301      	movs	r3, #1
 8000c70:	425b      	negs	r3, r3
 8000c72:	2200      	movs	r2, #0
 8000c74:	0018      	movs	r0, r3
 8000c76:	f000 f8c7 	bl	8000e08 <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 8000c7a:	230f      	movs	r3, #15
 8000c7c:	18fb      	adds	r3, r7, r3
 8000c7e:	781b      	ldrb	r3, [r3, #0]
}
 8000c80:	0018      	movs	r0, r3
 8000c82:	46bd      	mov	sp, r7
 8000c84:	b004      	add	sp, #16
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	20000000 	.word	0x20000000

08000c8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  uwTick++;
 8000c90:	4b03      	ldr	r3, [pc, #12]	; (8000ca0 <HAL_IncTick+0x14>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	1c5a      	adds	r2, r3, #1
 8000c96:	4b02      	ldr	r3, [pc, #8]	; (8000ca0 <HAL_IncTick+0x14>)
 8000c98:	601a      	str	r2, [r3, #0]
}
 8000c9a:	46c0      	nop			; (mov r8, r8)
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	2000011c 	.word	0x2000011c

08000ca4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ca8:	4b02      	ldr	r3, [pc, #8]	; (8000cb4 <HAL_GetTick+0x10>)
 8000caa:	681b      	ldr	r3, [r3, #0]
}
 8000cac:	0018      	movs	r0, r3
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	46c0      	nop			; (mov r8, r8)
 8000cb4:	2000011c 	.word	0x2000011c

08000cb8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	0002      	movs	r2, r0
 8000cc0:	1dfb      	adds	r3, r7, #7
 8000cc2:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000cc4:	1dfb      	adds	r3, r7, #7
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	001a      	movs	r2, r3
 8000cca:	231f      	movs	r3, #31
 8000ccc:	401a      	ands	r2, r3
 8000cce:	4b04      	ldr	r3, [pc, #16]	; (8000ce0 <NVIC_EnableIRQ+0x28>)
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	4091      	lsls	r1, r2
 8000cd4:	000a      	movs	r2, r1
 8000cd6:	601a      	str	r2, [r3, #0]
}
 8000cd8:	46c0      	nop			; (mov r8, r8)
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	b002      	add	sp, #8
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	e000e100 	.word	0xe000e100

08000ce4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ce4:	b590      	push	{r4, r7, lr}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	0002      	movs	r2, r0
 8000cec:	6039      	str	r1, [r7, #0]
 8000cee:	1dfb      	adds	r3, r7, #7
 8000cf0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000cf2:	1dfb      	adds	r3, r7, #7
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	2b7f      	cmp	r3, #127	; 0x7f
 8000cf8:	d932      	bls.n	8000d60 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cfa:	4a2f      	ldr	r2, [pc, #188]	; (8000db8 <NVIC_SetPriority+0xd4>)
 8000cfc:	1dfb      	adds	r3, r7, #7
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	0019      	movs	r1, r3
 8000d02:	230f      	movs	r3, #15
 8000d04:	400b      	ands	r3, r1
 8000d06:	3b08      	subs	r3, #8
 8000d08:	089b      	lsrs	r3, r3, #2
 8000d0a:	3306      	adds	r3, #6
 8000d0c:	009b      	lsls	r3, r3, #2
 8000d0e:	18d3      	adds	r3, r2, r3
 8000d10:	3304      	adds	r3, #4
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	1dfa      	adds	r2, r7, #7
 8000d16:	7812      	ldrb	r2, [r2, #0]
 8000d18:	0011      	movs	r1, r2
 8000d1a:	2203      	movs	r2, #3
 8000d1c:	400a      	ands	r2, r1
 8000d1e:	00d2      	lsls	r2, r2, #3
 8000d20:	21ff      	movs	r1, #255	; 0xff
 8000d22:	4091      	lsls	r1, r2
 8000d24:	000a      	movs	r2, r1
 8000d26:	43d2      	mvns	r2, r2
 8000d28:	401a      	ands	r2, r3
 8000d2a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	019b      	lsls	r3, r3, #6
 8000d30:	22ff      	movs	r2, #255	; 0xff
 8000d32:	401a      	ands	r2, r3
 8000d34:	1dfb      	adds	r3, r7, #7
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	0018      	movs	r0, r3
 8000d3a:	2303      	movs	r3, #3
 8000d3c:	4003      	ands	r3, r0
 8000d3e:	00db      	lsls	r3, r3, #3
 8000d40:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d42:	481d      	ldr	r0, [pc, #116]	; (8000db8 <NVIC_SetPriority+0xd4>)
 8000d44:	1dfb      	adds	r3, r7, #7
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	001c      	movs	r4, r3
 8000d4a:	230f      	movs	r3, #15
 8000d4c:	4023      	ands	r3, r4
 8000d4e:	3b08      	subs	r3, #8
 8000d50:	089b      	lsrs	r3, r3, #2
 8000d52:	430a      	orrs	r2, r1
 8000d54:	3306      	adds	r3, #6
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	18c3      	adds	r3, r0, r3
 8000d5a:	3304      	adds	r3, #4
 8000d5c:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d5e:	e027      	b.n	8000db0 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d60:	4a16      	ldr	r2, [pc, #88]	; (8000dbc <NVIC_SetPriority+0xd8>)
 8000d62:	1dfb      	adds	r3, r7, #7
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	b25b      	sxtb	r3, r3
 8000d68:	089b      	lsrs	r3, r3, #2
 8000d6a:	33c0      	adds	r3, #192	; 0xc0
 8000d6c:	009b      	lsls	r3, r3, #2
 8000d6e:	589b      	ldr	r3, [r3, r2]
 8000d70:	1dfa      	adds	r2, r7, #7
 8000d72:	7812      	ldrb	r2, [r2, #0]
 8000d74:	0011      	movs	r1, r2
 8000d76:	2203      	movs	r2, #3
 8000d78:	400a      	ands	r2, r1
 8000d7a:	00d2      	lsls	r2, r2, #3
 8000d7c:	21ff      	movs	r1, #255	; 0xff
 8000d7e:	4091      	lsls	r1, r2
 8000d80:	000a      	movs	r2, r1
 8000d82:	43d2      	mvns	r2, r2
 8000d84:	401a      	ands	r2, r3
 8000d86:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	019b      	lsls	r3, r3, #6
 8000d8c:	22ff      	movs	r2, #255	; 0xff
 8000d8e:	401a      	ands	r2, r3
 8000d90:	1dfb      	adds	r3, r7, #7
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	0018      	movs	r0, r3
 8000d96:	2303      	movs	r3, #3
 8000d98:	4003      	ands	r3, r0
 8000d9a:	00db      	lsls	r3, r3, #3
 8000d9c:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d9e:	4807      	ldr	r0, [pc, #28]	; (8000dbc <NVIC_SetPriority+0xd8>)
 8000da0:	1dfb      	adds	r3, r7, #7
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	b25b      	sxtb	r3, r3
 8000da6:	089b      	lsrs	r3, r3, #2
 8000da8:	430a      	orrs	r2, r1
 8000daa:	33c0      	adds	r3, #192	; 0xc0
 8000dac:	009b      	lsls	r3, r3, #2
 8000dae:	501a      	str	r2, [r3, r0]
}
 8000db0:	46c0      	nop			; (mov r8, r8)
 8000db2:	46bd      	mov	sp, r7
 8000db4:	b003      	add	sp, #12
 8000db6:	bd90      	pop	{r4, r7, pc}
 8000db8:	e000ed00 	.word	0xe000ed00
 8000dbc:	e000e100 	.word	0xe000e100

08000dc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	3b01      	subs	r3, #1
 8000dcc:	4a0c      	ldr	r2, [pc, #48]	; (8000e00 <SysTick_Config+0x40>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d901      	bls.n	8000dd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	e010      	b.n	8000df8 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dd6:	4b0b      	ldr	r3, [pc, #44]	; (8000e04 <SysTick_Config+0x44>)
 8000dd8:	687a      	ldr	r2, [r7, #4]
 8000dda:	3a01      	subs	r2, #1
 8000ddc:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dde:	2301      	movs	r3, #1
 8000de0:	425b      	negs	r3, r3
 8000de2:	2103      	movs	r1, #3
 8000de4:	0018      	movs	r0, r3
 8000de6:	f7ff ff7d 	bl	8000ce4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dea:	4b06      	ldr	r3, [pc, #24]	; (8000e04 <SysTick_Config+0x44>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000df0:	4b04      	ldr	r3, [pc, #16]	; (8000e04 <SysTick_Config+0x44>)
 8000df2:	2207      	movs	r2, #7
 8000df4:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000df6:	2300      	movs	r3, #0
}
 8000df8:	0018      	movs	r0, r3
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	b002      	add	sp, #8
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	00ffffff 	.word	0x00ffffff
 8000e04:	e000e010 	.word	0xe000e010

08000e08 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	60b9      	str	r1, [r7, #8]
 8000e10:	607a      	str	r2, [r7, #4]
 8000e12:	210f      	movs	r1, #15
 8000e14:	187b      	adds	r3, r7, r1
 8000e16:	1c02      	adds	r2, r0, #0
 8000e18:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e1a:	68ba      	ldr	r2, [r7, #8]
 8000e1c:	187b      	adds	r3, r7, r1
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	b25b      	sxtb	r3, r3
 8000e22:	0011      	movs	r1, r2
 8000e24:	0018      	movs	r0, r3
 8000e26:	f7ff ff5d 	bl	8000ce4 <NVIC_SetPriority>
}
 8000e2a:	46c0      	nop			; (mov r8, r8)
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	b004      	add	sp, #16
 8000e30:	bd80      	pop	{r7, pc}

08000e32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e32:	b580      	push	{r7, lr}
 8000e34:	b082      	sub	sp, #8
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	0002      	movs	r2, r0
 8000e3a:	1dfb      	adds	r3, r7, #7
 8000e3c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e3e:	1dfb      	adds	r3, r7, #7
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	b25b      	sxtb	r3, r3
 8000e44:	0018      	movs	r0, r3
 8000e46:	f7ff ff37 	bl	8000cb8 <NVIC_EnableIRQ>
}
 8000e4a:	46c0      	nop			; (mov r8, r8)
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	b002      	add	sp, #8
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b082      	sub	sp, #8
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	0018      	movs	r0, r3
 8000e5e:	f7ff ffaf 	bl	8000dc0 <SysTick_Config>
 8000e62:	0003      	movs	r3, r0
}
 8000e64:	0018      	movs	r0, r3
 8000e66:	46bd      	mov	sp, r7
 8000e68:	b002      	add	sp, #8
 8000e6a:	bd80      	pop	{r7, pc}

08000e6c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e74:	230f      	movs	r3, #15
 8000e76:	18fb      	adds	r3, r7, r3
 8000e78:	2200      	movs	r2, #0
 8000e7a:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2225      	movs	r2, #37	; 0x25
 8000e80:	5c9b      	ldrb	r3, [r3, r2]
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	2b02      	cmp	r3, #2
 8000e86:	d007      	beq.n	8000e98 <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	2204      	movs	r2, #4
 8000e8c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000e8e:	230f      	movs	r3, #15
 8000e90:	18fb      	adds	r3, r7, r3
 8000e92:	2201      	movs	r2, #1
 8000e94:	701a      	strb	r2, [r3, #0]
 8000e96:	e02a      	b.n	8000eee <HAL_DMA_Abort_IT+0x82>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	210e      	movs	r1, #14
 8000ea4:	438a      	bics	r2, r1
 8000ea6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	2101      	movs	r1, #1
 8000eb4:	438a      	bics	r2, r1
 8000eb6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ebc:	221c      	movs	r2, #28
 8000ebe:	401a      	ands	r2, r3
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec4:	2101      	movs	r1, #1
 8000ec6:	4091      	lsls	r1, r2
 8000ec8:	000a      	movs	r2, r1
 8000eca:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2225      	movs	r2, #37	; 0x25
 8000ed0:	2101      	movs	r1, #1
 8000ed2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2224      	movs	r2, #36	; 0x24
 8000ed8:	2100      	movs	r1, #0
 8000eda:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d004      	beq.n	8000eee <HAL_DMA_Abort_IT+0x82>
    {
      hdma->XferAbortCallback(hdma);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	0010      	movs	r0, r2
 8000eec:	4798      	blx	r3
    }
  }
  return status;
 8000eee:	230f      	movs	r3, #15
 8000ef0:	18fb      	adds	r3, r7, r3
 8000ef2:	781b      	ldrb	r3, [r3, #0]
}
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	b004      	add	sp, #16
 8000efa:	bd80      	pop	{r7, pc}

08000efc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b086      	sub	sp, #24
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f06:	2300      	movs	r3, #0
 8000f08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000f12:	e155      	b.n	80011c0 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	2101      	movs	r1, #1
 8000f1a:	697a      	ldr	r2, [r7, #20]
 8000f1c:	4091      	lsls	r1, r2
 8000f1e:	000a      	movs	r2, r1
 8000f20:	4013      	ands	r3, r2
 8000f22:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d100      	bne.n	8000f2c <HAL_GPIO_Init+0x30>
 8000f2a:	e146      	b.n	80011ba <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	2b02      	cmp	r3, #2
 8000f32:	d003      	beq.n	8000f3c <HAL_GPIO_Init+0x40>
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	2b12      	cmp	r3, #18
 8000f3a:	d123      	bne.n	8000f84 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	08da      	lsrs	r2, r3, #3
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	3208      	adds	r2, #8
 8000f44:	0092      	lsls	r2, r2, #2
 8000f46:	58d3      	ldr	r3, [r2, r3]
 8000f48:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	2207      	movs	r2, #7
 8000f4e:	4013      	ands	r3, r2
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	220f      	movs	r2, #15
 8000f54:	409a      	lsls	r2, r3
 8000f56:	0013      	movs	r3, r2
 8000f58:	43da      	mvns	r2, r3
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	691a      	ldr	r2, [r3, #16]
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	2107      	movs	r1, #7
 8000f68:	400b      	ands	r3, r1
 8000f6a:	009b      	lsls	r3, r3, #2
 8000f6c:	409a      	lsls	r2, r3
 8000f6e:	0013      	movs	r3, r2
 8000f70:	693a      	ldr	r2, [r7, #16]
 8000f72:	4313      	orrs	r3, r2
 8000f74:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	08da      	lsrs	r2, r3, #3
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	3208      	adds	r2, #8
 8000f7e:	0092      	lsls	r2, r2, #2
 8000f80:	6939      	ldr	r1, [r7, #16]
 8000f82:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d00b      	beq.n	8000fa4 <HAL_GPIO_Init+0xa8>
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	2b02      	cmp	r3, #2
 8000f92:	d007      	beq.n	8000fa4 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f98:	2b11      	cmp	r3, #17
 8000f9a:	d003      	beq.n	8000fa4 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	2b12      	cmp	r3, #18
 8000fa2:	d130      	bne.n	8001006 <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	689b      	ldr	r3, [r3, #8]
 8000fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	2203      	movs	r2, #3
 8000fb0:	409a      	lsls	r2, r3
 8000fb2:	0013      	movs	r3, r2
 8000fb4:	43da      	mvns	r2, r3
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	4013      	ands	r3, r2
 8000fba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	68da      	ldr	r2, [r3, #12]
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	409a      	lsls	r2, r3
 8000fc6:	0013      	movs	r3, r2
 8000fc8:	693a      	ldr	r2, [r7, #16]
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	693a      	ldr	r2, [r7, #16]
 8000fd2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fda:	2201      	movs	r2, #1
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	409a      	lsls	r2, r3
 8000fe0:	0013      	movs	r3, r2
 8000fe2:	43da      	mvns	r2, r3
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	091b      	lsrs	r3, r3, #4
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	401a      	ands	r2, r3
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	409a      	lsls	r2, r3
 8000ff8:	0013      	movs	r3, r2
 8000ffa:	693a      	ldr	r2, [r7, #16]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	2203      	movs	r2, #3
 8001012:	409a      	lsls	r2, r3
 8001014:	0013      	movs	r3, r2
 8001016:	43da      	mvns	r2, r3
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	4013      	ands	r3, r2
 800101c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	2203      	movs	r2, #3
 8001024:	401a      	ands	r2, r3
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	409a      	lsls	r2, r3
 800102c:	0013      	movs	r3, r2
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	4313      	orrs	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	68db      	ldr	r3, [r3, #12]
 800103e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	2203      	movs	r2, #3
 8001046:	409a      	lsls	r2, r3
 8001048:	0013      	movs	r3, r2
 800104a:	43da      	mvns	r2, r3
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	4013      	ands	r3, r2
 8001050:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	689a      	ldr	r2, [r3, #8]
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	005b      	lsls	r3, r3, #1
 800105a:	409a      	lsls	r2, r3
 800105c:	0013      	movs	r3, r2
 800105e:	693a      	ldr	r2, [r7, #16]
 8001060:	4313      	orrs	r3, r2
 8001062:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	693a      	ldr	r2, [r7, #16]
 8001068:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685a      	ldr	r2, [r3, #4]
 800106e:	2380      	movs	r3, #128	; 0x80
 8001070:	055b      	lsls	r3, r3, #21
 8001072:	4013      	ands	r3, r2
 8001074:	d100      	bne.n	8001078 <HAL_GPIO_Init+0x17c>
 8001076:	e0a0      	b.n	80011ba <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001078:	4b57      	ldr	r3, [pc, #348]	; (80011d8 <HAL_GPIO_Init+0x2dc>)
 800107a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800107c:	4b56      	ldr	r3, [pc, #344]	; (80011d8 <HAL_GPIO_Init+0x2dc>)
 800107e:	2101      	movs	r1, #1
 8001080:	430a      	orrs	r2, r1
 8001082:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8001084:	4a55      	ldr	r2, [pc, #340]	; (80011dc <HAL_GPIO_Init+0x2e0>)
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	089b      	lsrs	r3, r3, #2
 800108a:	3302      	adds	r3, #2
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	589b      	ldr	r3, [r3, r2]
 8001090:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	2203      	movs	r2, #3
 8001096:	4013      	ands	r3, r2
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	220f      	movs	r2, #15
 800109c:	409a      	lsls	r2, r3
 800109e:	0013      	movs	r3, r2
 80010a0:	43da      	mvns	r2, r3
 80010a2:	693b      	ldr	r3, [r7, #16]
 80010a4:	4013      	ands	r3, r2
 80010a6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80010a8:	687a      	ldr	r2, [r7, #4]
 80010aa:	23a0      	movs	r3, #160	; 0xa0
 80010ac:	05db      	lsls	r3, r3, #23
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d01f      	beq.n	80010f2 <HAL_GPIO_Init+0x1f6>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a4a      	ldr	r2, [pc, #296]	; (80011e0 <HAL_GPIO_Init+0x2e4>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d019      	beq.n	80010ee <HAL_GPIO_Init+0x1f2>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a49      	ldr	r2, [pc, #292]	; (80011e4 <HAL_GPIO_Init+0x2e8>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d013      	beq.n	80010ea <HAL_GPIO_Init+0x1ee>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a48      	ldr	r2, [pc, #288]	; (80011e8 <HAL_GPIO_Init+0x2ec>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d00d      	beq.n	80010e6 <HAL_GPIO_Init+0x1ea>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a47      	ldr	r2, [pc, #284]	; (80011ec <HAL_GPIO_Init+0x2f0>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d007      	beq.n	80010e2 <HAL_GPIO_Init+0x1e6>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a46      	ldr	r2, [pc, #280]	; (80011f0 <HAL_GPIO_Init+0x2f4>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d101      	bne.n	80010de <HAL_GPIO_Init+0x1e2>
 80010da:	2305      	movs	r3, #5
 80010dc:	e00a      	b.n	80010f4 <HAL_GPIO_Init+0x1f8>
 80010de:	2306      	movs	r3, #6
 80010e0:	e008      	b.n	80010f4 <HAL_GPIO_Init+0x1f8>
 80010e2:	2304      	movs	r3, #4
 80010e4:	e006      	b.n	80010f4 <HAL_GPIO_Init+0x1f8>
 80010e6:	2303      	movs	r3, #3
 80010e8:	e004      	b.n	80010f4 <HAL_GPIO_Init+0x1f8>
 80010ea:	2302      	movs	r3, #2
 80010ec:	e002      	b.n	80010f4 <HAL_GPIO_Init+0x1f8>
 80010ee:	2301      	movs	r3, #1
 80010f0:	e000      	b.n	80010f4 <HAL_GPIO_Init+0x1f8>
 80010f2:	2300      	movs	r3, #0
 80010f4:	697a      	ldr	r2, [r7, #20]
 80010f6:	2103      	movs	r1, #3
 80010f8:	400a      	ands	r2, r1
 80010fa:	0092      	lsls	r2, r2, #2
 80010fc:	4093      	lsls	r3, r2
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	4313      	orrs	r3, r2
 8001102:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001104:	4935      	ldr	r1, [pc, #212]	; (80011dc <HAL_GPIO_Init+0x2e0>)
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	089b      	lsrs	r3, r3, #2
 800110a:	3302      	adds	r3, #2
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001112:	4b38      	ldr	r3, [pc, #224]	; (80011f4 <HAL_GPIO_Init+0x2f8>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	43da      	mvns	r2, r3
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	4013      	ands	r3, r2
 8001120:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	685a      	ldr	r2, [r3, #4]
 8001126:	2380      	movs	r3, #128	; 0x80
 8001128:	025b      	lsls	r3, r3, #9
 800112a:	4013      	ands	r3, r2
 800112c:	d003      	beq.n	8001136 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	4313      	orrs	r3, r2
 8001134:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001136:	4b2f      	ldr	r3, [pc, #188]	; (80011f4 <HAL_GPIO_Init+0x2f8>)
 8001138:	693a      	ldr	r2, [r7, #16]
 800113a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800113c:	4b2d      	ldr	r3, [pc, #180]	; (80011f4 <HAL_GPIO_Init+0x2f8>)
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	43da      	mvns	r2, r3
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	4013      	ands	r3, r2
 800114a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	685a      	ldr	r2, [r3, #4]
 8001150:	2380      	movs	r3, #128	; 0x80
 8001152:	029b      	lsls	r3, r3, #10
 8001154:	4013      	ands	r3, r2
 8001156:	d003      	beq.n	8001160 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001158:	693a      	ldr	r2, [r7, #16]
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	4313      	orrs	r3, r2
 800115e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001160:	4b24      	ldr	r3, [pc, #144]	; (80011f4 <HAL_GPIO_Init+0x2f8>)
 8001162:	693a      	ldr	r2, [r7, #16]
 8001164:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001166:	4b23      	ldr	r3, [pc, #140]	; (80011f4 <HAL_GPIO_Init+0x2f8>)
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	43da      	mvns	r2, r3
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	4013      	ands	r3, r2
 8001174:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685a      	ldr	r2, [r3, #4]
 800117a:	2380      	movs	r3, #128	; 0x80
 800117c:	035b      	lsls	r3, r3, #13
 800117e:	4013      	ands	r3, r2
 8001180:	d003      	beq.n	800118a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001182:	693a      	ldr	r2, [r7, #16]
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	4313      	orrs	r3, r2
 8001188:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800118a:	4b1a      	ldr	r3, [pc, #104]	; (80011f4 <HAL_GPIO_Init+0x2f8>)
 800118c:	693a      	ldr	r2, [r7, #16]
 800118e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001190:	4b18      	ldr	r3, [pc, #96]	; (80011f4 <HAL_GPIO_Init+0x2f8>)
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	43da      	mvns	r2, r3
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	4013      	ands	r3, r2
 800119e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685a      	ldr	r2, [r3, #4]
 80011a4:	2380      	movs	r3, #128	; 0x80
 80011a6:	039b      	lsls	r3, r3, #14
 80011a8:	4013      	ands	r3, r2
 80011aa:	d003      	beq.n	80011b4 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80011ac:	693a      	ldr	r2, [r7, #16]
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80011b4:	4b0f      	ldr	r3, [pc, #60]	; (80011f4 <HAL_GPIO_Init+0x2f8>)
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	3301      	adds	r3, #1
 80011be:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	40da      	lsrs	r2, r3
 80011c8:	1e13      	subs	r3, r2, #0
 80011ca:	d000      	beq.n	80011ce <HAL_GPIO_Init+0x2d2>
 80011cc:	e6a2      	b.n	8000f14 <HAL_GPIO_Init+0x18>
  }
}
 80011ce:	46c0      	nop			; (mov r8, r8)
 80011d0:	46bd      	mov	sp, r7
 80011d2:	b006      	add	sp, #24
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	46c0      	nop			; (mov r8, r8)
 80011d8:	40021000 	.word	0x40021000
 80011dc:	40010000 	.word	0x40010000
 80011e0:	50000400 	.word	0x50000400
 80011e4:	50000800 	.word	0x50000800
 80011e8:	50000c00 	.word	0x50000c00
 80011ec:	50001000 	.word	0x50001000
 80011f0:	50001c00 	.word	0x50001c00
 80011f4:	40010400 	.word	0x40010400

080011f8 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	0008      	movs	r0, r1
 8001202:	0011      	movs	r1, r2
 8001204:	1cbb      	adds	r3, r7, #2
 8001206:	1c02      	adds	r2, r0, #0
 8001208:	801a      	strh	r2, [r3, #0]
 800120a:	1c7b      	adds	r3, r7, #1
 800120c:	1c0a      	adds	r2, r1, #0
 800120e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8001210:	1c7b      	adds	r3, r7, #1
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d004      	beq.n	8001222 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001218:	1cbb      	adds	r3, r7, #2
 800121a:	881a      	ldrh	r2, [r3, #0]
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001220:	e003      	b.n	800122a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001222:	1cbb      	adds	r3, r7, #2
 8001224:	881a      	ldrh	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	629a      	str	r2, [r3, #40]	; 0x28
}
 800122a:	46c0      	nop			; (mov r8, r8)
 800122c:	46bd      	mov	sp, r7
 800122e:	b002      	add	sp, #8
 8001230:	bd80      	pop	{r7, pc}
	...

08001234 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	0002      	movs	r2, r0
 800123c:	1dbb      	adds	r3, r7, #6
 800123e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8001240:	4b09      	ldr	r3, [pc, #36]	; (8001268 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	1dba      	adds	r2, r7, #6
 8001246:	8812      	ldrh	r2, [r2, #0]
 8001248:	4013      	ands	r3, r2
 800124a:	d008      	beq.n	800125e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800124c:	4b06      	ldr	r3, [pc, #24]	; (8001268 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800124e:	1dba      	adds	r2, r7, #6
 8001250:	8812      	ldrh	r2, [r2, #0]
 8001252:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001254:	1dbb      	adds	r3, r7, #6
 8001256:	881b      	ldrh	r3, [r3, #0]
 8001258:	0018      	movs	r0, r3
 800125a:	f000 f807 	bl	800126c <HAL_GPIO_EXTI_Callback>
  }
}
 800125e:	46c0      	nop			; (mov r8, r8)
 8001260:	46bd      	mov	sp, r7
 8001262:	b002      	add	sp, #8
 8001264:	bd80      	pop	{r7, pc}
 8001266:	46c0      	nop			; (mov r8, r8)
 8001268:	40010400 	.word	0x40010400

0800126c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	0002      	movs	r2, r0
 8001274:	1dbb      	adds	r3, r7, #6
 8001276:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 8001278:	46c0      	nop			; (mov r8, r8)
 800127a:	46bd      	mov	sp, r7
 800127c:	b002      	add	sp, #8
 800127e:	bd80      	pop	{r7, pc}

08001280 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001280:	b5b0      	push	{r4, r5, r7, lr}
 8001282:	b08a      	sub	sp, #40	; 0x28
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d102      	bne.n	8001294 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	f000 fbbc 	bl	8001a0c <HAL_RCC_OscConfig+0x78c>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001294:	4bc8      	ldr	r3, [pc, #800]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	220c      	movs	r2, #12
 800129a:	4013      	ands	r3, r2
 800129c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800129e:	4bc6      	ldr	r3, [pc, #792]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 80012a0:	68da      	ldr	r2, [r3, #12]
 80012a2:	2380      	movs	r3, #128	; 0x80
 80012a4:	025b      	lsls	r3, r3, #9
 80012a6:	4013      	ands	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2201      	movs	r2, #1
 80012b0:	4013      	ands	r3, r2
 80012b2:	d100      	bne.n	80012b6 <HAL_RCC_OscConfig+0x36>
 80012b4:	e07e      	b.n	80013b4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	2b08      	cmp	r3, #8
 80012ba:	d007      	beq.n	80012cc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	2b0c      	cmp	r3, #12
 80012c0:	d112      	bne.n	80012e8 <HAL_RCC_OscConfig+0x68>
 80012c2:	69ba      	ldr	r2, [r7, #24]
 80012c4:	2380      	movs	r3, #128	; 0x80
 80012c6:	025b      	lsls	r3, r3, #9
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d10d      	bne.n	80012e8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012cc:	4bba      	ldr	r3, [pc, #744]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	2380      	movs	r3, #128	; 0x80
 80012d2:	029b      	lsls	r3, r3, #10
 80012d4:	4013      	ands	r3, r2
 80012d6:	d100      	bne.n	80012da <HAL_RCC_OscConfig+0x5a>
 80012d8:	e06b      	b.n	80013b2 <HAL_RCC_OscConfig+0x132>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d167      	bne.n	80013b2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	f000 fb92 	bl	8001a0c <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	685a      	ldr	r2, [r3, #4]
 80012ec:	2380      	movs	r3, #128	; 0x80
 80012ee:	025b      	lsls	r3, r3, #9
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d107      	bne.n	8001304 <HAL_RCC_OscConfig+0x84>
 80012f4:	4bb0      	ldr	r3, [pc, #704]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	4baf      	ldr	r3, [pc, #700]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 80012fa:	2180      	movs	r1, #128	; 0x80
 80012fc:	0249      	lsls	r1, r1, #9
 80012fe:	430a      	orrs	r2, r1
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	e027      	b.n	8001354 <HAL_RCC_OscConfig+0xd4>
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	685a      	ldr	r2, [r3, #4]
 8001308:	23a0      	movs	r3, #160	; 0xa0
 800130a:	02db      	lsls	r3, r3, #11
 800130c:	429a      	cmp	r2, r3
 800130e:	d10e      	bne.n	800132e <HAL_RCC_OscConfig+0xae>
 8001310:	4ba9      	ldr	r3, [pc, #676]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	4ba8      	ldr	r3, [pc, #672]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 8001316:	2180      	movs	r1, #128	; 0x80
 8001318:	02c9      	lsls	r1, r1, #11
 800131a:	430a      	orrs	r2, r1
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	4ba6      	ldr	r3, [pc, #664]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	4ba5      	ldr	r3, [pc, #660]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 8001324:	2180      	movs	r1, #128	; 0x80
 8001326:	0249      	lsls	r1, r1, #9
 8001328:	430a      	orrs	r2, r1
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	e012      	b.n	8001354 <HAL_RCC_OscConfig+0xd4>
 800132e:	4ba2      	ldr	r3, [pc, #648]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	4ba1      	ldr	r3, [pc, #644]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 8001334:	49a1      	ldr	r1, [pc, #644]	; (80015bc <HAL_RCC_OscConfig+0x33c>)
 8001336:	400a      	ands	r2, r1
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	4b9f      	ldr	r3, [pc, #636]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	2380      	movs	r3, #128	; 0x80
 8001340:	025b      	lsls	r3, r3, #9
 8001342:	4013      	ands	r3, r2
 8001344:	60fb      	str	r3, [r7, #12]
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	4b9b      	ldr	r3, [pc, #620]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	4b9a      	ldr	r3, [pc, #616]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 800134e:	499c      	ldr	r1, [pc, #624]	; (80015c0 <HAL_RCC_OscConfig+0x340>)
 8001350:	400a      	ands	r2, r1
 8001352:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d015      	beq.n	8001388 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800135c:	f7ff fca2 	bl	8000ca4 <HAL_GetTick>
 8001360:	0003      	movs	r3, r0
 8001362:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001364:	e009      	b.n	800137a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001366:	f7ff fc9d 	bl	8000ca4 <HAL_GetTick>
 800136a:	0002      	movs	r2, r0
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	2b64      	cmp	r3, #100	; 0x64
 8001372:	d902      	bls.n	800137a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	f000 fb49 	bl	8001a0c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800137a:	4b8f      	ldr	r3, [pc, #572]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	2380      	movs	r3, #128	; 0x80
 8001380:	029b      	lsls	r3, r3, #10
 8001382:	4013      	ands	r3, r2
 8001384:	d0ef      	beq.n	8001366 <HAL_RCC_OscConfig+0xe6>
 8001386:	e015      	b.n	80013b4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001388:	f7ff fc8c 	bl	8000ca4 <HAL_GetTick>
 800138c:	0003      	movs	r3, r0
 800138e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001390:	e008      	b.n	80013a4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001392:	f7ff fc87 	bl	8000ca4 <HAL_GetTick>
 8001396:	0002      	movs	r2, r0
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	1ad3      	subs	r3, r2, r3
 800139c:	2b64      	cmp	r3, #100	; 0x64
 800139e:	d901      	bls.n	80013a4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80013a0:	2303      	movs	r3, #3
 80013a2:	e333      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80013a4:	4b84      	ldr	r3, [pc, #528]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	2380      	movs	r3, #128	; 0x80
 80013aa:	029b      	lsls	r3, r3, #10
 80013ac:	4013      	ands	r3, r2
 80013ae:	d1f0      	bne.n	8001392 <HAL_RCC_OscConfig+0x112>
 80013b0:	e000      	b.n	80013b4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013b2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2202      	movs	r2, #2
 80013ba:	4013      	ands	r3, r2
 80013bc:	d100      	bne.n	80013c0 <HAL_RCC_OscConfig+0x140>
 80013be:	e098      	b.n	80014f2 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80013c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c8:	2220      	movs	r2, #32
 80013ca:	4013      	ands	r3, r2
 80013cc:	d009      	beq.n	80013e2 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80013ce:	4b7a      	ldr	r3, [pc, #488]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	4b79      	ldr	r3, [pc, #484]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 80013d4:	2120      	movs	r1, #32
 80013d6:	430a      	orrs	r2, r1
 80013d8:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80013da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013dc:	2220      	movs	r2, #32
 80013de:	4393      	bics	r3, r2
 80013e0:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	2b04      	cmp	r3, #4
 80013e6:	d005      	beq.n	80013f4 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	2b0c      	cmp	r3, #12
 80013ec:	d13d      	bne.n	800146a <HAL_RCC_OscConfig+0x1ea>
 80013ee:	69bb      	ldr	r3, [r7, #24]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d13a      	bne.n	800146a <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80013f4:	4b70      	ldr	r3, [pc, #448]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2204      	movs	r2, #4
 80013fa:	4013      	ands	r3, r2
 80013fc:	d004      	beq.n	8001408 <HAL_RCC_OscConfig+0x188>
 80013fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001400:	2b00      	cmp	r3, #0
 8001402:	d101      	bne.n	8001408 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001404:	2301      	movs	r3, #1
 8001406:	e301      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001408:	4b6b      	ldr	r3, [pc, #428]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	4a6d      	ldr	r2, [pc, #436]	; (80015c4 <HAL_RCC_OscConfig+0x344>)
 800140e:	4013      	ands	r3, r2
 8001410:	0019      	movs	r1, r3
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	691b      	ldr	r3, [r3, #16]
 8001416:	021a      	lsls	r2, r3, #8
 8001418:	4b67      	ldr	r3, [pc, #412]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 800141a:	430a      	orrs	r2, r1
 800141c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800141e:	4b66      	ldr	r3, [pc, #408]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	2209      	movs	r2, #9
 8001424:	4393      	bics	r3, r2
 8001426:	0019      	movs	r1, r3
 8001428:	4b63      	ldr	r3, [pc, #396]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 800142a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800142c:	430a      	orrs	r2, r1
 800142e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001430:	f000 fc20 	bl	8001c74 <HAL_RCC_GetSysClockFreq>
 8001434:	0001      	movs	r1, r0
 8001436:	4b60      	ldr	r3, [pc, #384]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 8001438:	68db      	ldr	r3, [r3, #12]
 800143a:	091b      	lsrs	r3, r3, #4
 800143c:	220f      	movs	r2, #15
 800143e:	4013      	ands	r3, r2
 8001440:	4a61      	ldr	r2, [pc, #388]	; (80015c8 <HAL_RCC_OscConfig+0x348>)
 8001442:	5cd3      	ldrb	r3, [r2, r3]
 8001444:	000a      	movs	r2, r1
 8001446:	40da      	lsrs	r2, r3
 8001448:	4b60      	ldr	r3, [pc, #384]	; (80015cc <HAL_RCC_OscConfig+0x34c>)
 800144a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 800144c:	2513      	movs	r5, #19
 800144e:	197c      	adds	r4, r7, r5
 8001450:	2000      	movs	r0, #0
 8001452:	f7ff fbf1 	bl	8000c38 <HAL_InitTick>
 8001456:	0003      	movs	r3, r0
 8001458:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800145a:	197b      	adds	r3, r7, r5
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d047      	beq.n	80014f2 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001462:	2313      	movs	r3, #19
 8001464:	18fb      	adds	r3, r7, r3
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	e2d0      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800146a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800146c:	2b00      	cmp	r3, #0
 800146e:	d027      	beq.n	80014c0 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001470:	4b51      	ldr	r3, [pc, #324]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2209      	movs	r2, #9
 8001476:	4393      	bics	r3, r2
 8001478:	0019      	movs	r1, r3
 800147a:	4b4f      	ldr	r3, [pc, #316]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 800147c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800147e:	430a      	orrs	r2, r1
 8001480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001482:	f7ff fc0f 	bl	8000ca4 <HAL_GetTick>
 8001486:	0003      	movs	r3, r0
 8001488:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800148a:	e008      	b.n	800149e <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800148c:	f7ff fc0a 	bl	8000ca4 <HAL_GetTick>
 8001490:	0002      	movs	r2, r0
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	2b02      	cmp	r3, #2
 8001498:	d901      	bls.n	800149e <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e2b6      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800149e:	4b46      	ldr	r3, [pc, #280]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2204      	movs	r2, #4
 80014a4:	4013      	ands	r3, r2
 80014a6:	d0f1      	beq.n	800148c <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014a8:	4b43      	ldr	r3, [pc, #268]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	4a45      	ldr	r2, [pc, #276]	; (80015c4 <HAL_RCC_OscConfig+0x344>)
 80014ae:	4013      	ands	r3, r2
 80014b0:	0019      	movs	r1, r3
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	691b      	ldr	r3, [r3, #16]
 80014b6:	021a      	lsls	r2, r3, #8
 80014b8:	4b3f      	ldr	r3, [pc, #252]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 80014ba:	430a      	orrs	r2, r1
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	e018      	b.n	80014f2 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014c0:	4b3d      	ldr	r3, [pc, #244]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	4b3c      	ldr	r3, [pc, #240]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 80014c6:	2101      	movs	r1, #1
 80014c8:	438a      	bics	r2, r1
 80014ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014cc:	f7ff fbea 	bl	8000ca4 <HAL_GetTick>
 80014d0:	0003      	movs	r3, r0
 80014d2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80014d4:	e008      	b.n	80014e8 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014d6:	f7ff fbe5 	bl	8000ca4 <HAL_GetTick>
 80014da:	0002      	movs	r2, r0
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d901      	bls.n	80014e8 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e291      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80014e8:	4b33      	ldr	r3, [pc, #204]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2204      	movs	r2, #4
 80014ee:	4013      	ands	r3, r2
 80014f0:	d1f1      	bne.n	80014d6 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	2210      	movs	r2, #16
 80014f8:	4013      	ands	r3, r2
 80014fa:	d100      	bne.n	80014fe <HAL_RCC_OscConfig+0x27e>
 80014fc:	e09f      	b.n	800163e <HAL_RCC_OscConfig+0x3be>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d13f      	bne.n	8001584 <HAL_RCC_OscConfig+0x304>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001504:	4b2c      	ldr	r3, [pc, #176]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	2380      	movs	r3, #128	; 0x80
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	4013      	ands	r3, r2
 800150e:	d005      	beq.n	800151c <HAL_RCC_OscConfig+0x29c>
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	69db      	ldr	r3, [r3, #28]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d101      	bne.n	800151c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	e277      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800151c:	4b26      	ldr	r3, [pc, #152]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	4a2b      	ldr	r2, [pc, #172]	; (80015d0 <HAL_RCC_OscConfig+0x350>)
 8001522:	4013      	ands	r3, r2
 8001524:	0019      	movs	r1, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800152a:	4b23      	ldr	r3, [pc, #140]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 800152c:	430a      	orrs	r2, r1
 800152e:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001530:	4b21      	ldr	r3, [pc, #132]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	021b      	lsls	r3, r3, #8
 8001536:	0a19      	lsrs	r1, r3, #8
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6a1b      	ldr	r3, [r3, #32]
 800153c:	061a      	lsls	r2, r3, #24
 800153e:	4b1e      	ldr	r3, [pc, #120]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 8001540:	430a      	orrs	r2, r1
 8001542:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001548:	0b5b      	lsrs	r3, r3, #13
 800154a:	3301      	adds	r3, #1
 800154c:	2280      	movs	r2, #128	; 0x80
 800154e:	0212      	lsls	r2, r2, #8
 8001550:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001552:	4b19      	ldr	r3, [pc, #100]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 8001554:	68db      	ldr	r3, [r3, #12]
 8001556:	091b      	lsrs	r3, r3, #4
 8001558:	210f      	movs	r1, #15
 800155a:	400b      	ands	r3, r1
 800155c:	491a      	ldr	r1, [pc, #104]	; (80015c8 <HAL_RCC_OscConfig+0x348>)
 800155e:	5ccb      	ldrb	r3, [r1, r3]
 8001560:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001562:	4b1a      	ldr	r3, [pc, #104]	; (80015cc <HAL_RCC_OscConfig+0x34c>)
 8001564:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001566:	2513      	movs	r5, #19
 8001568:	197c      	adds	r4, r7, r5
 800156a:	2000      	movs	r0, #0
 800156c:	f7ff fb64 	bl	8000c38 <HAL_InitTick>
 8001570:	0003      	movs	r3, r0
 8001572:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001574:	197b      	adds	r3, r7, r5
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d060      	beq.n	800163e <HAL_RCC_OscConfig+0x3be>
        {
          return status;
 800157c:	2313      	movs	r3, #19
 800157e:	18fb      	adds	r3, r7, r3
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	e243      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	69db      	ldr	r3, [r3, #28]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d03e      	beq.n	800160a <HAL_RCC_OscConfig+0x38a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800158c:	4b0a      	ldr	r3, [pc, #40]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	4b09      	ldr	r3, [pc, #36]	; (80015b8 <HAL_RCC_OscConfig+0x338>)
 8001592:	2180      	movs	r1, #128	; 0x80
 8001594:	0049      	lsls	r1, r1, #1
 8001596:	430a      	orrs	r2, r1
 8001598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800159a:	f7ff fb83 	bl	8000ca4 <HAL_GetTick>
 800159e:	0003      	movs	r3, r0
 80015a0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80015a2:	e017      	b.n	80015d4 <HAL_RCC_OscConfig+0x354>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015a4:	f7ff fb7e 	bl	8000ca4 <HAL_GetTick>
 80015a8:	0002      	movs	r2, r0
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d910      	bls.n	80015d4 <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 80015b2:	2303      	movs	r3, #3
 80015b4:	e22a      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
 80015b6:	46c0      	nop			; (mov r8, r8)
 80015b8:	40021000 	.word	0x40021000
 80015bc:	fffeffff 	.word	0xfffeffff
 80015c0:	fffbffff 	.word	0xfffbffff
 80015c4:	ffffe0ff 	.word	0xffffe0ff
 80015c8:	080036fc 	.word	0x080036fc
 80015cc:	20000000 	.word	0x20000000
 80015d0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80015d4:	4bc6      	ldr	r3, [pc, #792]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	2380      	movs	r3, #128	; 0x80
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	4013      	ands	r3, r2
 80015de:	d0e1      	beq.n	80015a4 <HAL_RCC_OscConfig+0x324>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015e0:	4bc3      	ldr	r3, [pc, #780]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	4ac3      	ldr	r2, [pc, #780]	; (80018f4 <HAL_RCC_OscConfig+0x674>)
 80015e6:	4013      	ands	r3, r2
 80015e8:	0019      	movs	r1, r3
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015ee:	4bc0      	ldr	r3, [pc, #768]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 80015f0:	430a      	orrs	r2, r1
 80015f2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015f4:	4bbe      	ldr	r3, [pc, #760]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	021b      	lsls	r3, r3, #8
 80015fa:	0a19      	lsrs	r1, r3, #8
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6a1b      	ldr	r3, [r3, #32]
 8001600:	061a      	lsls	r2, r3, #24
 8001602:	4bbb      	ldr	r3, [pc, #748]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001604:	430a      	orrs	r2, r1
 8001606:	605a      	str	r2, [r3, #4]
 8001608:	e019      	b.n	800163e <HAL_RCC_OscConfig+0x3be>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800160a:	4bb9      	ldr	r3, [pc, #740]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	4bb8      	ldr	r3, [pc, #736]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001610:	49b9      	ldr	r1, [pc, #740]	; (80018f8 <HAL_RCC_OscConfig+0x678>)
 8001612:	400a      	ands	r2, r1
 8001614:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001616:	f7ff fb45 	bl	8000ca4 <HAL_GetTick>
 800161a:	0003      	movs	r3, r0
 800161c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800161e:	e008      	b.n	8001632 <HAL_RCC_OscConfig+0x3b2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001620:	f7ff fb40 	bl	8000ca4 <HAL_GetTick>
 8001624:	0002      	movs	r2, r0
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b02      	cmp	r3, #2
 800162c:	d901      	bls.n	8001632 <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e1ec      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001632:	4baf      	ldr	r3, [pc, #700]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	2380      	movs	r3, #128	; 0x80
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	4013      	ands	r3, r2
 800163c:	d1f0      	bne.n	8001620 <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2208      	movs	r2, #8
 8001644:	4013      	ands	r3, r2
 8001646:	d036      	beq.n	80016b6 <HAL_RCC_OscConfig+0x436>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	695b      	ldr	r3, [r3, #20]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d019      	beq.n	8001684 <HAL_RCC_OscConfig+0x404>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001650:	4ba7      	ldr	r3, [pc, #668]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001652:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001654:	4ba6      	ldr	r3, [pc, #664]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001656:	2101      	movs	r1, #1
 8001658:	430a      	orrs	r2, r1
 800165a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800165c:	f7ff fb22 	bl	8000ca4 <HAL_GetTick>
 8001660:	0003      	movs	r3, r0
 8001662:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001664:	e008      	b.n	8001678 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001666:	f7ff fb1d 	bl	8000ca4 <HAL_GetTick>
 800166a:	0002      	movs	r2, r0
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	2b02      	cmp	r3, #2
 8001672:	d901      	bls.n	8001678 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8001674:	2303      	movs	r3, #3
 8001676:	e1c9      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001678:	4b9d      	ldr	r3, [pc, #628]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 800167a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800167c:	2202      	movs	r2, #2
 800167e:	4013      	ands	r3, r2
 8001680:	d0f1      	beq.n	8001666 <HAL_RCC_OscConfig+0x3e6>
 8001682:	e018      	b.n	80016b6 <HAL_RCC_OscConfig+0x436>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001684:	4b9a      	ldr	r3, [pc, #616]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001686:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001688:	4b99      	ldr	r3, [pc, #612]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 800168a:	2101      	movs	r1, #1
 800168c:	438a      	bics	r2, r1
 800168e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001690:	f7ff fb08 	bl	8000ca4 <HAL_GetTick>
 8001694:	0003      	movs	r3, r0
 8001696:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001698:	e008      	b.n	80016ac <HAL_RCC_OscConfig+0x42c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800169a:	f7ff fb03 	bl	8000ca4 <HAL_GetTick>
 800169e:	0002      	movs	r2, r0
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	d901      	bls.n	80016ac <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e1af      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80016ac:	4b90      	ldr	r3, [pc, #576]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 80016ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016b0:	2202      	movs	r2, #2
 80016b2:	4013      	ands	r3, r2
 80016b4:	d1f1      	bne.n	800169a <HAL_RCC_OscConfig+0x41a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2204      	movs	r2, #4
 80016bc:	4013      	ands	r3, r2
 80016be:	d100      	bne.n	80016c2 <HAL_RCC_OscConfig+0x442>
 80016c0:	e0af      	b.n	8001822 <HAL_RCC_OscConfig+0x5a2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016c2:	2323      	movs	r3, #35	; 0x23
 80016c4:	18fb      	adds	r3, r7, r3
 80016c6:	2200      	movs	r2, #0
 80016c8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016ca:	4b89      	ldr	r3, [pc, #548]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 80016cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80016ce:	2380      	movs	r3, #128	; 0x80
 80016d0:	055b      	lsls	r3, r3, #21
 80016d2:	4013      	ands	r3, r2
 80016d4:	d10a      	bne.n	80016ec <HAL_RCC_OscConfig+0x46c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016d6:	4b86      	ldr	r3, [pc, #536]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 80016d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80016da:	4b85      	ldr	r3, [pc, #532]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 80016dc:	2180      	movs	r1, #128	; 0x80
 80016de:	0549      	lsls	r1, r1, #21
 80016e0:	430a      	orrs	r2, r1
 80016e2:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80016e4:	2323      	movs	r3, #35	; 0x23
 80016e6:	18fb      	adds	r3, r7, r3
 80016e8:	2201      	movs	r2, #1
 80016ea:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ec:	4b83      	ldr	r3, [pc, #524]	; (80018fc <HAL_RCC_OscConfig+0x67c>)
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	2380      	movs	r3, #128	; 0x80
 80016f2:	005b      	lsls	r3, r3, #1
 80016f4:	4013      	ands	r3, r2
 80016f6:	d11a      	bne.n	800172e <HAL_RCC_OscConfig+0x4ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016f8:	4b80      	ldr	r3, [pc, #512]	; (80018fc <HAL_RCC_OscConfig+0x67c>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	4b7f      	ldr	r3, [pc, #508]	; (80018fc <HAL_RCC_OscConfig+0x67c>)
 80016fe:	2180      	movs	r1, #128	; 0x80
 8001700:	0049      	lsls	r1, r1, #1
 8001702:	430a      	orrs	r2, r1
 8001704:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001706:	f7ff facd 	bl	8000ca4 <HAL_GetTick>
 800170a:	0003      	movs	r3, r0
 800170c:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800170e:	e008      	b.n	8001722 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001710:	f7ff fac8 	bl	8000ca4 <HAL_GetTick>
 8001714:	0002      	movs	r2, r0
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	2b64      	cmp	r3, #100	; 0x64
 800171c:	d901      	bls.n	8001722 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800171e:	2303      	movs	r3, #3
 8001720:	e174      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001722:	4b76      	ldr	r3, [pc, #472]	; (80018fc <HAL_RCC_OscConfig+0x67c>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	2380      	movs	r3, #128	; 0x80
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	4013      	ands	r3, r2
 800172c:	d0f0      	beq.n	8001710 <HAL_RCC_OscConfig+0x490>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	689a      	ldr	r2, [r3, #8]
 8001732:	2380      	movs	r3, #128	; 0x80
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	429a      	cmp	r2, r3
 8001738:	d107      	bne.n	800174a <HAL_RCC_OscConfig+0x4ca>
 800173a:	4b6d      	ldr	r3, [pc, #436]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 800173c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800173e:	4b6c      	ldr	r3, [pc, #432]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001740:	2180      	movs	r1, #128	; 0x80
 8001742:	0049      	lsls	r1, r1, #1
 8001744:	430a      	orrs	r2, r1
 8001746:	651a      	str	r2, [r3, #80]	; 0x50
 8001748:	e031      	b.n	80017ae <HAL_RCC_OscConfig+0x52e>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d10c      	bne.n	800176c <HAL_RCC_OscConfig+0x4ec>
 8001752:	4b67      	ldr	r3, [pc, #412]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001754:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001756:	4b66      	ldr	r3, [pc, #408]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001758:	4967      	ldr	r1, [pc, #412]	; (80018f8 <HAL_RCC_OscConfig+0x678>)
 800175a:	400a      	ands	r2, r1
 800175c:	651a      	str	r2, [r3, #80]	; 0x50
 800175e:	4b64      	ldr	r3, [pc, #400]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001760:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001762:	4b63      	ldr	r3, [pc, #396]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001764:	4966      	ldr	r1, [pc, #408]	; (8001900 <HAL_RCC_OscConfig+0x680>)
 8001766:	400a      	ands	r2, r1
 8001768:	651a      	str	r2, [r3, #80]	; 0x50
 800176a:	e020      	b.n	80017ae <HAL_RCC_OscConfig+0x52e>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	689a      	ldr	r2, [r3, #8]
 8001770:	23a0      	movs	r3, #160	; 0xa0
 8001772:	00db      	lsls	r3, r3, #3
 8001774:	429a      	cmp	r2, r3
 8001776:	d10e      	bne.n	8001796 <HAL_RCC_OscConfig+0x516>
 8001778:	4b5d      	ldr	r3, [pc, #372]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 800177a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800177c:	4b5c      	ldr	r3, [pc, #368]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 800177e:	2180      	movs	r1, #128	; 0x80
 8001780:	00c9      	lsls	r1, r1, #3
 8001782:	430a      	orrs	r2, r1
 8001784:	651a      	str	r2, [r3, #80]	; 0x50
 8001786:	4b5a      	ldr	r3, [pc, #360]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001788:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800178a:	4b59      	ldr	r3, [pc, #356]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 800178c:	2180      	movs	r1, #128	; 0x80
 800178e:	0049      	lsls	r1, r1, #1
 8001790:	430a      	orrs	r2, r1
 8001792:	651a      	str	r2, [r3, #80]	; 0x50
 8001794:	e00b      	b.n	80017ae <HAL_RCC_OscConfig+0x52e>
 8001796:	4b56      	ldr	r3, [pc, #344]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001798:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800179a:	4b55      	ldr	r3, [pc, #340]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 800179c:	4956      	ldr	r1, [pc, #344]	; (80018f8 <HAL_RCC_OscConfig+0x678>)
 800179e:	400a      	ands	r2, r1
 80017a0:	651a      	str	r2, [r3, #80]	; 0x50
 80017a2:	4b53      	ldr	r3, [pc, #332]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 80017a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017a6:	4b52      	ldr	r3, [pc, #328]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 80017a8:	4955      	ldr	r1, [pc, #340]	; (8001900 <HAL_RCC_OscConfig+0x680>)
 80017aa:	400a      	ands	r2, r1
 80017ac:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d015      	beq.n	80017e2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017b6:	f7ff fa75 	bl	8000ca4 <HAL_GetTick>
 80017ba:	0003      	movs	r3, r0
 80017bc:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80017be:	e009      	b.n	80017d4 <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017c0:	f7ff fa70 	bl	8000ca4 <HAL_GetTick>
 80017c4:	0002      	movs	r2, r0
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	4a4e      	ldr	r2, [pc, #312]	; (8001904 <HAL_RCC_OscConfig+0x684>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d901      	bls.n	80017d4 <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 80017d0:	2303      	movs	r3, #3
 80017d2:	e11b      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80017d4:	4b46      	ldr	r3, [pc, #280]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 80017d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017d8:	2380      	movs	r3, #128	; 0x80
 80017da:	009b      	lsls	r3, r3, #2
 80017dc:	4013      	ands	r3, r2
 80017de:	d0ef      	beq.n	80017c0 <HAL_RCC_OscConfig+0x540>
 80017e0:	e014      	b.n	800180c <HAL_RCC_OscConfig+0x58c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017e2:	f7ff fa5f 	bl	8000ca4 <HAL_GetTick>
 80017e6:	0003      	movs	r3, r0
 80017e8:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80017ea:	e009      	b.n	8001800 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017ec:	f7ff fa5a 	bl	8000ca4 <HAL_GetTick>
 80017f0:	0002      	movs	r2, r0
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	4a43      	ldr	r2, [pc, #268]	; (8001904 <HAL_RCC_OscConfig+0x684>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d901      	bls.n	8001800 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80017fc:	2303      	movs	r3, #3
 80017fe:	e105      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001800:	4b3b      	ldr	r3, [pc, #236]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001802:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001804:	2380      	movs	r3, #128	; 0x80
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	4013      	ands	r3, r2
 800180a:	d1ef      	bne.n	80017ec <HAL_RCC_OscConfig+0x56c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800180c:	2323      	movs	r3, #35	; 0x23
 800180e:	18fb      	adds	r3, r7, r3
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b01      	cmp	r3, #1
 8001814:	d105      	bne.n	8001822 <HAL_RCC_OscConfig+0x5a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001816:	4b36      	ldr	r3, [pc, #216]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001818:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800181a:	4b35      	ldr	r3, [pc, #212]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 800181c:	493a      	ldr	r1, [pc, #232]	; (8001908 <HAL_RCC_OscConfig+0x688>)
 800181e:	400a      	ands	r2, r1
 8001820:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2220      	movs	r2, #32
 8001828:	4013      	ands	r3, r2
 800182a:	d049      	beq.n	80018c0 <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	699b      	ldr	r3, [r3, #24]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d026      	beq.n	8001882 <HAL_RCC_OscConfig+0x602>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001834:	4b2e      	ldr	r3, [pc, #184]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001836:	689a      	ldr	r2, [r3, #8]
 8001838:	4b2d      	ldr	r3, [pc, #180]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 800183a:	2101      	movs	r1, #1
 800183c:	430a      	orrs	r2, r1
 800183e:	609a      	str	r2, [r3, #8]
 8001840:	4b2b      	ldr	r3, [pc, #172]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001842:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001844:	4b2a      	ldr	r3, [pc, #168]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001846:	2101      	movs	r1, #1
 8001848:	430a      	orrs	r2, r1
 800184a:	635a      	str	r2, [r3, #52]	; 0x34
 800184c:	4b2f      	ldr	r3, [pc, #188]	; (800190c <HAL_RCC_OscConfig+0x68c>)
 800184e:	6a1a      	ldr	r2, [r3, #32]
 8001850:	4b2e      	ldr	r3, [pc, #184]	; (800190c <HAL_RCC_OscConfig+0x68c>)
 8001852:	2180      	movs	r1, #128	; 0x80
 8001854:	0189      	lsls	r1, r1, #6
 8001856:	430a      	orrs	r2, r1
 8001858:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800185a:	f7ff fa23 	bl	8000ca4 <HAL_GetTick>
 800185e:	0003      	movs	r3, r0
 8001860:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001862:	e008      	b.n	8001876 <HAL_RCC_OscConfig+0x5f6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001864:	f7ff fa1e 	bl	8000ca4 <HAL_GetTick>
 8001868:	0002      	movs	r2, r0
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	2b02      	cmp	r3, #2
 8001870:	d901      	bls.n	8001876 <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e0ca      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001876:	4b1e      	ldr	r3, [pc, #120]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	2202      	movs	r2, #2
 800187c:	4013      	ands	r3, r2
 800187e:	d0f1      	beq.n	8001864 <HAL_RCC_OscConfig+0x5e4>
 8001880:	e01e      	b.n	80018c0 <HAL_RCC_OscConfig+0x640>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001882:	4b1b      	ldr	r3, [pc, #108]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001884:	689a      	ldr	r2, [r3, #8]
 8001886:	4b1a      	ldr	r3, [pc, #104]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 8001888:	2101      	movs	r1, #1
 800188a:	438a      	bics	r2, r1
 800188c:	609a      	str	r2, [r3, #8]
 800188e:	4b1f      	ldr	r3, [pc, #124]	; (800190c <HAL_RCC_OscConfig+0x68c>)
 8001890:	6a1a      	ldr	r2, [r3, #32]
 8001892:	4b1e      	ldr	r3, [pc, #120]	; (800190c <HAL_RCC_OscConfig+0x68c>)
 8001894:	491e      	ldr	r1, [pc, #120]	; (8001910 <HAL_RCC_OscConfig+0x690>)
 8001896:	400a      	ands	r2, r1
 8001898:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800189a:	f7ff fa03 	bl	8000ca4 <HAL_GetTick>
 800189e:	0003      	movs	r3, r0
 80018a0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80018a2:	e008      	b.n	80018b6 <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018a4:	f7ff f9fe 	bl	8000ca4 <HAL_GetTick>
 80018a8:	0002      	movs	r2, r0
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d901      	bls.n	80018b6 <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e0aa      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80018b6:	4b0e      	ldr	r3, [pc, #56]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	2202      	movs	r2, #2
 80018bc:	4013      	ands	r3, r2
 80018be:	d1f1      	bne.n	80018a4 <HAL_RCC_OscConfig+0x624>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d100      	bne.n	80018ca <HAL_RCC_OscConfig+0x64a>
 80018c8:	e09f      	b.n	8001a0a <HAL_RCC_OscConfig+0x78a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	2b0c      	cmp	r3, #12
 80018ce:	d100      	bne.n	80018d2 <HAL_RCC_OscConfig+0x652>
 80018d0:	e078      	b.n	80019c4 <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d159      	bne.n	800198e <HAL_RCC_OscConfig+0x70e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018da:	4b05      	ldr	r3, [pc, #20]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	4b04      	ldr	r3, [pc, #16]	; (80018f0 <HAL_RCC_OscConfig+0x670>)
 80018e0:	490c      	ldr	r1, [pc, #48]	; (8001914 <HAL_RCC_OscConfig+0x694>)
 80018e2:	400a      	ands	r2, r1
 80018e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e6:	f7ff f9dd 	bl	8000ca4 <HAL_GetTick>
 80018ea:	0003      	movs	r3, r0
 80018ec:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80018ee:	e01c      	b.n	800192a <HAL_RCC_OscConfig+0x6aa>
 80018f0:	40021000 	.word	0x40021000
 80018f4:	ffff1fff 	.word	0xffff1fff
 80018f8:	fffffeff 	.word	0xfffffeff
 80018fc:	40007000 	.word	0x40007000
 8001900:	fffffbff 	.word	0xfffffbff
 8001904:	00001388 	.word	0x00001388
 8001908:	efffffff 	.word	0xefffffff
 800190c:	40010000 	.word	0x40010000
 8001910:	ffffdfff 	.word	0xffffdfff
 8001914:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001918:	f7ff f9c4 	bl	8000ca4 <HAL_GetTick>
 800191c:	0002      	movs	r2, r0
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	2b02      	cmp	r3, #2
 8001924:	d901      	bls.n	800192a <HAL_RCC_OscConfig+0x6aa>
          {
            return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e070      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800192a:	4b3a      	ldr	r3, [pc, #232]	; (8001a14 <HAL_RCC_OscConfig+0x794>)
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	2380      	movs	r3, #128	; 0x80
 8001930:	049b      	lsls	r3, r3, #18
 8001932:	4013      	ands	r3, r2
 8001934:	d1f0      	bne.n	8001918 <HAL_RCC_OscConfig+0x698>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001936:	4b37      	ldr	r3, [pc, #220]	; (8001a14 <HAL_RCC_OscConfig+0x794>)
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	4a37      	ldr	r2, [pc, #220]	; (8001a18 <HAL_RCC_OscConfig+0x798>)
 800193c:	4013      	ands	r3, r2
 800193e:	0019      	movs	r1, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001948:	431a      	orrs	r2, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800194e:	431a      	orrs	r2, r3
 8001950:	4b30      	ldr	r3, [pc, #192]	; (8001a14 <HAL_RCC_OscConfig+0x794>)
 8001952:	430a      	orrs	r2, r1
 8001954:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001956:	4b2f      	ldr	r3, [pc, #188]	; (8001a14 <HAL_RCC_OscConfig+0x794>)
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	4b2e      	ldr	r3, [pc, #184]	; (8001a14 <HAL_RCC_OscConfig+0x794>)
 800195c:	2180      	movs	r1, #128	; 0x80
 800195e:	0449      	lsls	r1, r1, #17
 8001960:	430a      	orrs	r2, r1
 8001962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001964:	f7ff f99e 	bl	8000ca4 <HAL_GetTick>
 8001968:	0003      	movs	r3, r0
 800196a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800196c:	e008      	b.n	8001980 <HAL_RCC_OscConfig+0x700>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800196e:	f7ff f999 	bl	8000ca4 <HAL_GetTick>
 8001972:	0002      	movs	r2, r0
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	2b02      	cmp	r3, #2
 800197a:	d901      	bls.n	8001980 <HAL_RCC_OscConfig+0x700>
          {
            return HAL_TIMEOUT;
 800197c:	2303      	movs	r3, #3
 800197e:	e045      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001980:	4b24      	ldr	r3, [pc, #144]	; (8001a14 <HAL_RCC_OscConfig+0x794>)
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	2380      	movs	r3, #128	; 0x80
 8001986:	049b      	lsls	r3, r3, #18
 8001988:	4013      	ands	r3, r2
 800198a:	d0f0      	beq.n	800196e <HAL_RCC_OscConfig+0x6ee>
 800198c:	e03d      	b.n	8001a0a <HAL_RCC_OscConfig+0x78a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800198e:	4b21      	ldr	r3, [pc, #132]	; (8001a14 <HAL_RCC_OscConfig+0x794>)
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	4b20      	ldr	r3, [pc, #128]	; (8001a14 <HAL_RCC_OscConfig+0x794>)
 8001994:	4921      	ldr	r1, [pc, #132]	; (8001a1c <HAL_RCC_OscConfig+0x79c>)
 8001996:	400a      	ands	r2, r1
 8001998:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800199a:	f7ff f983 	bl	8000ca4 <HAL_GetTick>
 800199e:	0003      	movs	r3, r0
 80019a0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80019a2:	e008      	b.n	80019b6 <HAL_RCC_OscConfig+0x736>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019a4:	f7ff f97e 	bl	8000ca4 <HAL_GetTick>
 80019a8:	0002      	movs	r2, r0
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d901      	bls.n	80019b6 <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	e02a      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80019b6:	4b17      	ldr	r3, [pc, #92]	; (8001a14 <HAL_RCC_OscConfig+0x794>)
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	2380      	movs	r3, #128	; 0x80
 80019bc:	049b      	lsls	r3, r3, #18
 80019be:	4013      	ands	r3, r2
 80019c0:	d1f0      	bne.n	80019a4 <HAL_RCC_OscConfig+0x724>
 80019c2:	e022      	b.n	8001a0a <HAL_RCC_OscConfig+0x78a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d101      	bne.n	80019d0 <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e01d      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80019d0:	4b10      	ldr	r3, [pc, #64]	; (8001a14 <HAL_RCC_OscConfig+0x794>)
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019d6:	69ba      	ldr	r2, [r7, #24]
 80019d8:	2380      	movs	r3, #128	; 0x80
 80019da:	025b      	lsls	r3, r3, #9
 80019dc:	401a      	ands	r2, r3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d10f      	bne.n	8001a06 <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80019e6:	69ba      	ldr	r2, [r7, #24]
 80019e8:	23f0      	movs	r3, #240	; 0xf0
 80019ea:	039b      	lsls	r3, r3, #14
 80019ec:	401a      	ands	r2, r3
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d107      	bne.n	8001a06 <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80019f6:	69ba      	ldr	r2, [r7, #24]
 80019f8:	23c0      	movs	r3, #192	; 0xc0
 80019fa:	041b      	lsls	r3, r3, #16
 80019fc:	401a      	ands	r2, r3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d001      	beq.n	8001a0a <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e000      	b.n	8001a0c <HAL_RCC_OscConfig+0x78c>
        }
      }
    }
  }

  return HAL_OK;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	0018      	movs	r0, r3
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	b00a      	add	sp, #40	; 0x28
 8001a12:	bdb0      	pop	{r4, r5, r7, pc}
 8001a14:	40021000 	.word	0x40021000
 8001a18:	ff02ffff 	.word	0xff02ffff
 8001a1c:	feffffff 	.word	0xfeffffff

08001a20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a20:	b5b0      	push	{r4, r5, r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d101      	bne.n	8001a34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	e10d      	b.n	8001c50 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a34:	4b88      	ldr	r3, [pc, #544]	; (8001c58 <HAL_RCC_ClockConfig+0x238>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2201      	movs	r2, #1
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	683a      	ldr	r2, [r7, #0]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d911      	bls.n	8001a66 <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a42:	4b85      	ldr	r3, [pc, #532]	; (8001c58 <HAL_RCC_ClockConfig+0x238>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2201      	movs	r2, #1
 8001a48:	4393      	bics	r3, r2
 8001a4a:	0019      	movs	r1, r3
 8001a4c:	4b82      	ldr	r3, [pc, #520]	; (8001c58 <HAL_RCC_ClockConfig+0x238>)
 8001a4e:	683a      	ldr	r2, [r7, #0]
 8001a50:	430a      	orrs	r2, r1
 8001a52:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a54:	4b80      	ldr	r3, [pc, #512]	; (8001c58 <HAL_RCC_ClockConfig+0x238>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2201      	movs	r2, #1
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	683a      	ldr	r2, [r7, #0]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d001      	beq.n	8001a66 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e0f4      	b.n	8001c50 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	d009      	beq.n	8001a84 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a70:	4b7a      	ldr	r3, [pc, #488]	; (8001c5c <HAL_RCC_ClockConfig+0x23c>)
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	22f0      	movs	r2, #240	; 0xf0
 8001a76:	4393      	bics	r3, r2
 8001a78:	0019      	movs	r1, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	689a      	ldr	r2, [r3, #8]
 8001a7e:	4b77      	ldr	r3, [pc, #476]	; (8001c5c <HAL_RCC_ClockConfig+0x23c>)
 8001a80:	430a      	orrs	r2, r1
 8001a82:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2201      	movs	r2, #1
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	d100      	bne.n	8001a90 <HAL_RCC_ClockConfig+0x70>
 8001a8e:	e089      	b.n	8001ba4 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d107      	bne.n	8001aa8 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a98:	4b70      	ldr	r3, [pc, #448]	; (8001c5c <HAL_RCC_ClockConfig+0x23c>)
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	2380      	movs	r3, #128	; 0x80
 8001a9e:	029b      	lsls	r3, r3, #10
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	d120      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e0d3      	b.n	8001c50 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	2b03      	cmp	r3, #3
 8001aae:	d107      	bne.n	8001ac0 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ab0:	4b6a      	ldr	r3, [pc, #424]	; (8001c5c <HAL_RCC_ClockConfig+0x23c>)
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	2380      	movs	r3, #128	; 0x80
 8001ab6:	049b      	lsls	r3, r3, #18
 8001ab8:	4013      	ands	r3, r2
 8001aba:	d114      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001abc:	2301      	movs	r3, #1
 8001abe:	e0c7      	b.n	8001c50 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d106      	bne.n	8001ad6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ac8:	4b64      	ldr	r3, [pc, #400]	; (8001c5c <HAL_RCC_ClockConfig+0x23c>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2204      	movs	r2, #4
 8001ace:	4013      	ands	r3, r2
 8001ad0:	d109      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e0bc      	b.n	8001c50 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001ad6:	4b61      	ldr	r3, [pc, #388]	; (8001c5c <HAL_RCC_ClockConfig+0x23c>)
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	2380      	movs	r3, #128	; 0x80
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	4013      	ands	r3, r2
 8001ae0:	d101      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e0b4      	b.n	8001c50 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ae6:	4b5d      	ldr	r3, [pc, #372]	; (8001c5c <HAL_RCC_ClockConfig+0x23c>)
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	2203      	movs	r2, #3
 8001aec:	4393      	bics	r3, r2
 8001aee:	0019      	movs	r1, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	685a      	ldr	r2, [r3, #4]
 8001af4:	4b59      	ldr	r3, [pc, #356]	; (8001c5c <HAL_RCC_ClockConfig+0x23c>)
 8001af6:	430a      	orrs	r2, r1
 8001af8:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001afa:	f7ff f8d3 	bl	8000ca4 <HAL_GetTick>
 8001afe:	0003      	movs	r3, r0
 8001b00:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d111      	bne.n	8001b2e <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b0a:	e009      	b.n	8001b20 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b0c:	f7ff f8ca 	bl	8000ca4 <HAL_GetTick>
 8001b10:	0002      	movs	r2, r0
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	4a52      	ldr	r2, [pc, #328]	; (8001c60 <HAL_RCC_ClockConfig+0x240>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d901      	bls.n	8001b20 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	e097      	b.n	8001c50 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b20:	4b4e      	ldr	r3, [pc, #312]	; (8001c5c <HAL_RCC_ClockConfig+0x23c>)
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	220c      	movs	r2, #12
 8001b26:	4013      	ands	r3, r2
 8001b28:	2b08      	cmp	r3, #8
 8001b2a:	d1ef      	bne.n	8001b0c <HAL_RCC_ClockConfig+0xec>
 8001b2c:	e03a      	b.n	8001ba4 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	2b03      	cmp	r3, #3
 8001b34:	d111      	bne.n	8001b5a <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b36:	e009      	b.n	8001b4c <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b38:	f7ff f8b4 	bl	8000ca4 <HAL_GetTick>
 8001b3c:	0002      	movs	r2, r0
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	4a47      	ldr	r2, [pc, #284]	; (8001c60 <HAL_RCC_ClockConfig+0x240>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d901      	bls.n	8001b4c <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	e081      	b.n	8001c50 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b4c:	4b43      	ldr	r3, [pc, #268]	; (8001c5c <HAL_RCC_ClockConfig+0x23c>)
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	220c      	movs	r2, #12
 8001b52:	4013      	ands	r3, r2
 8001b54:	2b0c      	cmp	r3, #12
 8001b56:	d1ef      	bne.n	8001b38 <HAL_RCC_ClockConfig+0x118>
 8001b58:	e024      	b.n	8001ba4 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d11b      	bne.n	8001b9a <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b62:	e009      	b.n	8001b78 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b64:	f7ff f89e 	bl	8000ca4 <HAL_GetTick>
 8001b68:	0002      	movs	r2, r0
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	4a3c      	ldr	r2, [pc, #240]	; (8001c60 <HAL_RCC_ClockConfig+0x240>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d901      	bls.n	8001b78 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8001b74:	2303      	movs	r3, #3
 8001b76:	e06b      	b.n	8001c50 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b78:	4b38      	ldr	r3, [pc, #224]	; (8001c5c <HAL_RCC_ClockConfig+0x23c>)
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	220c      	movs	r2, #12
 8001b7e:	4013      	ands	r3, r2
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d1ef      	bne.n	8001b64 <HAL_RCC_ClockConfig+0x144>
 8001b84:	e00e      	b.n	8001ba4 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b86:	f7ff f88d 	bl	8000ca4 <HAL_GetTick>
 8001b8a:	0002      	movs	r2, r0
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	4a33      	ldr	r2, [pc, #204]	; (8001c60 <HAL_RCC_ClockConfig+0x240>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e05a      	b.n	8001c50 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001b9a:	4b30      	ldr	r3, [pc, #192]	; (8001c5c <HAL_RCC_ClockConfig+0x23c>)
 8001b9c:	68db      	ldr	r3, [r3, #12]
 8001b9e:	220c      	movs	r2, #12
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	d1f0      	bne.n	8001b86 <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ba4:	4b2c      	ldr	r3, [pc, #176]	; (8001c58 <HAL_RCC_ClockConfig+0x238>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2201      	movs	r2, #1
 8001baa:	4013      	ands	r3, r2
 8001bac:	683a      	ldr	r2, [r7, #0]
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	d211      	bcs.n	8001bd6 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bb2:	4b29      	ldr	r3, [pc, #164]	; (8001c58 <HAL_RCC_ClockConfig+0x238>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	4393      	bics	r3, r2
 8001bba:	0019      	movs	r1, r3
 8001bbc:	4b26      	ldr	r3, [pc, #152]	; (8001c58 <HAL_RCC_ClockConfig+0x238>)
 8001bbe:	683a      	ldr	r2, [r7, #0]
 8001bc0:	430a      	orrs	r2, r1
 8001bc2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bc4:	4b24      	ldr	r3, [pc, #144]	; (8001c58 <HAL_RCC_ClockConfig+0x238>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2201      	movs	r2, #1
 8001bca:	4013      	ands	r3, r2
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d001      	beq.n	8001bd6 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e03c      	b.n	8001c50 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2204      	movs	r2, #4
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d009      	beq.n	8001bf4 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001be0:	4b1e      	ldr	r3, [pc, #120]	; (8001c5c <HAL_RCC_ClockConfig+0x23c>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	4a1f      	ldr	r2, [pc, #124]	; (8001c64 <HAL_RCC_ClockConfig+0x244>)
 8001be6:	4013      	ands	r3, r2
 8001be8:	0019      	movs	r1, r3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	68da      	ldr	r2, [r3, #12]
 8001bee:	4b1b      	ldr	r3, [pc, #108]	; (8001c5c <HAL_RCC_ClockConfig+0x23c>)
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	2208      	movs	r2, #8
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	d00a      	beq.n	8001c14 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001bfe:	4b17      	ldr	r3, [pc, #92]	; (8001c5c <HAL_RCC_ClockConfig+0x23c>)
 8001c00:	68db      	ldr	r3, [r3, #12]
 8001c02:	4a19      	ldr	r2, [pc, #100]	; (8001c68 <HAL_RCC_ClockConfig+0x248>)
 8001c04:	4013      	ands	r3, r2
 8001c06:	0019      	movs	r1, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	691b      	ldr	r3, [r3, #16]
 8001c0c:	00da      	lsls	r2, r3, #3
 8001c0e:	4b13      	ldr	r3, [pc, #76]	; (8001c5c <HAL_RCC_ClockConfig+0x23c>)
 8001c10:	430a      	orrs	r2, r1
 8001c12:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c14:	f000 f82e 	bl	8001c74 <HAL_RCC_GetSysClockFreq>
 8001c18:	0001      	movs	r1, r0
 8001c1a:	4b10      	ldr	r3, [pc, #64]	; (8001c5c <HAL_RCC_ClockConfig+0x23c>)
 8001c1c:	68db      	ldr	r3, [r3, #12]
 8001c1e:	091b      	lsrs	r3, r3, #4
 8001c20:	220f      	movs	r2, #15
 8001c22:	4013      	ands	r3, r2
 8001c24:	4a11      	ldr	r2, [pc, #68]	; (8001c6c <HAL_RCC_ClockConfig+0x24c>)
 8001c26:	5cd3      	ldrb	r3, [r2, r3]
 8001c28:	000a      	movs	r2, r1
 8001c2a:	40da      	lsrs	r2, r3
 8001c2c:	4b10      	ldr	r3, [pc, #64]	; (8001c70 <HAL_RCC_ClockConfig+0x250>)
 8001c2e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8001c30:	250b      	movs	r5, #11
 8001c32:	197c      	adds	r4, r7, r5
 8001c34:	2000      	movs	r0, #0
 8001c36:	f7fe ffff 	bl	8000c38 <HAL_InitTick>
 8001c3a:	0003      	movs	r3, r0
 8001c3c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001c3e:	197b      	adds	r3, r7, r5
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d003      	beq.n	8001c4e <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 8001c46:	230b      	movs	r3, #11
 8001c48:	18fb      	adds	r3, r7, r3
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	e000      	b.n	8001c50 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 8001c4e:	2300      	movs	r3, #0
}
 8001c50:	0018      	movs	r0, r3
 8001c52:	46bd      	mov	sp, r7
 8001c54:	b004      	add	sp, #16
 8001c56:	bdb0      	pop	{r4, r5, r7, pc}
 8001c58:	40022000 	.word	0x40022000
 8001c5c:	40021000 	.word	0x40021000
 8001c60:	00001388 	.word	0x00001388
 8001c64:	fffff8ff 	.word	0xfffff8ff
 8001c68:	ffffc7ff 	.word	0xffffc7ff
 8001c6c:	080036fc 	.word	0x080036fc
 8001c70:	20000000 	.word	0x20000000

08001c74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001c7a:	4b3b      	ldr	r3, [pc, #236]	; (8001d68 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	220c      	movs	r2, #12
 8001c84:	4013      	ands	r3, r2
 8001c86:	2b08      	cmp	r3, #8
 8001c88:	d00e      	beq.n	8001ca8 <HAL_RCC_GetSysClockFreq+0x34>
 8001c8a:	2b0c      	cmp	r3, #12
 8001c8c:	d00f      	beq.n	8001cae <HAL_RCC_GetSysClockFreq+0x3a>
 8001c8e:	2b04      	cmp	r3, #4
 8001c90:	d157      	bne.n	8001d42 <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001c92:	4b35      	ldr	r3, [pc, #212]	; (8001d68 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	2210      	movs	r2, #16
 8001c98:	4013      	ands	r3, r2
 8001c9a:	d002      	beq.n	8001ca2 <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001c9c:	4b33      	ldr	r3, [pc, #204]	; (8001d6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001c9e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001ca0:	e05d      	b.n	8001d5e <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 8001ca2:	4b33      	ldr	r3, [pc, #204]	; (8001d70 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001ca4:	613b      	str	r3, [r7, #16]
      break;
 8001ca6:	e05a      	b.n	8001d5e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ca8:	4b32      	ldr	r3, [pc, #200]	; (8001d74 <HAL_RCC_GetSysClockFreq+0x100>)
 8001caa:	613b      	str	r3, [r7, #16]
      break;
 8001cac:	e057      	b.n	8001d5e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	0c9b      	lsrs	r3, r3, #18
 8001cb2:	220f      	movs	r2, #15
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	4a30      	ldr	r2, [pc, #192]	; (8001d78 <HAL_RCC_GetSysClockFreq+0x104>)
 8001cb8:	5cd3      	ldrb	r3, [r2, r3]
 8001cba:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	0d9b      	lsrs	r3, r3, #22
 8001cc0:	2203      	movs	r2, #3
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cc8:	4b27      	ldr	r3, [pc, #156]	; (8001d68 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001cca:	68da      	ldr	r2, [r3, #12]
 8001ccc:	2380      	movs	r3, #128	; 0x80
 8001cce:	025b      	lsls	r3, r3, #9
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	d00f      	beq.n	8001cf4 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8001cd4:	68b9      	ldr	r1, [r7, #8]
 8001cd6:	000a      	movs	r2, r1
 8001cd8:	0152      	lsls	r2, r2, #5
 8001cda:	1a52      	subs	r2, r2, r1
 8001cdc:	0193      	lsls	r3, r2, #6
 8001cde:	1a9b      	subs	r3, r3, r2
 8001ce0:	00db      	lsls	r3, r3, #3
 8001ce2:	185b      	adds	r3, r3, r1
 8001ce4:	025b      	lsls	r3, r3, #9
 8001ce6:	6879      	ldr	r1, [r7, #4]
 8001ce8:	0018      	movs	r0, r3
 8001cea:	f7fe fa0d 	bl	8000108 <__udivsi3>
 8001cee:	0003      	movs	r3, r0
 8001cf0:	617b      	str	r3, [r7, #20]
 8001cf2:	e023      	b.n	8001d3c <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001cf4:	4b1c      	ldr	r3, [pc, #112]	; (8001d68 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2210      	movs	r2, #16
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d00f      	beq.n	8001d1e <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8001cfe:	68b9      	ldr	r1, [r7, #8]
 8001d00:	000a      	movs	r2, r1
 8001d02:	0152      	lsls	r2, r2, #5
 8001d04:	1a52      	subs	r2, r2, r1
 8001d06:	0193      	lsls	r3, r2, #6
 8001d08:	1a9b      	subs	r3, r3, r2
 8001d0a:	00db      	lsls	r3, r3, #3
 8001d0c:	185b      	adds	r3, r3, r1
 8001d0e:	021b      	lsls	r3, r3, #8
 8001d10:	6879      	ldr	r1, [r7, #4]
 8001d12:	0018      	movs	r0, r3
 8001d14:	f7fe f9f8 	bl	8000108 <__udivsi3>
 8001d18:	0003      	movs	r3, r0
 8001d1a:	617b      	str	r3, [r7, #20]
 8001d1c:	e00e      	b.n	8001d3c <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8001d1e:	68b9      	ldr	r1, [r7, #8]
 8001d20:	000a      	movs	r2, r1
 8001d22:	0152      	lsls	r2, r2, #5
 8001d24:	1a52      	subs	r2, r2, r1
 8001d26:	0193      	lsls	r3, r2, #6
 8001d28:	1a9b      	subs	r3, r3, r2
 8001d2a:	00db      	lsls	r3, r3, #3
 8001d2c:	185b      	adds	r3, r3, r1
 8001d2e:	029b      	lsls	r3, r3, #10
 8001d30:	6879      	ldr	r1, [r7, #4]
 8001d32:	0018      	movs	r0, r3
 8001d34:	f7fe f9e8 	bl	8000108 <__udivsi3>
 8001d38:	0003      	movs	r3, r0
 8001d3a:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	613b      	str	r3, [r7, #16]
      break;
 8001d40:	e00d      	b.n	8001d5e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001d42:	4b09      	ldr	r3, [pc, #36]	; (8001d68 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	0b5b      	lsrs	r3, r3, #13
 8001d48:	2207      	movs	r2, #7
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	3301      	adds	r3, #1
 8001d52:	2280      	movs	r2, #128	; 0x80
 8001d54:	0212      	lsls	r2, r2, #8
 8001d56:	409a      	lsls	r2, r3
 8001d58:	0013      	movs	r3, r2
 8001d5a:	613b      	str	r3, [r7, #16]
      break;
 8001d5c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001d5e:	693b      	ldr	r3, [r7, #16]
}
 8001d60:	0018      	movs	r0, r3
 8001d62:	46bd      	mov	sp, r7
 8001d64:	b006      	add	sp, #24
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	003d0900 	.word	0x003d0900
 8001d70:	00f42400 	.word	0x00f42400
 8001d74:	007a1200 	.word	0x007a1200
 8001d78:	08003714 	.word	0x08003714

08001d7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d80:	4b02      	ldr	r3, [pc, #8]	; (8001d8c <HAL_RCC_GetHCLKFreq+0x10>)
 8001d82:	681b      	ldr	r3, [r3, #0]
}
 8001d84:	0018      	movs	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	46c0      	nop			; (mov r8, r8)
 8001d8c:	20000000 	.word	0x20000000

08001d90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d94:	f7ff fff2 	bl	8001d7c <HAL_RCC_GetHCLKFreq>
 8001d98:	0001      	movs	r1, r0
 8001d9a:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d9c:	68db      	ldr	r3, [r3, #12]
 8001d9e:	0a1b      	lsrs	r3, r3, #8
 8001da0:	2207      	movs	r2, #7
 8001da2:	4013      	ands	r3, r2
 8001da4:	4a04      	ldr	r2, [pc, #16]	; (8001db8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001da6:	5cd3      	ldrb	r3, [r2, r3]
 8001da8:	40d9      	lsrs	r1, r3
 8001daa:	000b      	movs	r3, r1
}
 8001dac:	0018      	movs	r0, r3
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	46c0      	nop			; (mov r8, r8)
 8001db4:	40021000 	.word	0x40021000
 8001db8:	0800370c 	.word	0x0800370c

08001dbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001dc0:	f7ff ffdc 	bl	8001d7c <HAL_RCC_GetHCLKFreq>
 8001dc4:	0001      	movs	r1, r0
 8001dc6:	4b06      	ldr	r3, [pc, #24]	; (8001de0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dc8:	68db      	ldr	r3, [r3, #12]
 8001dca:	0adb      	lsrs	r3, r3, #11
 8001dcc:	2207      	movs	r2, #7
 8001dce:	4013      	ands	r3, r2
 8001dd0:	4a04      	ldr	r2, [pc, #16]	; (8001de4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001dd2:	5cd3      	ldrb	r3, [r2, r3]
 8001dd4:	40d9      	lsrs	r1, r3
 8001dd6:	000b      	movs	r3, r1
}
 8001dd8:	0018      	movs	r0, r3
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	46c0      	nop			; (mov r8, r8)
 8001de0:	40021000 	.word	0x40021000
 8001de4:	0800370c 	.word	0x0800370c

08001de8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2220      	movs	r2, #32
 8001df6:	4013      	ands	r3, r2
 8001df8:	d100      	bne.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0x14>
 8001dfa:	e0c7      	b.n	8001f8c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8001dfc:	2317      	movs	r3, #23
 8001dfe:	18fb      	adds	r3, r7, r3
 8001e00:	2200      	movs	r2, #0
 8001e02:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e04:	4b99      	ldr	r3, [pc, #612]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001e06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e08:	2380      	movs	r3, #128	; 0x80
 8001e0a:	055b      	lsls	r3, r3, #21
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	d10a      	bne.n	8001e26 <HAL_RCCEx_PeriphCLKConfig+0x3e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e10:	4b96      	ldr	r3, [pc, #600]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001e12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e14:	4b95      	ldr	r3, [pc, #596]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001e16:	2180      	movs	r1, #128	; 0x80
 8001e18:	0549      	lsls	r1, r1, #21
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001e1e:	2317      	movs	r3, #23
 8001e20:	18fb      	adds	r3, r7, r3
 8001e22:	2201      	movs	r2, #1
 8001e24:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e26:	4b92      	ldr	r3, [pc, #584]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	2380      	movs	r3, #128	; 0x80
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	4013      	ands	r3, r2
 8001e30:	d11a      	bne.n	8001e68 <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e32:	4b8f      	ldr	r3, [pc, #572]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	4b8e      	ldr	r3, [pc, #568]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8001e38:	2180      	movs	r1, #128	; 0x80
 8001e3a:	0049      	lsls	r1, r1, #1
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e40:	f7fe ff30 	bl	8000ca4 <HAL_GetTick>
 8001e44:	0003      	movs	r3, r0
 8001e46:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e48:	e008      	b.n	8001e5c <HAL_RCCEx_PeriphCLKConfig+0x74>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e4a:	f7fe ff2b 	bl	8000ca4 <HAL_GetTick>
 8001e4e:	0002      	movs	r2, r0
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	2b64      	cmp	r3, #100	; 0x64
 8001e56:	d901      	bls.n	8001e5c <HAL_RCCEx_PeriphCLKConfig+0x74>
        {
          return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e102      	b.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0x27a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e5c:	4b84      	ldr	r3, [pc, #528]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	2380      	movs	r3, #128	; 0x80
 8001e62:	005b      	lsls	r3, r3, #1
 8001e64:	4013      	ands	r3, r2
 8001e66:	d0f0      	beq.n	8001e4a <HAL_RCCEx_PeriphCLKConfig+0x62>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001e68:	4b80      	ldr	r3, [pc, #512]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	23c0      	movs	r3, #192	; 0xc0
 8001e6e:	039b      	lsls	r3, r3, #14
 8001e70:	4013      	ands	r3, r2
 8001e72:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685a      	ldr	r2, [r3, #4]
 8001e78:	23c0      	movs	r3, #192	; 0xc0
 8001e7a:	039b      	lsls	r3, r3, #14
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d013      	beq.n	8001eac <HAL_RCCEx_PeriphCLKConfig+0xc4>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685a      	ldr	r2, [r3, #4]
 8001e88:	23c0      	movs	r3, #192	; 0xc0
 8001e8a:	029b      	lsls	r3, r3, #10
 8001e8c:	401a      	ands	r2, r3
 8001e8e:	23c0      	movs	r3, #192	; 0xc0
 8001e90:	029b      	lsls	r3, r3, #10
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d10a      	bne.n	8001eac <HAL_RCCEx_PeriphCLKConfig+0xc4>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001e96:	4b75      	ldr	r3, [pc, #468]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	2380      	movs	r3, #128	; 0x80
 8001e9c:	029b      	lsls	r3, r3, #10
 8001e9e:	401a      	ands	r2, r3
 8001ea0:	2380      	movs	r3, #128	; 0x80
 8001ea2:	029b      	lsls	r3, r3, #10
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d101      	bne.n	8001eac <HAL_RCCEx_PeriphCLKConfig+0xc4>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e0da      	b.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0x27a>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001eac:	4b6f      	ldr	r3, [pc, #444]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001eae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001eb0:	23c0      	movs	r3, #192	; 0xc0
 8001eb2:	029b      	lsls	r3, r3, #10
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d03b      	beq.n	8001f36 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	685a      	ldr	r2, [r3, #4]
 8001ec2:	23c0      	movs	r3, #192	; 0xc0
 8001ec4:	029b      	lsls	r3, r3, #10
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	68fa      	ldr	r2, [r7, #12]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d033      	beq.n	8001f36 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	2220      	movs	r2, #32
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	d02e      	beq.n	8001f36 <HAL_RCCEx_PeriphCLKConfig+0x14e>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001ed8:	4b64      	ldr	r3, [pc, #400]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001eda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001edc:	4a65      	ldr	r2, [pc, #404]	; (8002074 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8001ede:	4013      	ands	r3, r2
 8001ee0:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ee2:	4b62      	ldr	r3, [pc, #392]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001ee4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ee6:	4b61      	ldr	r3, [pc, #388]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001ee8:	2180      	movs	r1, #128	; 0x80
 8001eea:	0309      	lsls	r1, r1, #12
 8001eec:	430a      	orrs	r2, r1
 8001eee:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ef0:	4b5e      	ldr	r3, [pc, #376]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001ef2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ef4:	4b5d      	ldr	r3, [pc, #372]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001ef6:	4960      	ldr	r1, [pc, #384]	; (8002078 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001ef8:	400a      	ands	r2, r1
 8001efa:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001efc:	4b5b      	ldr	r3, [pc, #364]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001efe:	68fa      	ldr	r2, [r7, #12]
 8001f00:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001f02:	68fa      	ldr	r2, [r7, #12]
 8001f04:	2380      	movs	r3, #128	; 0x80
 8001f06:	005b      	lsls	r3, r3, #1
 8001f08:	4013      	ands	r3, r2
 8001f0a:	d014      	beq.n	8001f36 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f0c:	f7fe feca 	bl	8000ca4 <HAL_GetTick>
 8001f10:	0003      	movs	r3, r0
 8001f12:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f14:	e009      	b.n	8001f2a <HAL_RCCEx_PeriphCLKConfig+0x142>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f16:	f7fe fec5 	bl	8000ca4 <HAL_GetTick>
 8001f1a:	0002      	movs	r2, r0
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	4a56      	ldr	r2, [pc, #344]	; (800207c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d901      	bls.n	8001f2a <HAL_RCCEx_PeriphCLKConfig+0x142>
          {
            return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e09b      	b.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0x27a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f2a:	4b50      	ldr	r3, [pc, #320]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001f2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f2e:	2380      	movs	r3, #128	; 0x80
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	4013      	ands	r3, r2
 8001f34:	d0ef      	beq.n	8001f16 <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685a      	ldr	r2, [r3, #4]
 8001f3a:	23c0      	movs	r3, #192	; 0xc0
 8001f3c:	029b      	lsls	r3, r3, #10
 8001f3e:	401a      	ands	r2, r3
 8001f40:	23c0      	movs	r3, #192	; 0xc0
 8001f42:	029b      	lsls	r3, r3, #10
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d10c      	bne.n	8001f62 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8001f48:	4b48      	ldr	r3, [pc, #288]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a4c      	ldr	r2, [pc, #304]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8001f4e:	4013      	ands	r3, r2
 8001f50:	0019      	movs	r1, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	685a      	ldr	r2, [r3, #4]
 8001f56:	23c0      	movs	r3, #192	; 0xc0
 8001f58:	039b      	lsls	r3, r3, #14
 8001f5a:	401a      	ands	r2, r3
 8001f5c:	4b43      	ldr	r3, [pc, #268]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001f5e:	430a      	orrs	r2, r1
 8001f60:	601a      	str	r2, [r3, #0]
 8001f62:	4b42      	ldr	r3, [pc, #264]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001f64:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685a      	ldr	r2, [r3, #4]
 8001f6a:	23c0      	movs	r3, #192	; 0xc0
 8001f6c:	029b      	lsls	r3, r3, #10
 8001f6e:	401a      	ands	r2, r3
 8001f70:	4b3e      	ldr	r3, [pc, #248]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001f72:	430a      	orrs	r2, r1
 8001f74:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f76:	2317      	movs	r3, #23
 8001f78:	18fb      	adds	r3, r7, r3
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d105      	bne.n	8001f8c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f80:	4b3a      	ldr	r3, [pc, #232]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001f82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f84:	4b39      	ldr	r3, [pc, #228]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001f86:	493f      	ldr	r1, [pc, #252]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8001f88:	400a      	ands	r2, r1
 8001f8a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2201      	movs	r2, #1
 8001f92:	4013      	ands	r3, r2
 8001f94:	d009      	beq.n	8001faa <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f96:	4b35      	ldr	r3, [pc, #212]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f9a:	2203      	movs	r2, #3
 8001f9c:	4393      	bics	r3, r2
 8001f9e:	0019      	movs	r1, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	4b31      	ldr	r3, [pc, #196]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001fa6:	430a      	orrs	r2, r1
 8001fa8:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	2202      	movs	r2, #2
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	d009      	beq.n	8001fc8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001fb4:	4b2d      	ldr	r3, [pc, #180]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001fb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fb8:	220c      	movs	r2, #12
 8001fba:	4393      	bics	r3, r2
 8001fbc:	0019      	movs	r1, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	68da      	ldr	r2, [r3, #12]
 8001fc2:	4b2a      	ldr	r3, [pc, #168]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2204      	movs	r2, #4
 8001fce:	4013      	ands	r3, r2
 8001fd0:	d009      	beq.n	8001fe6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001fd2:	4b26      	ldr	r3, [pc, #152]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd6:	4a2c      	ldr	r2, [pc, #176]	; (8002088 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8001fd8:	4013      	ands	r3, r2
 8001fda:	0019      	movs	r1, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	691a      	ldr	r2, [r3, #16]
 8001fe0:	4b22      	ldr	r3, [pc, #136]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2208      	movs	r2, #8
 8001fec:	4013      	ands	r3, r2
 8001fee:	d009      	beq.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001ff0:	4b1e      	ldr	r3, [pc, #120]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8001ff2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ff4:	4a25      	ldr	r2, [pc, #148]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	0019      	movs	r1, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	695a      	ldr	r2, [r3, #20]
 8001ffe:	4b1b      	ldr	r3, [pc, #108]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002000:	430a      	orrs	r2, r1
 8002002:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	2380      	movs	r3, #128	; 0x80
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	4013      	ands	r3, r2
 800200e:	d009      	beq.n	8002024 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002010:	4b16      	ldr	r3, [pc, #88]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002012:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002014:	4a17      	ldr	r2, [pc, #92]	; (8002074 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002016:	4013      	ands	r3, r2
 8002018:	0019      	movs	r1, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	699a      	ldr	r2, [r3, #24]
 800201e:	4b13      	ldr	r3, [pc, #76]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002020:	430a      	orrs	r2, r1
 8002022:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2240      	movs	r2, #64	; 0x40
 800202a:	4013      	ands	r3, r2
 800202c:	d009      	beq.n	8002042 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800202e:	4b0f      	ldr	r3, [pc, #60]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002032:	4a17      	ldr	r2, [pc, #92]	; (8002090 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8002034:	4013      	ands	r3, r2
 8002036:	0019      	movs	r1, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6a1a      	ldr	r2, [r3, #32]
 800203c:	4b0b      	ldr	r3, [pc, #44]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800203e:	430a      	orrs	r2, r1
 8002040:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	2280      	movs	r2, #128	; 0x80
 8002048:	4013      	ands	r3, r2
 800204a:	d009      	beq.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800204c:	4b07      	ldr	r3, [pc, #28]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800204e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002050:	4a10      	ldr	r2, [pc, #64]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8002052:	4013      	ands	r3, r2
 8002054:	0019      	movs	r1, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	69da      	ldr	r2, [r3, #28]
 800205a:	4b04      	ldr	r3, [pc, #16]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800205c:	430a      	orrs	r2, r1
 800205e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002060:	2300      	movs	r3, #0
}
 8002062:	0018      	movs	r0, r3
 8002064:	46bd      	mov	sp, r7
 8002066:	b006      	add	sp, #24
 8002068:	bd80      	pop	{r7, pc}
 800206a:	46c0      	nop			; (mov r8, r8)
 800206c:	40021000 	.word	0x40021000
 8002070:	40007000 	.word	0x40007000
 8002074:	fffcffff 	.word	0xfffcffff
 8002078:	fff7ffff 	.word	0xfff7ffff
 800207c:	00001388 	.word	0x00001388
 8002080:	ffcfffff 	.word	0xffcfffff
 8002084:	efffffff 	.word	0xefffffff
 8002088:	fffff3ff 	.word	0xfffff3ff
 800208c:	ffffcfff 	.word	0xffffcfff
 8002090:	fbffffff 	.word	0xfbffffff
 8002094:	fff3ffff 	.word	0xfff3ffff

08002098 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d101      	bne.n	80020aa <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e08e      	b.n	80021c8 <HAL_RTC_Init+0x130>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2221      	movs	r2, #33	; 0x21
 80020ae:	5c9b      	ldrb	r3, [r3, r2]
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d107      	bne.n	80020c6 <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2220      	movs	r2, #32
 80020ba:	2100      	movs	r1, #0
 80020bc:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	0018      	movs	r0, r3
 80020c2:	f7fe fc13 	bl	80008ec <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2221      	movs	r2, #33	; 0x21
 80020ca:	2102      	movs	r1, #2
 80020cc:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	22ca      	movs	r2, #202	; 0xca
 80020d4:	625a      	str	r2, [r3, #36]	; 0x24
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2253      	movs	r2, #83	; 0x53
 80020dc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	0018      	movs	r0, r3
 80020e2:	f000 fbb2 	bl	800284a <RTC_EnterInitMode>
 80020e6:	1e03      	subs	r3, r0, #0
 80020e8:	d009      	beq.n	80020fe <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	22ff      	movs	r2, #255	; 0xff
 80020f0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2221      	movs	r2, #33	; 0x21
 80020f6:	2104      	movs	r1, #4
 80020f8:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e064      	b.n	80021c8 <HAL_RTC_Init+0x130>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	689a      	ldr	r2, [r3, #8]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4931      	ldr	r1, [pc, #196]	; (80021d0 <HAL_RTC_Init+0x138>)
 800210a:	400a      	ands	r2, r1
 800210c:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	6899      	ldr	r1, [r3, #8]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685a      	ldr	r2, [r3, #4]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	691b      	ldr	r3, [r3, #16]
 800211c:	431a      	orrs	r2, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	699b      	ldr	r3, [r3, #24]
 8002122:	431a      	orrs	r2, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	430a      	orrs	r2, r1
 800212a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	68d2      	ldr	r2, [r2, #12]
 8002134:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	6919      	ldr	r1, [r3, #16]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	041a      	lsls	r2, r3, #16
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	430a      	orrs	r2, r1
 8002148:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68da      	ldr	r2, [r3, #12]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2180      	movs	r1, #128	; 0x80
 8002156:	438a      	bics	r2, r1
 8002158:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	2103      	movs	r1, #3
 8002166:	438a      	bics	r2, r1
 8002168:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	69da      	ldr	r2, [r3, #28]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	695b      	ldr	r3, [r3, #20]
 8002178:	431a      	orrs	r2, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	430a      	orrs	r2, r1
 8002180:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	2220      	movs	r2, #32
 800218a:	4013      	ands	r3, r2
 800218c:	d113      	bne.n	80021b6 <HAL_RTC_Init+0x11e>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	0018      	movs	r0, r3
 8002192:	f000 fb33 	bl	80027fc <HAL_RTC_WaitForSynchro>
 8002196:	1e03      	subs	r3, r0, #0
 8002198:	d00d      	beq.n	80021b6 <HAL_RTC_Init+0x11e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	22ff      	movs	r2, #255	; 0xff
 80021a0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2221      	movs	r2, #33	; 0x21
 80021a6:	2104      	movs	r1, #4
 80021a8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2220      	movs	r2, #32
 80021ae:	2100      	movs	r1, #0
 80021b0:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e008      	b.n	80021c8 <HAL_RTC_Init+0x130>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	22ff      	movs	r2, #255	; 0xff
 80021bc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2221      	movs	r2, #33	; 0x21
 80021c2:	2101      	movs	r1, #1
 80021c4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80021c6:	2300      	movs	r3, #0
  }
}
 80021c8:	0018      	movs	r0, r3
 80021ca:	46bd      	mov	sp, r7
 80021cc:	b002      	add	sp, #8
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	ff8fffbf 	.word	0xff8fffbf

080021d4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80021d4:	b590      	push	{r4, r7, lr}
 80021d6:	b087      	sub	sp, #28
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2220      	movs	r2, #32
 80021e4:	5c9b      	ldrb	r3, [r3, r2]
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d101      	bne.n	80021ee <HAL_RTC_SetTime+0x1a>
 80021ea:	2302      	movs	r3, #2
 80021ec:	e0ad      	b.n	800234a <HAL_RTC_SetTime+0x176>
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2220      	movs	r2, #32
 80021f2:	2101      	movs	r1, #1
 80021f4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2221      	movs	r2, #33	; 0x21
 80021fa:	2102      	movs	r1, #2
 80021fc:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d125      	bne.n	8002250 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	2240      	movs	r2, #64	; 0x40
 800220c:	4013      	ands	r3, r2
 800220e:	d102      	bne.n	8002216 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	2200      	movs	r2, #0
 8002214:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	0018      	movs	r0, r3
 800221c:	f000 fb3f 	bl	800289e <RTC_ByteToBcd2>
 8002220:	0003      	movs	r3, r0
 8002222:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	785b      	ldrb	r3, [r3, #1]
 8002228:	0018      	movs	r0, r3
 800222a:	f000 fb38 	bl	800289e <RTC_ByteToBcd2>
 800222e:	0003      	movs	r3, r0
 8002230:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002232:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	789b      	ldrb	r3, [r3, #2]
 8002238:	0018      	movs	r0, r3
 800223a:	f000 fb30 	bl	800289e <RTC_ByteToBcd2>
 800223e:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002240:	0022      	movs	r2, r4
 8002242:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	78db      	ldrb	r3, [r3, #3]
 8002248:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800224a:	4313      	orrs	r3, r2
 800224c:	617b      	str	r3, [r7, #20]
 800224e:	e017      	b.n	8002280 <HAL_RTC_SetTime+0xac>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	2240      	movs	r2, #64	; 0x40
 8002258:	4013      	ands	r3, r2
 800225a:	d102      	bne.n	8002262 <HAL_RTC_SetTime+0x8e>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	2200      	movs	r2, #0
 8002260:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	785b      	ldrb	r3, [r3, #1]
 800226c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800226e:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8002270:	68ba      	ldr	r2, [r7, #8]
 8002272:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002274:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	78db      	ldrb	r3, [r3, #3]
 800227a:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800227c:	4313      	orrs	r3, r2
 800227e:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	22ca      	movs	r2, #202	; 0xca
 8002286:	625a      	str	r2, [r3, #36]	; 0x24
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2253      	movs	r2, #83	; 0x53
 800228e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	0018      	movs	r0, r3
 8002294:	f000 fad9 	bl	800284a <RTC_EnterInitMode>
 8002298:	1e03      	subs	r3, r0, #0
 800229a:	d00d      	beq.n	80022b8 <HAL_RTC_SetTime+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	22ff      	movs	r2, #255	; 0xff
 80022a2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2221      	movs	r2, #33	; 0x21
 80022a8:	2104      	movs	r1, #4
 80022aa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2220      	movs	r2, #32
 80022b0:	2100      	movs	r1, #0
 80022b2:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e048      	b.n	800234a <HAL_RTC_SetTime+0x176>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	697a      	ldr	r2, [r7, #20]
 80022be:	4925      	ldr	r1, [pc, #148]	; (8002354 <HAL_RTC_SetTime+0x180>)
 80022c0:	400a      	ands	r2, r1
 80022c2:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	689a      	ldr	r2, [r3, #8]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4922      	ldr	r1, [pc, #136]	; (8002358 <HAL_RTC_SetTime+0x184>)
 80022d0:	400a      	ands	r2, r1
 80022d2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	6899      	ldr	r1, [r3, #8]
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	68da      	ldr	r2, [r3, #12]
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	691b      	ldr	r3, [r3, #16]
 80022e2:	431a      	orrs	r2, r3
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	430a      	orrs	r2, r1
 80022ea:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	68da      	ldr	r2, [r3, #12]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	2180      	movs	r1, #128	; 0x80
 80022f8:	438a      	bics	r2, r1
 80022fa:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	2220      	movs	r2, #32
 8002304:	4013      	ands	r3, r2
 8002306:	d113      	bne.n	8002330 <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	0018      	movs	r0, r3
 800230c:	f000 fa76 	bl	80027fc <HAL_RTC_WaitForSynchro>
 8002310:	1e03      	subs	r3, r0, #0
 8002312:	d00d      	beq.n	8002330 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	22ff      	movs	r2, #255	; 0xff
 800231a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2221      	movs	r2, #33	; 0x21
 8002320:	2104      	movs	r1, #4
 8002322:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2220      	movs	r2, #32
 8002328:	2100      	movs	r1, #0
 800232a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e00c      	b.n	800234a <HAL_RTC_SetTime+0x176>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	22ff      	movs	r2, #255	; 0xff
 8002336:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2221      	movs	r2, #33	; 0x21
 800233c:	2101      	movs	r1, #1
 800233e:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2220      	movs	r2, #32
 8002344:	2100      	movs	r1, #0
 8002346:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002348:	2300      	movs	r3, #0
  }
}
 800234a:	0018      	movs	r0, r3
 800234c:	46bd      	mov	sp, r7
 800234e:	b007      	add	sp, #28
 8002350:	bd90      	pop	{r4, r7, pc}
 8002352:	46c0      	nop			; (mov r8, r8)
 8002354:	007f7f7f 	.word	0x007f7f7f
 8002358:	fffbffff 	.word	0xfffbffff

0800235c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800235c:	b590      	push	{r4, r7, lr}
 800235e:	b087      	sub	sp, #28
 8002360:	af00      	add	r7, sp, #0
 8002362:	60f8      	str	r0, [r7, #12]
 8002364:	60b9      	str	r1, [r7, #8]
 8002366:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2220      	movs	r2, #32
 800236c:	5c9b      	ldrb	r3, [r3, r2]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d101      	bne.n	8002376 <HAL_RTC_SetDate+0x1a>
 8002372:	2302      	movs	r3, #2
 8002374:	e099      	b.n	80024aa <HAL_RTC_SetDate+0x14e>
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2220      	movs	r2, #32
 800237a:	2101      	movs	r1, #1
 800237c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2221      	movs	r2, #33	; 0x21
 8002382:	2102      	movs	r1, #2
 8002384:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d10e      	bne.n	80023aa <HAL_RTC_SetDate+0x4e>
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	785b      	ldrb	r3, [r3, #1]
 8002390:	001a      	movs	r2, r3
 8002392:	2310      	movs	r3, #16
 8002394:	4013      	ands	r3, r2
 8002396:	d008      	beq.n	80023aa <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	785b      	ldrb	r3, [r3, #1]
 800239c:	2210      	movs	r2, #16
 800239e:	4393      	bics	r3, r2
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	330a      	adds	r3, #10
 80023a4:	b2da      	uxtb	r2, r3
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d11c      	bne.n	80023ea <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	78db      	ldrb	r3, [r3, #3]
 80023b4:	0018      	movs	r0, r3
 80023b6:	f000 fa72 	bl	800289e <RTC_ByteToBcd2>
 80023ba:	0003      	movs	r3, r0
 80023bc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	785b      	ldrb	r3, [r3, #1]
 80023c2:	0018      	movs	r0, r3
 80023c4:	f000 fa6b 	bl	800289e <RTC_ByteToBcd2>
 80023c8:	0003      	movs	r3, r0
 80023ca:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80023cc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	789b      	ldrb	r3, [r3, #2]
 80023d2:	0018      	movs	r0, r3
 80023d4:	f000 fa63 	bl	800289e <RTC_ByteToBcd2>
 80023d8:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80023da:	0022      	movs	r2, r4
 80023dc:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80023e4:	4313      	orrs	r3, r2
 80023e6:	617b      	str	r3, [r7, #20]
 80023e8:	e00e      	b.n	8002408 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	78db      	ldrb	r3, [r3, #3]
 80023ee:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	785b      	ldrb	r3, [r3, #1]
 80023f4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80023f6:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80023f8:	68ba      	ldr	r2, [r7, #8]
 80023fa:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80023fc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002404:	4313      	orrs	r3, r2
 8002406:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	22ca      	movs	r2, #202	; 0xca
 800240e:	625a      	str	r2, [r3, #36]	; 0x24
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2253      	movs	r2, #83	; 0x53
 8002416:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	0018      	movs	r0, r3
 800241c:	f000 fa15 	bl	800284a <RTC_EnterInitMode>
 8002420:	1e03      	subs	r3, r0, #0
 8002422:	d00d      	beq.n	8002440 <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	22ff      	movs	r2, #255	; 0xff
 800242a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2221      	movs	r2, #33	; 0x21
 8002430:	2104      	movs	r1, #4
 8002432:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2220      	movs	r2, #32
 8002438:	2100      	movs	r1, #0
 800243a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e034      	b.n	80024aa <HAL_RTC_SetDate+0x14e>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	697a      	ldr	r2, [r7, #20]
 8002446:	491b      	ldr	r1, [pc, #108]	; (80024b4 <HAL_RTC_SetDate+0x158>)
 8002448:	400a      	ands	r2, r1
 800244a:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	68da      	ldr	r2, [r3, #12]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	2180      	movs	r1, #128	; 0x80
 8002458:	438a      	bics	r2, r1
 800245a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	2220      	movs	r2, #32
 8002464:	4013      	ands	r3, r2
 8002466:	d113      	bne.n	8002490 <HAL_RTC_SetDate+0x134>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	0018      	movs	r0, r3
 800246c:	f000 f9c6 	bl	80027fc <HAL_RTC_WaitForSynchro>
 8002470:	1e03      	subs	r3, r0, #0
 8002472:	d00d      	beq.n	8002490 <HAL_RTC_SetDate+0x134>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	22ff      	movs	r2, #255	; 0xff
 800247a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2221      	movs	r2, #33	; 0x21
 8002480:	2104      	movs	r1, #4
 8002482:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2220      	movs	r2, #32
 8002488:	2100      	movs	r1, #0
 800248a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e00c      	b.n	80024aa <HAL_RTC_SetDate+0x14e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	22ff      	movs	r2, #255	; 0xff
 8002496:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2221      	movs	r2, #33	; 0x21
 800249c:	2101      	movs	r1, #1
 800249e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2220      	movs	r2, #32
 80024a4:	2100      	movs	r1, #0
 80024a6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80024a8:	2300      	movs	r3, #0
  }
}
 80024aa:	0018      	movs	r0, r3
 80024ac:	46bd      	mov	sp, r7
 80024ae:	b007      	add	sp, #28
 80024b0:	bd90      	pop	{r4, r7, pc}
 80024b2:	46c0      	nop			; (mov r8, r8)
 80024b4:	00ffff3f 	.word	0x00ffff3f

080024b8 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80024b8:	b590      	push	{r4, r7, lr}
 80024ba:	b089      	sub	sp, #36	; 0x24
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2220      	movs	r2, #32
 80024c8:	5c9b      	ldrb	r3, [r3, r2]
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d101      	bne.n	80024d2 <HAL_RTC_SetAlarm_IT+0x1a>
 80024ce:	2302      	movs	r3, #2
 80024d0:	e130      	b.n	8002734 <HAL_RTC_SetAlarm_IT+0x27c>
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2220      	movs	r2, #32
 80024d6:	2101      	movs	r1, #1
 80024d8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	2221      	movs	r2, #33	; 0x21
 80024de:	2102      	movs	r1, #2
 80024e0:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d136      	bne.n	8002556 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	2240      	movs	r2, #64	; 0x40
 80024f0:	4013      	ands	r3, r2
 80024f2:	d102      	bne.n	80024fa <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	2200      	movs	r2, #0
 80024f8:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	0018      	movs	r0, r3
 8002500:	f000 f9cd 	bl	800289e <RTC_ByteToBcd2>
 8002504:	0003      	movs	r3, r0
 8002506:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	785b      	ldrb	r3, [r3, #1]
 800250c:	0018      	movs	r0, r3
 800250e:	f000 f9c6 	bl	800289e <RTC_ByteToBcd2>
 8002512:	0003      	movs	r3, r0
 8002514:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002516:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	789b      	ldrb	r3, [r3, #2]
 800251c:	0018      	movs	r0, r3
 800251e:	f000 f9be 	bl	800289e <RTC_ByteToBcd2>
 8002522:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8002524:	0022      	movs	r2, r4
 8002526:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	78db      	ldrb	r3, [r3, #3]
 800252c:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800252e:	431a      	orrs	r2, r3
 8002530:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	2220      	movs	r2, #32
 8002536:	5c9b      	ldrb	r3, [r3, r2]
 8002538:	0018      	movs	r0, r3
 800253a:	f000 f9b0 	bl	800289e <RTC_ByteToBcd2>
 800253e:	0003      	movs	r3, r0
 8002540:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8002542:	0022      	movs	r2, r4
 8002544:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800254a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8002550:	4313      	orrs	r3, r2
 8002552:	61fb      	str	r3, [r7, #28]
 8002554:	e022      	b.n	800259c <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	2240      	movs	r2, #64	; 0x40
 800255e:	4013      	ands	r3, r2
 8002560:	d102      	bne.n	8002568 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	2200      	movs	r2, #0
 8002566:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	785b      	ldrb	r3, [r3, #1]
 8002572:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002574:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8002576:	68ba      	ldr	r2, [r7, #8]
 8002578:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800257a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	78db      	ldrb	r3, [r3, #3]
 8002580:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8002582:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	2120      	movs	r1, #32
 8002588:	5c5b      	ldrb	r3, [r3, r1]
 800258a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800258c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8002592:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8002598:	4313      	orrs	r3, r2
 800259a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	685a      	ldr	r2, [r3, #4]
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	699b      	ldr	r3, [r3, #24]
 80025a4:	4313      	orrs	r3, r2
 80025a6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	22ca      	movs	r2, #202	; 0xca
 80025ae:	625a      	str	r2, [r3, #36]	; 0x24
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2253      	movs	r2, #83	; 0x53
 80025b6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025bc:	2380      	movs	r3, #128	; 0x80
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d14e      	bne.n	8002662 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	689a      	ldr	r2, [r3, #8]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	495b      	ldr	r1, [pc, #364]	; (800273c <HAL_RTC_SetAlarm_IT+0x284>)
 80025d0:	400a      	ands	r2, r1
 80025d2:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	22ff      	movs	r2, #255	; 0xff
 80025dc:	401a      	ands	r2, r3
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4957      	ldr	r1, [pc, #348]	; (8002740 <HAL_RTC_SetAlarm_IT+0x288>)
 80025e4:	430a      	orrs	r2, r1
 80025e6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80025e8:	f7fe fb5c 	bl	8000ca4 <HAL_GetTick>
 80025ec:	0003      	movs	r3, r0
 80025ee:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80025f0:	e016      	b.n	8002620 <HAL_RTC_SetAlarm_IT+0x168>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80025f2:	f7fe fb57 	bl	8000ca4 <HAL_GetTick>
 80025f6:	0002      	movs	r2, r0
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	1ad2      	subs	r2, r2, r3
 80025fc:	23fa      	movs	r3, #250	; 0xfa
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	429a      	cmp	r2, r3
 8002602:	d90d      	bls.n	8002620 <HAL_RTC_SetAlarm_IT+0x168>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	22ff      	movs	r2, #255	; 0xff
 800260a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2221      	movs	r2, #33	; 0x21
 8002610:	2103      	movs	r1, #3
 8002612:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2220      	movs	r2, #32
 8002618:	2100      	movs	r1, #0
 800261a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800261c:	2303      	movs	r3, #3
 800261e:	e089      	b.n	8002734 <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	2201      	movs	r2, #1
 8002628:	4013      	ands	r3, r2
 800262a:	d0e2      	beq.n	80025f2 <HAL_RTC_SetAlarm_IT+0x13a>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	69fa      	ldr	r2, [r7, #28]
 8002632:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	69ba      	ldr	r2, [r7, #24]
 800263a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	689a      	ldr	r2, [r3, #8]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2180      	movs	r1, #128	; 0x80
 8002648:	0049      	lsls	r1, r1, #1
 800264a:	430a      	orrs	r2, r1
 800264c:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	689a      	ldr	r2, [r3, #8]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2180      	movs	r1, #128	; 0x80
 800265a:	0149      	lsls	r1, r1, #5
 800265c:	430a      	orrs	r2, r1
 800265e:	609a      	str	r2, [r3, #8]
 8002660:	e04d      	b.n	80026fe <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689a      	ldr	r2, [r3, #8]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4935      	ldr	r1, [pc, #212]	; (8002744 <HAL_RTC_SetAlarm_IT+0x28c>)
 800266e:	400a      	ands	r2, r1
 8002670:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	22ff      	movs	r2, #255	; 0xff
 800267a:	401a      	ands	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4931      	ldr	r1, [pc, #196]	; (8002748 <HAL_RTC_SetAlarm_IT+0x290>)
 8002682:	430a      	orrs	r2, r1
 8002684:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002686:	f7fe fb0d 	bl	8000ca4 <HAL_GetTick>
 800268a:	0003      	movs	r3, r0
 800268c:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800268e:	e016      	b.n	80026be <HAL_RTC_SetAlarm_IT+0x206>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002690:	f7fe fb08 	bl	8000ca4 <HAL_GetTick>
 8002694:	0002      	movs	r2, r0
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	1ad2      	subs	r2, r2, r3
 800269a:	23fa      	movs	r3, #250	; 0xfa
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	429a      	cmp	r2, r3
 80026a0:	d90d      	bls.n	80026be <HAL_RTC_SetAlarm_IT+0x206>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	22ff      	movs	r2, #255	; 0xff
 80026a8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2221      	movs	r2, #33	; 0x21
 80026ae:	2103      	movs	r1, #3
 80026b0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2220      	movs	r2, #32
 80026b6:	2100      	movs	r1, #0
 80026b8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e03a      	b.n	8002734 <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	2202      	movs	r2, #2
 80026c6:	4013      	ands	r3, r2
 80026c8:	d0e2      	beq.n	8002690 <HAL_RTC_SetAlarm_IT+0x1d8>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	69fa      	ldr	r2, [r7, #28]
 80026d0:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	69ba      	ldr	r2, [r7, #24]
 80026d8:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	689a      	ldr	r2, [r3, #8]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2180      	movs	r1, #128	; 0x80
 80026e6:	0089      	lsls	r1, r1, #2
 80026e8:	430a      	orrs	r2, r1
 80026ea:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	689a      	ldr	r2, [r3, #8]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	2180      	movs	r1, #128	; 0x80
 80026f8:	0189      	lsls	r1, r1, #6
 80026fa:	430a      	orrs	r2, r1
 80026fc:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80026fe:	4b13      	ldr	r3, [pc, #76]	; (800274c <HAL_RTC_SetAlarm_IT+0x294>)
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	4b12      	ldr	r3, [pc, #72]	; (800274c <HAL_RTC_SetAlarm_IT+0x294>)
 8002704:	2180      	movs	r1, #128	; 0x80
 8002706:	0289      	lsls	r1, r1, #10
 8002708:	430a      	orrs	r2, r1
 800270a:	601a      	str	r2, [r3, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800270c:	4b0f      	ldr	r3, [pc, #60]	; (800274c <HAL_RTC_SetAlarm_IT+0x294>)
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	4b0e      	ldr	r3, [pc, #56]	; (800274c <HAL_RTC_SetAlarm_IT+0x294>)
 8002712:	2180      	movs	r1, #128	; 0x80
 8002714:	0289      	lsls	r1, r1, #10
 8002716:	430a      	orrs	r2, r1
 8002718:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	22ff      	movs	r2, #255	; 0xff
 8002720:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2221      	movs	r2, #33	; 0x21
 8002726:	2101      	movs	r1, #1
 8002728:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2220      	movs	r2, #32
 800272e:	2100      	movs	r1, #0
 8002730:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002732:	2300      	movs	r3, #0
}
 8002734:	0018      	movs	r0, r3
 8002736:	46bd      	mov	sp, r7
 8002738:	b009      	add	sp, #36	; 0x24
 800273a:	bd90      	pop	{r4, r7, pc}
 800273c:	fffffeff 	.word	0xfffffeff
 8002740:	fffffe7f 	.word	0xfffffe7f
 8002744:	fffffdff 	.word	0xfffffdff
 8002748:	fffffd7f 	.word	0xfffffd7f
 800274c:	40010400 	.word	0x40010400

08002750 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	689a      	ldr	r2, [r3, #8]
 800275e:	2380      	movs	r3, #128	; 0x80
 8002760:	015b      	lsls	r3, r3, #5
 8002762:	4013      	ands	r3, r2
 8002764:	d014      	beq.n	8002790 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	68da      	ldr	r2, [r3, #12]
 800276c:	2380      	movs	r3, #128	; 0x80
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	4013      	ands	r3, r2
 8002772:	d00d      	beq.n	8002790 <HAL_RTC_AlarmIRQHandler+0x40>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	0018      	movs	r0, r3
 8002778:	f000 f838 	bl	80027ec <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	22ff      	movs	r2, #255	; 0xff
 8002784:	401a      	ands	r2, r3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4915      	ldr	r1, [pc, #84]	; (80027e0 <HAL_RTC_AlarmIRQHandler+0x90>)
 800278c:	430a      	orrs	r2, r1
 800278e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	689a      	ldr	r2, [r3, #8]
 8002796:	2380      	movs	r3, #128	; 0x80
 8002798:	019b      	lsls	r3, r3, #6
 800279a:	4013      	ands	r3, r2
 800279c:	d014      	beq.n	80027c8 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	68da      	ldr	r2, [r3, #12]
 80027a4:	2380      	movs	r3, #128	; 0x80
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	4013      	ands	r3, r2
 80027aa:	d00d      	beq.n	80027c8 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	0018      	movs	r0, r3
 80027b0:	f000 f89e 	bl	80028f0 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	22ff      	movs	r2, #255	; 0xff
 80027bc:	401a      	ands	r2, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4908      	ldr	r1, [pc, #32]	; (80027e4 <HAL_RTC_AlarmIRQHandler+0x94>)
 80027c4:	430a      	orrs	r2, r1
 80027c6:	60da      	str	r2, [r3, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80027c8:	4b07      	ldr	r3, [pc, #28]	; (80027e8 <HAL_RTC_AlarmIRQHandler+0x98>)
 80027ca:	2280      	movs	r2, #128	; 0x80
 80027cc:	0292      	lsls	r2, r2, #10
 80027ce:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2221      	movs	r2, #33	; 0x21
 80027d4:	2101      	movs	r1, #1
 80027d6:	5499      	strb	r1, [r3, r2]
}
 80027d8:	46c0      	nop			; (mov r8, r8)
 80027da:	46bd      	mov	sp, r7
 80027dc:	b002      	add	sp, #8
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	fffffe7f 	.word	0xfffffe7f
 80027e4:	fffffd7f 	.word	0xfffffd7f
 80027e8:	40010400 	.word	0x40010400

080027ec <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 80027f4:	46c0      	nop			; (mov r8, r8)
 80027f6:	46bd      	mov	sp, r7
 80027f8:	b002      	add	sp, #8
 80027fa:	bd80      	pop	{r7, pc}

080027fc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	68da      	ldr	r2, [r3, #12]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	21a0      	movs	r1, #160	; 0xa0
 8002810:	438a      	bics	r2, r1
 8002812:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8002814:	f7fe fa46 	bl	8000ca4 <HAL_GetTick>
 8002818:	0003      	movs	r3, r0
 800281a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800281c:	e00a      	b.n	8002834 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800281e:	f7fe fa41 	bl	8000ca4 <HAL_GetTick>
 8002822:	0002      	movs	r2, r0
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	1ad2      	subs	r2, r2, r3
 8002828:	23fa      	movs	r3, #250	; 0xfa
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	429a      	cmp	r2, r3
 800282e:	d901      	bls.n	8002834 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e006      	b.n	8002842 <HAL_RTC_WaitForSynchro+0x46>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	2220      	movs	r2, #32
 800283c:	4013      	ands	r3, r2
 800283e:	d0ee      	beq.n	800281e <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8002840:	2300      	movs	r3, #0
}
 8002842:	0018      	movs	r0, r3
 8002844:	46bd      	mov	sp, r7
 8002846:	b004      	add	sp, #16
 8002848:	bd80      	pop	{r7, pc}

0800284a <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800284a:	b580      	push	{r7, lr}
 800284c:	b084      	sub	sp, #16
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	2240      	movs	r2, #64	; 0x40
 800285a:	4013      	ands	r3, r2
 800285c:	d11a      	bne.n	8002894 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2201      	movs	r2, #1
 8002864:	4252      	negs	r2, r2
 8002866:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002868:	f7fe fa1c 	bl	8000ca4 <HAL_GetTick>
 800286c:	0003      	movs	r3, r0
 800286e:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002870:	e00a      	b.n	8002888 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8002872:	f7fe fa17 	bl	8000ca4 <HAL_GetTick>
 8002876:	0002      	movs	r2, r0
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	1ad2      	subs	r2, r2, r3
 800287c:	23fa      	movs	r3, #250	; 0xfa
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	429a      	cmp	r2, r3
 8002882:	d901      	bls.n	8002888 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	e006      	b.n	8002896 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	2240      	movs	r2, #64	; 0x40
 8002890:	4013      	ands	r3, r2
 8002892:	d0ee      	beq.n	8002872 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8002894:	2300      	movs	r3, #0
}
 8002896:	0018      	movs	r0, r3
 8002898:	46bd      	mov	sp, r7
 800289a:	b004      	add	sp, #16
 800289c:	bd80      	pop	{r7, pc}

0800289e <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800289e:	b580      	push	{r7, lr}
 80028a0:	b084      	sub	sp, #16
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	0002      	movs	r2, r0
 80028a6:	1dfb      	adds	r3, r7, #7
 80028a8:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80028aa:	2300      	movs	r3, #0
 80028ac:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 80028ae:	230b      	movs	r3, #11
 80028b0:	18fb      	adds	r3, r7, r3
 80028b2:	1dfa      	adds	r2, r7, #7
 80028b4:	7812      	ldrb	r2, [r2, #0]
 80028b6:	701a      	strb	r2, [r3, #0]

  while (Param >= 10U)
 80028b8:	e008      	b.n	80028cc <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	3301      	adds	r3, #1
 80028be:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 80028c0:	220b      	movs	r2, #11
 80028c2:	18bb      	adds	r3, r7, r2
 80028c4:	18ba      	adds	r2, r7, r2
 80028c6:	7812      	ldrb	r2, [r2, #0]
 80028c8:	3a0a      	subs	r2, #10
 80028ca:	701a      	strb	r2, [r3, #0]
  while (Param >= 10U)
 80028cc:	230b      	movs	r3, #11
 80028ce:	18fb      	adds	r3, r7, r3
 80028d0:	781b      	ldrb	r3, [r3, #0]
 80028d2:	2b09      	cmp	r3, #9
 80028d4:	d8f1      	bhi.n	80028ba <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	011b      	lsls	r3, r3, #4
 80028dc:	b2da      	uxtb	r2, r3
 80028de:	230b      	movs	r3, #11
 80028e0:	18fb      	adds	r3, r7, r3
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	b2db      	uxtb	r3, r3
}
 80028e8:	0018      	movs	r0, r3
 80028ea:	46bd      	mov	sp, r7
 80028ec:	b004      	add	sp, #16
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80028f8:	46c0      	nop			; (mov r8, r8)
 80028fa:	46bd      	mov	sp, r7
 80028fc:	b002      	add	sp, #8
 80028fe:	bd80      	pop	{r7, pc}

08002900 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d101      	bne.n	8002912 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e059      	b.n	80029c6 <HAL_SPI_Init+0xc6>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2200      	movs	r2, #0
 8002916:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2251      	movs	r2, #81	; 0x51
 800291c:	5c9b      	ldrb	r3, [r3, r2]
 800291e:	b2db      	uxtb	r3, r3
 8002920:	2b00      	cmp	r3, #0
 8002922:	d107      	bne.n	8002934 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2250      	movs	r2, #80	; 0x50
 8002928:	2100      	movs	r1, #0
 800292a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	0018      	movs	r0, r3
 8002930:	f7fd fffc 	bl	800092c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2251      	movs	r2, #81	; 0x51
 8002938:	2102      	movs	r1, #2
 800293a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	2140      	movs	r1, #64	; 0x40
 8002948:	438a      	bics	r2, r1
 800294a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685a      	ldr	r2, [r3, #4]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	431a      	orrs	r2, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	431a      	orrs	r2, r3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	691b      	ldr	r3, [r3, #16]
 8002960:	431a      	orrs	r2, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	695b      	ldr	r3, [r3, #20]
 8002966:	431a      	orrs	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6999      	ldr	r1, [r3, #24]
 800296c:	2380      	movs	r3, #128	; 0x80
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	400b      	ands	r3, r1
 8002972:	431a      	orrs	r2, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	69db      	ldr	r3, [r3, #28]
 8002978:	431a      	orrs	r2, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a1b      	ldr	r3, [r3, #32]
 800297e:	431a      	orrs	r2, r3
 8002980:	0011      	movs	r1, r2
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	430a      	orrs	r2, r1
 800298c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	0c1b      	lsrs	r3, r3, #16
 8002994:	2204      	movs	r2, #4
 8002996:	4013      	ands	r3, r2
 8002998:	0019      	movs	r1, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	430a      	orrs	r2, r1
 80029a4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	69da      	ldr	r2, [r3, #28]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4907      	ldr	r1, [pc, #28]	; (80029d0 <HAL_SPI_Init+0xd0>)
 80029b2:	400a      	ands	r2, r1
 80029b4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2251      	movs	r2, #81	; 0x51
 80029c0:	2101      	movs	r1, #1
 80029c2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029c4:	2300      	movs	r3, #0
}
 80029c6:	0018      	movs	r0, r3
 80029c8:	46bd      	mov	sp, r7
 80029ca:	b002      	add	sp, #8
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	46c0      	nop			; (mov r8, r8)
 80029d0:	fffff7ff 	.word	0xfffff7ff

080029d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d101      	bne.n	80029e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e044      	b.n	8002a70 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d107      	bne.n	80029fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2270      	movs	r2, #112	; 0x70
 80029f2:	2100      	movs	r1, #0
 80029f4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	0018      	movs	r0, r3
 80029fa:	f7fd ffff 	bl	80009fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2224      	movs	r2, #36	; 0x24
 8002a02:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2101      	movs	r1, #1
 8002a10:	438a      	bics	r2, r1
 8002a12:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	0018      	movs	r0, r3
 8002a18:	f000 f966 	bl	8002ce8 <UART_SetConfig>
 8002a1c:	0003      	movs	r3, r0
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d101      	bne.n	8002a26 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e024      	b.n	8002a70 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d003      	beq.n	8002a36 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	0018      	movs	r0, r3
 8002a32:	f000 fc8d 	bl	8003350 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	685a      	ldr	r2, [r3, #4]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	490d      	ldr	r1, [pc, #52]	; (8002a78 <HAL_UART_Init+0xa4>)
 8002a42:	400a      	ands	r2, r1
 8002a44:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689a      	ldr	r2, [r3, #8]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	212a      	movs	r1, #42	; 0x2a
 8002a52:	438a      	bics	r2, r1
 8002a54:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2101      	movs	r1, #1
 8002a62:	430a      	orrs	r2, r1
 8002a64:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	0018      	movs	r0, r3
 8002a6a:	f000 fd25 	bl	80034b8 <UART_CheckIdleState>
 8002a6e:	0003      	movs	r3, r0
}
 8002a70:	0018      	movs	r0, r3
 8002a72:	46bd      	mov	sp, r7
 8002a74:	b002      	add	sp, #8
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	ffffb7ff 	.word	0xffffb7ff

08002a7c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b088      	sub	sp, #32
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	220f      	movs	r2, #15
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d112      	bne.n	8002ad0 <HAL_UART_IRQHandler+0x54>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	2220      	movs	r2, #32
 8002aae:	4013      	ands	r3, r2
 8002ab0:	d00e      	beq.n	8002ad0 <HAL_UART_IRQHandler+0x54>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002ab2:	69bb      	ldr	r3, [r7, #24]
 8002ab4:	2220      	movs	r2, #32
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	d00a      	beq.n	8002ad0 <HAL_UART_IRQHandler+0x54>
    {
      if (huart->RxISR != NULL)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d100      	bne.n	8002ac4 <HAL_UART_IRQHandler+0x48>
 8002ac2:	e0f6      	b.n	8002cb2 <HAL_UART_IRQHandler+0x236>
      {
        huart->RxISR(huart);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	0010      	movs	r0, r2
 8002acc:	4798      	blx	r3
      }
      return;
 8002ace:	e0f0      	b.n	8002cb2 <HAL_UART_IRQHandler+0x236>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d100      	bne.n	8002ad8 <HAL_UART_IRQHandler+0x5c>
 8002ad6:	e0b8      	b.n	8002c4a <HAL_UART_IRQHandler+0x1ce>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	2201      	movs	r2, #1
 8002adc:	4013      	ands	r3, r2
 8002ade:	d105      	bne.n	8002aec <HAL_UART_IRQHandler+0x70>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	2390      	movs	r3, #144	; 0x90
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	d100      	bne.n	8002aec <HAL_UART_IRQHandler+0x70>
 8002aea:	e0ae      	b.n	8002c4a <HAL_UART_IRQHandler+0x1ce>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	2201      	movs	r2, #1
 8002af0:	4013      	ands	r3, r2
 8002af2:	d00e      	beq.n	8002b12 <HAL_UART_IRQHandler+0x96>
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	2380      	movs	r3, #128	; 0x80
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	4013      	ands	r3, r2
 8002afc:	d009      	beq.n	8002b12 <HAL_UART_IRQHandler+0x96>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2201      	movs	r2, #1
 8002b04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	431a      	orrs	r2, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	2202      	movs	r2, #2
 8002b16:	4013      	ands	r3, r2
 8002b18:	d00d      	beq.n	8002b36 <HAL_UART_IRQHandler+0xba>
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	4013      	ands	r3, r2
 8002b20:	d009      	beq.n	8002b36 <HAL_UART_IRQHandler+0xba>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	2202      	movs	r2, #2
 8002b28:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b2e:	2204      	movs	r2, #4
 8002b30:	431a      	orrs	r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	2204      	movs	r2, #4
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	d00d      	beq.n	8002b5a <HAL_UART_IRQHandler+0xde>
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	2201      	movs	r2, #1
 8002b42:	4013      	ands	r3, r2
 8002b44:	d009      	beq.n	8002b5a <HAL_UART_IRQHandler+0xde>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2204      	movs	r2, #4
 8002b4c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b52:	2202      	movs	r2, #2
 8002b54:	431a      	orrs	r2, r3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	2208      	movs	r2, #8
 8002b5e:	4013      	ands	r3, r2
 8002b60:	d011      	beq.n	8002b86 <HAL_UART_IRQHandler+0x10a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	2220      	movs	r2, #32
 8002b66:	4013      	ands	r3, r2
 8002b68:	d103      	bne.n	8002b72 <HAL_UART_IRQHandler+0xf6>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002b70:	d009      	beq.n	8002b86 <HAL_UART_IRQHandler+0x10a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2208      	movs	r2, #8
 8002b78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b7e:	2208      	movs	r2, #8
 8002b80:	431a      	orrs	r2, r3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d100      	bne.n	8002b90 <HAL_UART_IRQHandler+0x114>
 8002b8e:	e092      	b.n	8002cb6 <HAL_UART_IRQHandler+0x23a>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	2220      	movs	r2, #32
 8002b94:	4013      	ands	r3, r2
 8002b96:	d00c      	beq.n	8002bb2 <HAL_UART_IRQHandler+0x136>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002b98:	69bb      	ldr	r3, [r7, #24]
 8002b9a:	2220      	movs	r2, #32
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	d008      	beq.n	8002bb2 <HAL_UART_IRQHandler+0x136>
      {
        if (huart->RxISR != NULL)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d004      	beq.n	8002bb2 <HAL_UART_IRQHandler+0x136>
        {
          huart->RxISR(huart);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	0010      	movs	r0, r2
 8002bb0:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002bb6:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	2240      	movs	r2, #64	; 0x40
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	2b40      	cmp	r3, #64	; 0x40
 8002bc4:	d003      	beq.n	8002bce <HAL_UART_IRQHandler+0x152>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2208      	movs	r2, #8
 8002bca:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002bcc:	d033      	beq.n	8002c36 <HAL_UART_IRQHandler+0x1ba>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	0018      	movs	r0, r3
 8002bd2:	f000 fd01 	bl	80035d8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	2240      	movs	r2, #64	; 0x40
 8002bde:	4013      	ands	r3, r2
 8002be0:	2b40      	cmp	r3, #64	; 0x40
 8002be2:	d123      	bne.n	8002c2c <HAL_UART_IRQHandler+0x1b0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689a      	ldr	r2, [r3, #8]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2140      	movs	r1, #64	; 0x40
 8002bf0:	438a      	bics	r2, r1
 8002bf2:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d012      	beq.n	8002c22 <HAL_UART_IRQHandler+0x1a6>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c00:	4a30      	ldr	r2, [pc, #192]	; (8002cc4 <HAL_UART_IRQHandler+0x248>)
 8002c02:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c08:	0018      	movs	r0, r3
 8002c0a:	f7fe f92f 	bl	8000e6c <HAL_DMA_Abort_IT>
 8002c0e:	1e03      	subs	r3, r0, #0
 8002c10:	d019      	beq.n	8002c46 <HAL_UART_IRQHandler+0x1ca>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c1c:	0018      	movs	r0, r3
 8002c1e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c20:	e011      	b.n	8002c46 <HAL_UART_IRQHandler+0x1ca>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	0018      	movs	r0, r3
 8002c26:	f000 f857 	bl	8002cd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c2a:	e00c      	b.n	8002c46 <HAL_UART_IRQHandler+0x1ca>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	0018      	movs	r0, r3
 8002c30:	f000 f852 	bl	8002cd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c34:	e007      	b.n	8002c46 <HAL_UART_IRQHandler+0x1ca>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	0018      	movs	r0, r3
 8002c3a:	f000 f84d 	bl	8002cd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8002c44:	e037      	b.n	8002cb6 <HAL_UART_IRQHandler+0x23a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c46:	46c0      	nop			; (mov r8, r8)
    return;
 8002c48:	e035      	b.n	8002cb6 <HAL_UART_IRQHandler+0x23a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002c4a:	69fa      	ldr	r2, [r7, #28]
 8002c4c:	2380      	movs	r3, #128	; 0x80
 8002c4e:	035b      	lsls	r3, r3, #13
 8002c50:	4013      	ands	r3, r2
 8002c52:	d00e      	beq.n	8002c72 <HAL_UART_IRQHandler+0x1f6>
 8002c54:	697a      	ldr	r2, [r7, #20]
 8002c56:	2380      	movs	r3, #128	; 0x80
 8002c58:	03db      	lsls	r3, r3, #15
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	d009      	beq.n	8002c72 <HAL_UART_IRQHandler+0x1f6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2280      	movs	r2, #128	; 0x80
 8002c64:	0352      	lsls	r2, r2, #13
 8002c66:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	f000 fd05 	bl	800367a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002c70:	e024      	b.n	8002cbc <HAL_UART_IRQHandler+0x240>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	2280      	movs	r2, #128	; 0x80
 8002c76:	4013      	ands	r3, r2
 8002c78:	d00d      	beq.n	8002c96 <HAL_UART_IRQHandler+0x21a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	2280      	movs	r2, #128	; 0x80
 8002c7e:	4013      	ands	r3, r2
 8002c80:	d009      	beq.n	8002c96 <HAL_UART_IRQHandler+0x21a>
  {
    if (huart->TxISR != NULL)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d017      	beq.n	8002cba <HAL_UART_IRQHandler+0x23e>
    {
      huart->TxISR(huart);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	0010      	movs	r0, r2
 8002c92:	4798      	blx	r3
    }
    return;
 8002c94:	e011      	b.n	8002cba <HAL_UART_IRQHandler+0x23e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	2240      	movs	r2, #64	; 0x40
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	d00e      	beq.n	8002cbc <HAL_UART_IRQHandler+0x240>
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	2240      	movs	r2, #64	; 0x40
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	d00a      	beq.n	8002cbc <HAL_UART_IRQHandler+0x240>
  {
    UART_EndTransmit_IT(huart);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	0018      	movs	r0, r3
 8002caa:	f000 fccc 	bl	8003646 <UART_EndTransmit_IT>
    return;
 8002cae:	46c0      	nop			; (mov r8, r8)
 8002cb0:	e004      	b.n	8002cbc <HAL_UART_IRQHandler+0x240>
      return;
 8002cb2:	46c0      	nop			; (mov r8, r8)
 8002cb4:	e002      	b.n	8002cbc <HAL_UART_IRQHandler+0x240>
    return;
 8002cb6:	46c0      	nop			; (mov r8, r8)
 8002cb8:	e000      	b.n	8002cbc <HAL_UART_IRQHandler+0x240>
    return;
 8002cba:	46c0      	nop			; (mov r8, r8)
  }

}
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	b008      	add	sp, #32
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	46c0      	nop			; (mov r8, r8)
 8002cc4:	08003619 	.word	0x08003619

08002cc8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002cd0:	46c0      	nop			; (mov r8, r8)
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	b002      	add	sp, #8
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002ce0:	46c0      	nop			; (mov r8, r8)
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	b002      	add	sp, #8
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ce8:	b5b0      	push	{r4, r5, r7, lr}
 8002cea:	b08e      	sub	sp, #56	; 0x38
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002cf0:	231b      	movs	r3, #27
 8002cf2:	2218      	movs	r2, #24
 8002cf4:	4694      	mov	ip, r2
 8002cf6:	44bc      	add	ip, r7
 8002cf8:	4463      	add	r3, ip
 8002cfa:	2210      	movs	r2, #16
 8002cfc:	701a      	strb	r2, [r3, #0]
  uint32_t usartdiv                   = 0x00000000U;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d02:	2313      	movs	r3, #19
 8002d04:	2218      	movs	r2, #24
 8002d06:	4694      	mov	ip, r2
 8002d08:	44bc      	add	ip, r7
 8002d0a:	4463      	add	r3, ip
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	701a      	strb	r2, [r3, #0]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8002d10:	2300      	movs	r3, #0
 8002d12:	627b      	str	r3, [r7, #36]	; 0x24
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	689a      	ldr	r2, [r3, #8]
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	691b      	ldr	r3, [r3, #16]
 8002d1c:	431a      	orrs	r2, r3
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	695b      	ldr	r3, [r3, #20]
 8002d22:	431a      	orrs	r2, r3
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	69db      	ldr	r3, [r3, #28]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4aca      	ldr	r2, [pc, #808]	; (800305c <UART_SetConfig+0x374>)
 8002d34:	4013      	ands	r3, r2
 8002d36:	0019      	movs	r1, r3
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d3e:	430a      	orrs	r2, r1
 8002d40:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	4ac5      	ldr	r2, [pc, #788]	; (8003060 <UART_SetConfig+0x378>)
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	0019      	movs	r1, r3
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	68da      	ldr	r2, [r3, #12]
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4abf      	ldr	r2, [pc, #764]	; (8003064 <UART_SetConfig+0x37c>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d004      	beq.n	8002d74 <UART_SetConfig+0x8c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002d6a:	69fb      	ldr	r3, [r7, #28]
 8002d6c:	6a1b      	ldr	r3, [r3, #32]
 8002d6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d70:	4313      	orrs	r3, r2
 8002d72:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	4abb      	ldr	r2, [pc, #748]	; (8003068 <UART_SetConfig+0x380>)
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	0019      	movs	r1, r3
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d86:	430a      	orrs	r2, r1
 8002d88:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4ab7      	ldr	r2, [pc, #732]	; (800306c <UART_SetConfig+0x384>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d134      	bne.n	8002dfe <UART_SetConfig+0x116>
 8002d94:	4bb6      	ldr	r3, [pc, #728]	; (8003070 <UART_SetConfig+0x388>)
 8002d96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d98:	2203      	movs	r2, #3
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d015      	beq.n	8002dcc <UART_SetConfig+0xe4>
 8002da0:	d304      	bcc.n	8002dac <UART_SetConfig+0xc4>
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	d00a      	beq.n	8002dbc <UART_SetConfig+0xd4>
 8002da6:	2b03      	cmp	r3, #3
 8002da8:	d018      	beq.n	8002ddc <UART_SetConfig+0xf4>
 8002daa:	e01f      	b.n	8002dec <UART_SetConfig+0x104>
 8002dac:	231b      	movs	r3, #27
 8002dae:	2218      	movs	r2, #24
 8002db0:	4694      	mov	ip, r2
 8002db2:	44bc      	add	ip, r7
 8002db4:	4463      	add	r3, ip
 8002db6:	2201      	movs	r2, #1
 8002db8:	701a      	strb	r2, [r3, #0]
 8002dba:	e0c5      	b.n	8002f48 <UART_SetConfig+0x260>
 8002dbc:	231b      	movs	r3, #27
 8002dbe:	2218      	movs	r2, #24
 8002dc0:	4694      	mov	ip, r2
 8002dc2:	44bc      	add	ip, r7
 8002dc4:	4463      	add	r3, ip
 8002dc6:	2202      	movs	r2, #2
 8002dc8:	701a      	strb	r2, [r3, #0]
 8002dca:	e0bd      	b.n	8002f48 <UART_SetConfig+0x260>
 8002dcc:	231b      	movs	r3, #27
 8002dce:	2218      	movs	r2, #24
 8002dd0:	4694      	mov	ip, r2
 8002dd2:	44bc      	add	ip, r7
 8002dd4:	4463      	add	r3, ip
 8002dd6:	2204      	movs	r2, #4
 8002dd8:	701a      	strb	r2, [r3, #0]
 8002dda:	e0b5      	b.n	8002f48 <UART_SetConfig+0x260>
 8002ddc:	231b      	movs	r3, #27
 8002dde:	2218      	movs	r2, #24
 8002de0:	4694      	mov	ip, r2
 8002de2:	44bc      	add	ip, r7
 8002de4:	4463      	add	r3, ip
 8002de6:	2208      	movs	r2, #8
 8002de8:	701a      	strb	r2, [r3, #0]
 8002dea:	e0ad      	b.n	8002f48 <UART_SetConfig+0x260>
 8002dec:	231b      	movs	r3, #27
 8002dee:	2218      	movs	r2, #24
 8002df0:	4694      	mov	ip, r2
 8002df2:	44bc      	add	ip, r7
 8002df4:	4463      	add	r3, ip
 8002df6:	2210      	movs	r2, #16
 8002df8:	701a      	strb	r2, [r3, #0]
 8002dfa:	46c0      	nop			; (mov r8, r8)
 8002dfc:	e0a4      	b.n	8002f48 <UART_SetConfig+0x260>
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a9c      	ldr	r2, [pc, #624]	; (8003074 <UART_SetConfig+0x38c>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d137      	bne.n	8002e78 <UART_SetConfig+0x190>
 8002e08:	4b99      	ldr	r3, [pc, #612]	; (8003070 <UART_SetConfig+0x388>)
 8002e0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e0c:	220c      	movs	r2, #12
 8002e0e:	4013      	ands	r3, r2
 8002e10:	2b04      	cmp	r3, #4
 8002e12:	d018      	beq.n	8002e46 <UART_SetConfig+0x15e>
 8002e14:	d802      	bhi.n	8002e1c <UART_SetConfig+0x134>
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d005      	beq.n	8002e26 <UART_SetConfig+0x13e>
 8002e1a:	e024      	b.n	8002e66 <UART_SetConfig+0x17e>
 8002e1c:	2b08      	cmp	r3, #8
 8002e1e:	d00a      	beq.n	8002e36 <UART_SetConfig+0x14e>
 8002e20:	2b0c      	cmp	r3, #12
 8002e22:	d018      	beq.n	8002e56 <UART_SetConfig+0x16e>
 8002e24:	e01f      	b.n	8002e66 <UART_SetConfig+0x17e>
 8002e26:	231b      	movs	r3, #27
 8002e28:	2218      	movs	r2, #24
 8002e2a:	4694      	mov	ip, r2
 8002e2c:	44bc      	add	ip, r7
 8002e2e:	4463      	add	r3, ip
 8002e30:	2200      	movs	r2, #0
 8002e32:	701a      	strb	r2, [r3, #0]
 8002e34:	e088      	b.n	8002f48 <UART_SetConfig+0x260>
 8002e36:	231b      	movs	r3, #27
 8002e38:	2218      	movs	r2, #24
 8002e3a:	4694      	mov	ip, r2
 8002e3c:	44bc      	add	ip, r7
 8002e3e:	4463      	add	r3, ip
 8002e40:	2202      	movs	r2, #2
 8002e42:	701a      	strb	r2, [r3, #0]
 8002e44:	e080      	b.n	8002f48 <UART_SetConfig+0x260>
 8002e46:	231b      	movs	r3, #27
 8002e48:	2218      	movs	r2, #24
 8002e4a:	4694      	mov	ip, r2
 8002e4c:	44bc      	add	ip, r7
 8002e4e:	4463      	add	r3, ip
 8002e50:	2204      	movs	r2, #4
 8002e52:	701a      	strb	r2, [r3, #0]
 8002e54:	e078      	b.n	8002f48 <UART_SetConfig+0x260>
 8002e56:	231b      	movs	r3, #27
 8002e58:	2218      	movs	r2, #24
 8002e5a:	4694      	mov	ip, r2
 8002e5c:	44bc      	add	ip, r7
 8002e5e:	4463      	add	r3, ip
 8002e60:	2208      	movs	r2, #8
 8002e62:	701a      	strb	r2, [r3, #0]
 8002e64:	e070      	b.n	8002f48 <UART_SetConfig+0x260>
 8002e66:	231b      	movs	r3, #27
 8002e68:	2218      	movs	r2, #24
 8002e6a:	4694      	mov	ip, r2
 8002e6c:	44bc      	add	ip, r7
 8002e6e:	4463      	add	r3, ip
 8002e70:	2210      	movs	r2, #16
 8002e72:	701a      	strb	r2, [r3, #0]
 8002e74:	46c0      	nop			; (mov r8, r8)
 8002e76:	e067      	b.n	8002f48 <UART_SetConfig+0x260>
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a7e      	ldr	r2, [pc, #504]	; (8003078 <UART_SetConfig+0x390>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d107      	bne.n	8002e92 <UART_SetConfig+0x1aa>
 8002e82:	231b      	movs	r3, #27
 8002e84:	2218      	movs	r2, #24
 8002e86:	4694      	mov	ip, r2
 8002e88:	44bc      	add	ip, r7
 8002e8a:	4463      	add	r3, ip
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	701a      	strb	r2, [r3, #0]
 8002e90:	e05a      	b.n	8002f48 <UART_SetConfig+0x260>
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a79      	ldr	r2, [pc, #484]	; (800307c <UART_SetConfig+0x394>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d107      	bne.n	8002eac <UART_SetConfig+0x1c4>
 8002e9c:	231b      	movs	r3, #27
 8002e9e:	2218      	movs	r2, #24
 8002ea0:	4694      	mov	ip, r2
 8002ea2:	44bc      	add	ip, r7
 8002ea4:	4463      	add	r3, ip
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	701a      	strb	r2, [r3, #0]
 8002eaa:	e04d      	b.n	8002f48 <UART_SetConfig+0x260>
 8002eac:	69fb      	ldr	r3, [r7, #28]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a6c      	ldr	r2, [pc, #432]	; (8003064 <UART_SetConfig+0x37c>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d141      	bne.n	8002f3a <UART_SetConfig+0x252>
 8002eb6:	4b6e      	ldr	r3, [pc, #440]	; (8003070 <UART_SetConfig+0x388>)
 8002eb8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002eba:	23c0      	movs	r3, #192	; 0xc0
 8002ebc:	011b      	lsls	r3, r3, #4
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	2280      	movs	r2, #128	; 0x80
 8002ec2:	00d2      	lsls	r2, r2, #3
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d01f      	beq.n	8002f08 <UART_SetConfig+0x220>
 8002ec8:	2280      	movs	r2, #128	; 0x80
 8002eca:	00d2      	lsls	r2, r2, #3
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d802      	bhi.n	8002ed6 <UART_SetConfig+0x1ee>
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d009      	beq.n	8002ee8 <UART_SetConfig+0x200>
 8002ed4:	e028      	b.n	8002f28 <UART_SetConfig+0x240>
 8002ed6:	2280      	movs	r2, #128	; 0x80
 8002ed8:	0112      	lsls	r2, r2, #4
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d00c      	beq.n	8002ef8 <UART_SetConfig+0x210>
 8002ede:	22c0      	movs	r2, #192	; 0xc0
 8002ee0:	0112      	lsls	r2, r2, #4
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d018      	beq.n	8002f18 <UART_SetConfig+0x230>
 8002ee6:	e01f      	b.n	8002f28 <UART_SetConfig+0x240>
 8002ee8:	231b      	movs	r3, #27
 8002eea:	2218      	movs	r2, #24
 8002eec:	4694      	mov	ip, r2
 8002eee:	44bc      	add	ip, r7
 8002ef0:	4463      	add	r3, ip
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	701a      	strb	r2, [r3, #0]
 8002ef6:	e027      	b.n	8002f48 <UART_SetConfig+0x260>
 8002ef8:	231b      	movs	r3, #27
 8002efa:	2218      	movs	r2, #24
 8002efc:	4694      	mov	ip, r2
 8002efe:	44bc      	add	ip, r7
 8002f00:	4463      	add	r3, ip
 8002f02:	2202      	movs	r2, #2
 8002f04:	701a      	strb	r2, [r3, #0]
 8002f06:	e01f      	b.n	8002f48 <UART_SetConfig+0x260>
 8002f08:	231b      	movs	r3, #27
 8002f0a:	2218      	movs	r2, #24
 8002f0c:	4694      	mov	ip, r2
 8002f0e:	44bc      	add	ip, r7
 8002f10:	4463      	add	r3, ip
 8002f12:	2204      	movs	r2, #4
 8002f14:	701a      	strb	r2, [r3, #0]
 8002f16:	e017      	b.n	8002f48 <UART_SetConfig+0x260>
 8002f18:	231b      	movs	r3, #27
 8002f1a:	2218      	movs	r2, #24
 8002f1c:	4694      	mov	ip, r2
 8002f1e:	44bc      	add	ip, r7
 8002f20:	4463      	add	r3, ip
 8002f22:	2208      	movs	r2, #8
 8002f24:	701a      	strb	r2, [r3, #0]
 8002f26:	e00f      	b.n	8002f48 <UART_SetConfig+0x260>
 8002f28:	231b      	movs	r3, #27
 8002f2a:	2218      	movs	r2, #24
 8002f2c:	4694      	mov	ip, r2
 8002f2e:	44bc      	add	ip, r7
 8002f30:	4463      	add	r3, ip
 8002f32:	2210      	movs	r2, #16
 8002f34:	701a      	strb	r2, [r3, #0]
 8002f36:	46c0      	nop			; (mov r8, r8)
 8002f38:	e006      	b.n	8002f48 <UART_SetConfig+0x260>
 8002f3a:	231b      	movs	r3, #27
 8002f3c:	2218      	movs	r2, #24
 8002f3e:	4694      	mov	ip, r2
 8002f40:	44bc      	add	ip, r7
 8002f42:	4463      	add	r3, ip
 8002f44:	2210      	movs	r2, #16
 8002f46:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a45      	ldr	r2, [pc, #276]	; (8003064 <UART_SetConfig+0x37c>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d000      	beq.n	8002f54 <UART_SetConfig+0x26c>
 8002f52:	e09d      	b.n	8003090 <UART_SetConfig+0x3a8>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002f54:	231b      	movs	r3, #27
 8002f56:	2218      	movs	r2, #24
 8002f58:	4694      	mov	ip, r2
 8002f5a:	44bc      	add	ip, r7
 8002f5c:	4463      	add	r3, ip
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d00d      	beq.n	8002f80 <UART_SetConfig+0x298>
 8002f64:	dc02      	bgt.n	8002f6c <UART_SetConfig+0x284>
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d005      	beq.n	8002f76 <UART_SetConfig+0x28e>
 8002f6a:	e01d      	b.n	8002fa8 <UART_SetConfig+0x2c0>
 8002f6c:	2b04      	cmp	r3, #4
 8002f6e:	d012      	beq.n	8002f96 <UART_SetConfig+0x2ae>
 8002f70:	2b08      	cmp	r3, #8
 8002f72:	d015      	beq.n	8002fa0 <UART_SetConfig+0x2b8>
 8002f74:	e018      	b.n	8002fa8 <UART_SetConfig+0x2c0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002f76:	f7fe ff0b 	bl	8001d90 <HAL_RCC_GetPCLK1Freq>
 8002f7a:	0003      	movs	r3, r0
 8002f7c:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002f7e:	e01b      	b.n	8002fb8 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f80:	4b3b      	ldr	r3, [pc, #236]	; (8003070 <UART_SetConfig+0x388>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2210      	movs	r2, #16
 8002f86:	4013      	ands	r3, r2
 8002f88:	d002      	beq.n	8002f90 <UART_SetConfig+0x2a8>
        {
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 8002f8a:	4b3d      	ldr	r3, [pc, #244]	; (8003080 <UART_SetConfig+0x398>)
 8002f8c:	627b      	str	r3, [r7, #36]	; 0x24
        }
        else
        {
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
        }
        break;
 8002f8e:	e013      	b.n	8002fb8 <UART_SetConfig+0x2d0>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002f90:	4b3c      	ldr	r3, [pc, #240]	; (8003084 <UART_SetConfig+0x39c>)
 8002f92:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002f94:	e010      	b.n	8002fb8 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002f96:	f7fe fe6d 	bl	8001c74 <HAL_RCC_GetSysClockFreq>
 8002f9a:	0003      	movs	r3, r0
 8002f9c:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002f9e:	e00b      	b.n	8002fb8 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002fa0:	2380      	movs	r3, #128	; 0x80
 8002fa2:	021b      	lsls	r3, r3, #8
 8002fa4:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002fa6:	e007      	b.n	8002fb8 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002fa8:	2313      	movs	r3, #19
 8002faa:	2218      	movs	r2, #24
 8002fac:	4694      	mov	ip, r2
 8002fae:	44bc      	add	ip, r7
 8002fb0:	4463      	add	r3, ip
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	701a      	strb	r2, [r3, #0]
        break;
 8002fb6:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8002fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d100      	bne.n	8002fc0 <UART_SetConfig+0x2d8>
 8002fbe:	e1a6      	b.n	800330e <UART_SetConfig+0x626>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	685a      	ldr	r2, [r3, #4]
 8002fc4:	0013      	movs	r3, r2
 8002fc6:	005b      	lsls	r3, r3, #1
 8002fc8:	189b      	adds	r3, r3, r2
 8002fca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d305      	bcc.n	8002fdc <UART_SetConfig+0x2f4>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002fd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d907      	bls.n	8002fec <UART_SetConfig+0x304>
      {
        ret = HAL_ERROR;
 8002fdc:	2313      	movs	r3, #19
 8002fde:	2218      	movs	r2, #24
 8002fe0:	4694      	mov	ip, r2
 8002fe2:	44bc      	add	ip, r7
 8002fe4:	4463      	add	r3, ip
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	701a      	strb	r2, [r3, #0]
 8002fea:	e190      	b.n	800330e <UART_SetConfig+0x626>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8002fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fee:	613b      	str	r3, [r7, #16]
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	617b      	str	r3, [r7, #20]
 8002ff4:	6939      	ldr	r1, [r7, #16]
 8002ff6:	697a      	ldr	r2, [r7, #20]
 8002ff8:	000b      	movs	r3, r1
 8002ffa:	0e1b      	lsrs	r3, r3, #24
 8002ffc:	0010      	movs	r0, r2
 8002ffe:	0205      	lsls	r5, r0, #8
 8003000:	431d      	orrs	r5, r3
 8003002:	000b      	movs	r3, r1
 8003004:	021c      	lsls	r4, r3, #8
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	085b      	lsrs	r3, r3, #1
 800300c:	60bb      	str	r3, [r7, #8]
 800300e:	2300      	movs	r3, #0
 8003010:	60fb      	str	r3, [r7, #12]
 8003012:	68b8      	ldr	r0, [r7, #8]
 8003014:	68f9      	ldr	r1, [r7, #12]
 8003016:	1900      	adds	r0, r0, r4
 8003018:	4169      	adcs	r1, r5
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	603b      	str	r3, [r7, #0]
 8003020:	2300      	movs	r3, #0
 8003022:	607b      	str	r3, [r7, #4]
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f7fd f8fa 	bl	8000220 <__aeabi_uldivmod>
 800302c:	0003      	movs	r3, r0
 800302e:	000c      	movs	r4, r1
 8003030:	62fb      	str	r3, [r7, #44]	; 0x2c

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003034:	4a14      	ldr	r2, [pc, #80]	; (8003088 <UART_SetConfig+0x3a0>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d908      	bls.n	800304c <UART_SetConfig+0x364>
 800303a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800303c:	4a13      	ldr	r2, [pc, #76]	; (800308c <UART_SetConfig+0x3a4>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d804      	bhi.n	800304c <UART_SetConfig+0x364>
        {
          huart->Instance->BRR = usartdiv;
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003048:	60da      	str	r2, [r3, #12]
 800304a:	e160      	b.n	800330e <UART_SetConfig+0x626>
        }
        else
        {
          ret = HAL_ERROR;
 800304c:	2313      	movs	r3, #19
 800304e:	2218      	movs	r2, #24
 8003050:	4694      	mov	ip, r2
 8003052:	44bc      	add	ip, r7
 8003054:	4463      	add	r3, ip
 8003056:	2201      	movs	r2, #1
 8003058:	701a      	strb	r2, [r3, #0]
 800305a:	e158      	b.n	800330e <UART_SetConfig+0x626>
 800305c:	efff69f3 	.word	0xefff69f3
 8003060:	ffffcfff 	.word	0xffffcfff
 8003064:	40004800 	.word	0x40004800
 8003068:	fffff4ff 	.word	0xfffff4ff
 800306c:	40013800 	.word	0x40013800
 8003070:	40021000 	.word	0x40021000
 8003074:	40004400 	.word	0x40004400
 8003078:	40004c00 	.word	0x40004c00
 800307c:	40005000 	.word	0x40005000
 8003080:	003d0900 	.word	0x003d0900
 8003084:	00f42400 	.word	0x00f42400
 8003088:	000002ff 	.word	0x000002ff
 800308c:	000fffff 	.word	0x000fffff
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	69da      	ldr	r2, [r3, #28]
 8003094:	2380      	movs	r3, #128	; 0x80
 8003096:	021b      	lsls	r3, r3, #8
 8003098:	429a      	cmp	r2, r3
 800309a:	d000      	beq.n	800309e <UART_SetConfig+0x3b6>
 800309c:	e0a9      	b.n	80031f2 <UART_SetConfig+0x50a>
  {
    switch (clocksource)
 800309e:	231b      	movs	r3, #27
 80030a0:	2218      	movs	r2, #24
 80030a2:	4694      	mov	ip, r2
 80030a4:	44bc      	add	ip, r7
 80030a6:	4463      	add	r3, ip
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	2b08      	cmp	r3, #8
 80030ac:	d86d      	bhi.n	800318a <UART_SetConfig+0x4a2>
 80030ae:	009a      	lsls	r2, r3, #2
 80030b0:	4b9f      	ldr	r3, [pc, #636]	; (8003330 <UART_SetConfig+0x648>)
 80030b2:	18d3      	adds	r3, r2, r3
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80030b8:	f7fe fe6a 	bl	8001d90 <HAL_RCC_GetPCLK1Freq>
 80030bc:	0003      	movs	r3, r0
 80030be:	005a      	lsls	r2, r3, #1
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	085b      	lsrs	r3, r3, #1
 80030c6:	18d2      	adds	r2, r2, r3
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	0019      	movs	r1, r3
 80030ce:	0010      	movs	r0, r2
 80030d0:	f7fd f81a 	bl	8000108 <__udivsi3>
 80030d4:	0003      	movs	r3, r0
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80030da:	e05e      	b.n	800319a <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80030dc:	f7fe fe6e 	bl	8001dbc <HAL_RCC_GetPCLK2Freq>
 80030e0:	0003      	movs	r3, r0
 80030e2:	005a      	lsls	r2, r3, #1
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	085b      	lsrs	r3, r3, #1
 80030ea:	18d2      	adds	r2, r2, r3
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	0019      	movs	r1, r3
 80030f2:	0010      	movs	r0, r2
 80030f4:	f7fd f808 	bl	8000108 <__udivsi3>
 80030f8:	0003      	movs	r3, r0
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80030fe:	e04c      	b.n	800319a <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003100:	4b8c      	ldr	r3, [pc, #560]	; (8003334 <UART_SetConfig+0x64c>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2210      	movs	r2, #16
 8003106:	4013      	ands	r3, r2
 8003108:	d00e      	beq.n	8003128 <UART_SetConfig+0x440>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 800310a:	69fb      	ldr	r3, [r7, #28]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	085b      	lsrs	r3, r3, #1
 8003110:	4a89      	ldr	r2, [pc, #548]	; (8003338 <UART_SetConfig+0x650>)
 8003112:	189a      	adds	r2, r3, r2
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	0019      	movs	r1, r3
 800311a:	0010      	movs	r0, r2
 800311c:	f7fc fff4 	bl	8000108 <__udivsi3>
 8003120:	0003      	movs	r3, r0
 8003122:	b29b      	uxth	r3, r3
 8003124:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 8003126:	e038      	b.n	800319a <UART_SetConfig+0x4b2>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	085b      	lsrs	r3, r3, #1
 800312e:	4a83      	ldr	r2, [pc, #524]	; (800333c <UART_SetConfig+0x654>)
 8003130:	189a      	adds	r2, r3, r2
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	0019      	movs	r1, r3
 8003138:	0010      	movs	r0, r2
 800313a:	f7fc ffe5 	bl	8000108 <__udivsi3>
 800313e:	0003      	movs	r3, r0
 8003140:	b29b      	uxth	r3, r3
 8003142:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003144:	e029      	b.n	800319a <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003146:	f7fe fd95 	bl	8001c74 <HAL_RCC_GetSysClockFreq>
 800314a:	0003      	movs	r3, r0
 800314c:	005a      	lsls	r2, r3, #1
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	085b      	lsrs	r3, r3, #1
 8003154:	18d2      	adds	r2, r2, r3
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	0019      	movs	r1, r3
 800315c:	0010      	movs	r0, r2
 800315e:	f7fc ffd3 	bl	8000108 <__udivsi3>
 8003162:	0003      	movs	r3, r0
 8003164:	b29b      	uxth	r3, r3
 8003166:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003168:	e017      	b.n	800319a <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	085b      	lsrs	r3, r3, #1
 8003170:	2280      	movs	r2, #128	; 0x80
 8003172:	0252      	lsls	r2, r2, #9
 8003174:	189a      	adds	r2, r3, r2
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	0019      	movs	r1, r3
 800317c:	0010      	movs	r0, r2
 800317e:	f7fc ffc3 	bl	8000108 <__udivsi3>
 8003182:	0003      	movs	r3, r0
 8003184:	b29b      	uxth	r3, r3
 8003186:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003188:	e007      	b.n	800319a <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800318a:	2313      	movs	r3, #19
 800318c:	2218      	movs	r2, #24
 800318e:	4694      	mov	ip, r2
 8003190:	44bc      	add	ip, r7
 8003192:	4463      	add	r3, ip
 8003194:	2201      	movs	r2, #1
 8003196:	701a      	strb	r2, [r3, #0]
        break;
 8003198:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800319a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800319c:	2b0f      	cmp	r3, #15
 800319e:	d920      	bls.n	80031e2 <UART_SetConfig+0x4fa>
 80031a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031a2:	4a67      	ldr	r2, [pc, #412]	; (8003340 <UART_SetConfig+0x658>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d81c      	bhi.n	80031e2 <UART_SetConfig+0x4fa>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80031a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031aa:	b29a      	uxth	r2, r3
 80031ac:	200a      	movs	r0, #10
 80031ae:	2418      	movs	r4, #24
 80031b0:	193b      	adds	r3, r7, r4
 80031b2:	181b      	adds	r3, r3, r0
 80031b4:	210f      	movs	r1, #15
 80031b6:	438a      	bics	r2, r1
 80031b8:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031bc:	085b      	lsrs	r3, r3, #1
 80031be:	b29b      	uxth	r3, r3
 80031c0:	2207      	movs	r2, #7
 80031c2:	4013      	ands	r3, r2
 80031c4:	b299      	uxth	r1, r3
 80031c6:	193b      	adds	r3, r7, r4
 80031c8:	181b      	adds	r3, r3, r0
 80031ca:	193a      	adds	r2, r7, r4
 80031cc:	1812      	adds	r2, r2, r0
 80031ce:	8812      	ldrh	r2, [r2, #0]
 80031d0:	430a      	orrs	r2, r1
 80031d2:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	193a      	adds	r2, r7, r4
 80031da:	1812      	adds	r2, r2, r0
 80031dc:	8812      	ldrh	r2, [r2, #0]
 80031de:	60da      	str	r2, [r3, #12]
 80031e0:	e095      	b.n	800330e <UART_SetConfig+0x626>
    }
    else
    {
      ret = HAL_ERROR;
 80031e2:	2313      	movs	r3, #19
 80031e4:	2218      	movs	r2, #24
 80031e6:	4694      	mov	ip, r2
 80031e8:	44bc      	add	ip, r7
 80031ea:	4463      	add	r3, ip
 80031ec:	2201      	movs	r2, #1
 80031ee:	701a      	strb	r2, [r3, #0]
 80031f0:	e08d      	b.n	800330e <UART_SetConfig+0x626>
    }
  }
  else
  {
    switch (clocksource)
 80031f2:	231b      	movs	r3, #27
 80031f4:	2218      	movs	r2, #24
 80031f6:	4694      	mov	ip, r2
 80031f8:	44bc      	add	ip, r7
 80031fa:	4463      	add	r3, ip
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	2b08      	cmp	r3, #8
 8003200:	d86a      	bhi.n	80032d8 <UART_SetConfig+0x5f0>
 8003202:	009a      	lsls	r2, r3, #2
 8003204:	4b4f      	ldr	r3, [pc, #316]	; (8003344 <UART_SetConfig+0x65c>)
 8003206:	18d3      	adds	r3, r2, r3
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800320c:	f7fe fdc0 	bl	8001d90 <HAL_RCC_GetPCLK1Freq>
 8003210:	0002      	movs	r2, r0
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	085b      	lsrs	r3, r3, #1
 8003218:	18d2      	adds	r2, r2, r3
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	0019      	movs	r1, r3
 8003220:	0010      	movs	r0, r2
 8003222:	f7fc ff71 	bl	8000108 <__udivsi3>
 8003226:	0003      	movs	r3, r0
 8003228:	b29b      	uxth	r3, r3
 800322a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800322c:	e05c      	b.n	80032e8 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800322e:	f7fe fdc5 	bl	8001dbc <HAL_RCC_GetPCLK2Freq>
 8003232:	0002      	movs	r2, r0
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	085b      	lsrs	r3, r3, #1
 800323a:	18d2      	adds	r2, r2, r3
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	0019      	movs	r1, r3
 8003242:	0010      	movs	r0, r2
 8003244:	f7fc ff60 	bl	8000108 <__udivsi3>
 8003248:	0003      	movs	r3, r0
 800324a:	b29b      	uxth	r3, r3
 800324c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800324e:	e04b      	b.n	80032e8 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003250:	4b38      	ldr	r3, [pc, #224]	; (8003334 <UART_SetConfig+0x64c>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2210      	movs	r2, #16
 8003256:	4013      	ands	r3, r2
 8003258:	d00e      	beq.n	8003278 <UART_SetConfig+0x590>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	085b      	lsrs	r3, r3, #1
 8003260:	4a39      	ldr	r2, [pc, #228]	; (8003348 <UART_SetConfig+0x660>)
 8003262:	189a      	adds	r2, r3, r2
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	0019      	movs	r1, r3
 800326a:	0010      	movs	r0, r2
 800326c:	f7fc ff4c 	bl	8000108 <__udivsi3>
 8003270:	0003      	movs	r3, r0
 8003272:	b29b      	uxth	r3, r3
 8003274:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 8003276:	e037      	b.n	80032e8 <UART_SetConfig+0x600>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	085b      	lsrs	r3, r3, #1
 800327e:	4a33      	ldr	r2, [pc, #204]	; (800334c <UART_SetConfig+0x664>)
 8003280:	189a      	adds	r2, r3, r2
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	0019      	movs	r1, r3
 8003288:	0010      	movs	r0, r2
 800328a:	f7fc ff3d 	bl	8000108 <__udivsi3>
 800328e:	0003      	movs	r3, r0
 8003290:	b29b      	uxth	r3, r3
 8003292:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003294:	e028      	b.n	80032e8 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003296:	f7fe fced 	bl	8001c74 <HAL_RCC_GetSysClockFreq>
 800329a:	0002      	movs	r2, r0
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	085b      	lsrs	r3, r3, #1
 80032a2:	18d2      	adds	r2, r2, r3
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	0019      	movs	r1, r3
 80032aa:	0010      	movs	r0, r2
 80032ac:	f7fc ff2c 	bl	8000108 <__udivsi3>
 80032b0:	0003      	movs	r3, r0
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80032b6:	e017      	b.n	80032e8 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	085b      	lsrs	r3, r3, #1
 80032be:	2280      	movs	r2, #128	; 0x80
 80032c0:	0212      	lsls	r2, r2, #8
 80032c2:	189a      	adds	r2, r3, r2
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	0019      	movs	r1, r3
 80032ca:	0010      	movs	r0, r2
 80032cc:	f7fc ff1c 	bl	8000108 <__udivsi3>
 80032d0:	0003      	movs	r3, r0
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80032d6:	e007      	b.n	80032e8 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80032d8:	2313      	movs	r3, #19
 80032da:	2218      	movs	r2, #24
 80032dc:	4694      	mov	ip, r2
 80032de:	44bc      	add	ip, r7
 80032e0:	4463      	add	r3, ip
 80032e2:	2201      	movs	r2, #1
 80032e4:	701a      	strb	r2, [r3, #0]
        break;
 80032e6:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ea:	2b0f      	cmp	r3, #15
 80032ec:	d908      	bls.n	8003300 <UART_SetConfig+0x618>
 80032ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032f0:	4a13      	ldr	r2, [pc, #76]	; (8003340 <UART_SetConfig+0x658>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d804      	bhi.n	8003300 <UART_SetConfig+0x618>
    {
      huart->Instance->BRR = usartdiv;
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032fc:	60da      	str	r2, [r3, #12]
 80032fe:	e006      	b.n	800330e <UART_SetConfig+0x626>
    }
    else
    {
      ret = HAL_ERROR;
 8003300:	2313      	movs	r3, #19
 8003302:	2218      	movs	r2, #24
 8003304:	4694      	mov	ip, r2
 8003306:	44bc      	add	ip, r7
 8003308:	4463      	add	r3, ip
 800330a:	2201      	movs	r2, #1
 800330c:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	2200      	movs	r2, #0
 8003312:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	2200      	movs	r2, #0
 8003318:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800331a:	2313      	movs	r3, #19
 800331c:	2218      	movs	r2, #24
 800331e:	4694      	mov	ip, r2
 8003320:	44bc      	add	ip, r7
 8003322:	4463      	add	r3, ip
 8003324:	781b      	ldrb	r3, [r3, #0]
}
 8003326:	0018      	movs	r0, r3
 8003328:	46bd      	mov	sp, r7
 800332a:	b00e      	add	sp, #56	; 0x38
 800332c:	bdb0      	pop	{r4, r5, r7, pc}
 800332e:	46c0      	nop			; (mov r8, r8)
 8003330:	08003720 	.word	0x08003720
 8003334:	40021000 	.word	0x40021000
 8003338:	007a1200 	.word	0x007a1200
 800333c:	01e84800 	.word	0x01e84800
 8003340:	0000ffff 	.word	0x0000ffff
 8003344:	08003744 	.word	0x08003744
 8003348:	003d0900 	.word	0x003d0900
 800334c:	00f42400 	.word	0x00f42400

08003350 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800335c:	2201      	movs	r2, #1
 800335e:	4013      	ands	r3, r2
 8003360:	d00b      	beq.n	800337a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	4a4a      	ldr	r2, [pc, #296]	; (8003494 <UART_AdvFeatureConfig+0x144>)
 800336a:	4013      	ands	r3, r2
 800336c:	0019      	movs	r1, r3
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	430a      	orrs	r2, r1
 8003378:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337e:	2202      	movs	r2, #2
 8003380:	4013      	ands	r3, r2
 8003382:	d00b      	beq.n	800339c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	4a43      	ldr	r2, [pc, #268]	; (8003498 <UART_AdvFeatureConfig+0x148>)
 800338c:	4013      	ands	r3, r2
 800338e:	0019      	movs	r1, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	430a      	orrs	r2, r1
 800339a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a0:	2204      	movs	r2, #4
 80033a2:	4013      	ands	r3, r2
 80033a4:	d00b      	beq.n	80033be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	4a3b      	ldr	r2, [pc, #236]	; (800349c <UART_AdvFeatureConfig+0x14c>)
 80033ae:	4013      	ands	r3, r2
 80033b0:	0019      	movs	r1, r3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	430a      	orrs	r2, r1
 80033bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c2:	2208      	movs	r2, #8
 80033c4:	4013      	ands	r3, r2
 80033c6:	d00b      	beq.n	80033e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	4a34      	ldr	r2, [pc, #208]	; (80034a0 <UART_AdvFeatureConfig+0x150>)
 80033d0:	4013      	ands	r3, r2
 80033d2:	0019      	movs	r1, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	430a      	orrs	r2, r1
 80033de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e4:	2210      	movs	r2, #16
 80033e6:	4013      	ands	r3, r2
 80033e8:	d00b      	beq.n	8003402 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	4a2c      	ldr	r2, [pc, #176]	; (80034a4 <UART_AdvFeatureConfig+0x154>)
 80033f2:	4013      	ands	r3, r2
 80033f4:	0019      	movs	r1, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	430a      	orrs	r2, r1
 8003400:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003406:	2220      	movs	r2, #32
 8003408:	4013      	ands	r3, r2
 800340a:	d00b      	beq.n	8003424 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	4a25      	ldr	r2, [pc, #148]	; (80034a8 <UART_AdvFeatureConfig+0x158>)
 8003414:	4013      	ands	r3, r2
 8003416:	0019      	movs	r1, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	430a      	orrs	r2, r1
 8003422:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003428:	2240      	movs	r2, #64	; 0x40
 800342a:	4013      	ands	r3, r2
 800342c:	d01d      	beq.n	800346a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	4a1d      	ldr	r2, [pc, #116]	; (80034ac <UART_AdvFeatureConfig+0x15c>)
 8003436:	4013      	ands	r3, r2
 8003438:	0019      	movs	r1, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	430a      	orrs	r2, r1
 8003444:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800344a:	2380      	movs	r3, #128	; 0x80
 800344c:	035b      	lsls	r3, r3, #13
 800344e:	429a      	cmp	r2, r3
 8003450:	d10b      	bne.n	800346a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	4a15      	ldr	r2, [pc, #84]	; (80034b0 <UART_AdvFeatureConfig+0x160>)
 800345a:	4013      	ands	r3, r2
 800345c:	0019      	movs	r1, r3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	430a      	orrs	r2, r1
 8003468:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346e:	2280      	movs	r2, #128	; 0x80
 8003470:	4013      	ands	r3, r2
 8003472:	d00b      	beq.n	800348c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	4a0e      	ldr	r2, [pc, #56]	; (80034b4 <UART_AdvFeatureConfig+0x164>)
 800347c:	4013      	ands	r3, r2
 800347e:	0019      	movs	r1, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	430a      	orrs	r2, r1
 800348a:	605a      	str	r2, [r3, #4]
  }
}
 800348c:	46c0      	nop			; (mov r8, r8)
 800348e:	46bd      	mov	sp, r7
 8003490:	b002      	add	sp, #8
 8003492:	bd80      	pop	{r7, pc}
 8003494:	fffdffff 	.word	0xfffdffff
 8003498:	fffeffff 	.word	0xfffeffff
 800349c:	fffbffff 	.word	0xfffbffff
 80034a0:	ffff7fff 	.word	0xffff7fff
 80034a4:	ffffefff 	.word	0xffffefff
 80034a8:	ffffdfff 	.word	0xffffdfff
 80034ac:	ffefffff 	.word	0xffefffff
 80034b0:	ff9fffff 	.word	0xff9fffff
 80034b4:	fff7ffff 	.word	0xfff7ffff

080034b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b086      	sub	sp, #24
 80034bc:	af02      	add	r7, sp, #8
 80034be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80034c6:	f7fd fbed 	bl	8000ca4 <HAL_GetTick>
 80034ca:	0003      	movs	r3, r0
 80034cc:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2208      	movs	r2, #8
 80034d6:	4013      	ands	r3, r2
 80034d8:	2b08      	cmp	r3, #8
 80034da:	d10d      	bne.n	80034f8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034dc:	68fa      	ldr	r2, [r7, #12]
 80034de:	2380      	movs	r3, #128	; 0x80
 80034e0:	0399      	lsls	r1, r3, #14
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	4b16      	ldr	r3, [pc, #88]	; (8003540 <UART_CheckIdleState+0x88>)
 80034e6:	9300      	str	r3, [sp, #0]
 80034e8:	0013      	movs	r3, r2
 80034ea:	2200      	movs	r2, #0
 80034ec:	f000 f82a 	bl	8003544 <UART_WaitOnFlagUntilTimeout>
 80034f0:	1e03      	subs	r3, r0, #0
 80034f2:	d001      	beq.n	80034f8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e01f      	b.n	8003538 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2204      	movs	r2, #4
 8003500:	4013      	ands	r3, r2
 8003502:	2b04      	cmp	r3, #4
 8003504:	d10d      	bne.n	8003522 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003506:	68fa      	ldr	r2, [r7, #12]
 8003508:	2380      	movs	r3, #128	; 0x80
 800350a:	03d9      	lsls	r1, r3, #15
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	4b0c      	ldr	r3, [pc, #48]	; (8003540 <UART_CheckIdleState+0x88>)
 8003510:	9300      	str	r3, [sp, #0]
 8003512:	0013      	movs	r3, r2
 8003514:	2200      	movs	r2, #0
 8003516:	f000 f815 	bl	8003544 <UART_WaitOnFlagUntilTimeout>
 800351a:	1e03      	subs	r3, r0, #0
 800351c:	d001      	beq.n	8003522 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e00a      	b.n	8003538 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2220      	movs	r2, #32
 8003526:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2220      	movs	r2, #32
 800352c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2270      	movs	r2, #112	; 0x70
 8003532:	2100      	movs	r1, #0
 8003534:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003536:	2300      	movs	r3, #0
}
 8003538:	0018      	movs	r0, r3
 800353a:	46bd      	mov	sp, r7
 800353c:	b004      	add	sp, #16
 800353e:	bd80      	pop	{r7, pc}
 8003540:	01ffffff 	.word	0x01ffffff

08003544 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	60f8      	str	r0, [r7, #12]
 800354c:	60b9      	str	r1, [r7, #8]
 800354e:	603b      	str	r3, [r7, #0]
 8003550:	1dfb      	adds	r3, r7, #7
 8003552:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003554:	e029      	b.n	80035aa <UART_WaitOnFlagUntilTimeout+0x66>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	3301      	adds	r3, #1
 800355a:	d026      	beq.n	80035aa <UART_WaitOnFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800355c:	f7fd fba2 	bl	8000ca4 <HAL_GetTick>
 8003560:	0002      	movs	r2, r0
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	69ba      	ldr	r2, [r7, #24]
 8003568:	429a      	cmp	r2, r3
 800356a:	d302      	bcc.n	8003572 <UART_WaitOnFlagUntilTimeout+0x2e>
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d11b      	bne.n	80035aa <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4915      	ldr	r1, [pc, #84]	; (80035d4 <UART_WaitOnFlagUntilTimeout+0x90>)
 800357e:	400a      	ands	r2, r1
 8003580:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	689a      	ldr	r2, [r3, #8]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2101      	movs	r1, #1
 800358e:	438a      	bics	r2, r1
 8003590:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2220      	movs	r2, #32
 8003596:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2220      	movs	r2, #32
 800359c:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2270      	movs	r2, #112	; 0x70
 80035a2:	2100      	movs	r1, #0
 80035a4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80035a6:	2303      	movs	r3, #3
 80035a8:	e00f      	b.n	80035ca <UART_WaitOnFlagUntilTimeout+0x86>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	69db      	ldr	r3, [r3, #28]
 80035b0:	68ba      	ldr	r2, [r7, #8]
 80035b2:	4013      	ands	r3, r2
 80035b4:	68ba      	ldr	r2, [r7, #8]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	425a      	negs	r2, r3
 80035ba:	4153      	adcs	r3, r2
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	001a      	movs	r2, r3
 80035c0:	1dfb      	adds	r3, r7, #7
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d0c6      	beq.n	8003556 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035c8:	2300      	movs	r3, #0
}
 80035ca:	0018      	movs	r0, r3
 80035cc:	46bd      	mov	sp, r7
 80035ce:	b004      	add	sp, #16
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	46c0      	nop			; (mov r8, r8)
 80035d4:	fffffe5f 	.word	0xfffffe5f

080035d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	490a      	ldr	r1, [pc, #40]	; (8003614 <UART_EndRxTransfer+0x3c>)
 80035ec:	400a      	ands	r2, r1
 80035ee:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	689a      	ldr	r2, [r3, #8]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2101      	movs	r1, #1
 80035fc:	438a      	bics	r2, r1
 80035fe:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2220      	movs	r2, #32
 8003604:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	661a      	str	r2, [r3, #96]	; 0x60
}
 800360c:	46c0      	nop			; (mov r8, r8)
 800360e:	46bd      	mov	sp, r7
 8003610:	b002      	add	sp, #8
 8003612:	bd80      	pop	{r7, pc}
 8003614:	fffffedf 	.word	0xfffffedf

08003618 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003624:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	225a      	movs	r2, #90	; 0x5a
 800362a:	2100      	movs	r1, #0
 800362c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2252      	movs	r2, #82	; 0x52
 8003632:	2100      	movs	r1, #0
 8003634:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	0018      	movs	r0, r3
 800363a:	f7ff fb4d 	bl	8002cd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800363e:	46c0      	nop			; (mov r8, r8)
 8003640:	46bd      	mov	sp, r7
 8003642:	b004      	add	sp, #16
 8003644:	bd80      	pop	{r7, pc}

08003646 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003646:	b580      	push	{r7, lr}
 8003648:	b082      	sub	sp, #8
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2140      	movs	r1, #64	; 0x40
 800365a:	438a      	bics	r2, r1
 800365c:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2220      	movs	r2, #32
 8003662:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	0018      	movs	r0, r3
 800366e:	f7ff fb2b 	bl	8002cc8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003672:	46c0      	nop			; (mov r8, r8)
 8003674:	46bd      	mov	sp, r7
 8003676:	b002      	add	sp, #8
 8003678:	bd80      	pop	{r7, pc}

0800367a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800367a:	b580      	push	{r7, lr}
 800367c:	b082      	sub	sp, #8
 800367e:	af00      	add	r7, sp, #0
 8003680:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003682:	46c0      	nop			; (mov r8, r8)
 8003684:	46bd      	mov	sp, r7
 8003686:	b002      	add	sp, #8
 8003688:	bd80      	pop	{r7, pc}
	...

0800368c <__libc_init_array>:
 800368c:	b570      	push	{r4, r5, r6, lr}
 800368e:	2600      	movs	r6, #0
 8003690:	4d0c      	ldr	r5, [pc, #48]	; (80036c4 <__libc_init_array+0x38>)
 8003692:	4c0d      	ldr	r4, [pc, #52]	; (80036c8 <__libc_init_array+0x3c>)
 8003694:	1b64      	subs	r4, r4, r5
 8003696:	10a4      	asrs	r4, r4, #2
 8003698:	42a6      	cmp	r6, r4
 800369a:	d109      	bne.n	80036b0 <__libc_init_array+0x24>
 800369c:	2600      	movs	r6, #0
 800369e:	f000 f821 	bl	80036e4 <_init>
 80036a2:	4d0a      	ldr	r5, [pc, #40]	; (80036cc <__libc_init_array+0x40>)
 80036a4:	4c0a      	ldr	r4, [pc, #40]	; (80036d0 <__libc_init_array+0x44>)
 80036a6:	1b64      	subs	r4, r4, r5
 80036a8:	10a4      	asrs	r4, r4, #2
 80036aa:	42a6      	cmp	r6, r4
 80036ac:	d105      	bne.n	80036ba <__libc_init_array+0x2e>
 80036ae:	bd70      	pop	{r4, r5, r6, pc}
 80036b0:	00b3      	lsls	r3, r6, #2
 80036b2:	58eb      	ldr	r3, [r5, r3]
 80036b4:	4798      	blx	r3
 80036b6:	3601      	adds	r6, #1
 80036b8:	e7ee      	b.n	8003698 <__libc_init_array+0xc>
 80036ba:	00b3      	lsls	r3, r6, #2
 80036bc:	58eb      	ldr	r3, [r5, r3]
 80036be:	4798      	blx	r3
 80036c0:	3601      	adds	r6, #1
 80036c2:	e7f2      	b.n	80036aa <__libc_init_array+0x1e>
 80036c4:	08003770 	.word	0x08003770
 80036c8:	08003770 	.word	0x08003770
 80036cc:	08003770 	.word	0x08003770
 80036d0:	08003774 	.word	0x08003774

080036d4 <memset>:
 80036d4:	0003      	movs	r3, r0
 80036d6:	1812      	adds	r2, r2, r0
 80036d8:	4293      	cmp	r3, r2
 80036da:	d100      	bne.n	80036de <memset+0xa>
 80036dc:	4770      	bx	lr
 80036de:	7019      	strb	r1, [r3, #0]
 80036e0:	3301      	adds	r3, #1
 80036e2:	e7f9      	b.n	80036d8 <memset+0x4>

080036e4 <_init>:
 80036e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036e6:	46c0      	nop			; (mov r8, r8)
 80036e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036ea:	bc08      	pop	{r3}
 80036ec:	469e      	mov	lr, r3
 80036ee:	4770      	bx	lr

080036f0 <_fini>:
 80036f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036f2:	46c0      	nop			; (mov r8, r8)
 80036f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036f6:	bc08      	pop	{r3}
 80036f8:	469e      	mov	lr, r3
 80036fa:	4770      	bx	lr
