<?xml version="1.0"?>
<mapping>
	<map>
		<framework name="x" output_port_id="x:0" />
		<IR name="x" output_port_id="0" />
	</map>
	<map>
		<framework name="x" output_port_id="x:0" />
		<IR name="x" output_port_id="0" />
	</map>
	<map>
		<framework name="model/tf_conv/sequential/conv2d/Conv2D/ReadVariableOp" output_port_id="model/tf_conv/sequential/conv2d/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv/sequential/conv2d/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv/sequential/conv2d/Conv2D/ReadVariableOp" output_port_id="model/tf_conv/sequential/conv2d/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv/sequential/conv2d/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv/sequential/conv2d/Conv2D" output_port_id="model/tf_conv/sequential/conv2d/Conv2D:0" />
		<IR name="model/tf_conv/sequential/conv2d/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv/sequential/conv2d/Conv2D" output_port_id="model/tf_conv/sequential/conv2d/Conv2D:0" />
		<IR name="model/tf_conv/sequential/conv2d/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv/sequential/conv2d/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv/sequential/conv2d/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv/sequential/conv2d/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv/sequential/conv2d/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv/sequential/conv2d/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv/sequential/conv2d/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv/sequential/conv2d/BiasAdd/Add" output_port_id="model/tf_conv/mul:0" />
		<IR name="model/tf_conv/sequential/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv/mul" output_port_id="model/tf_conv/mul:0" />
		<IR name="model/tf_conv/sequential/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv/sequential/conv2d/BiasAdd" output_port_id="model/tf_conv/mul:0" />
		<IR name="model/tf_conv/sequential/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv/Identity" output_port_id="model/tf_conv/mul:0" />
		<IR name="model/tf_conv/sequential/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv/sequential/conv2d/BiasAdd/Add" output_port_id="model/tf_conv/sequential/conv2d/BiasAdd:0" />
		<IR name="model/tf_conv/sequential/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv/mul" output_port_id="model/tf_conv/sequential/conv2d/BiasAdd:0" />
		<IR name="model/tf_conv/sequential/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv/sequential/conv2d/BiasAdd" output_port_id="model/tf_conv/sequential/conv2d/BiasAdd:0" />
		<IR name="model/tf_conv/sequential/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv/Identity" output_port_id="model/tf_conv/sequential/conv2d/BiasAdd:0" />
		<IR name="model/tf_conv/sequential/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv/sequential/conv2d/BiasAdd/Add" output_port_id="model/tf_conv/Identity:0" />
		<IR name="model/tf_conv/sequential/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv/mul" output_port_id="model/tf_conv/Identity:0" />
		<IR name="model/tf_conv/sequential/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv/sequential/conv2d/BiasAdd" output_port_id="model/tf_conv/Identity:0" />
		<IR name="model/tf_conv/sequential/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv/Identity" output_port_id="model/tf_conv/Identity:0" />
		<IR name="model/tf_conv/sequential/conv2d/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv/mul_1" output_port_id="model/tf_conv/IdentityN:0" />
		<IR name="model/tf_conv/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv/IdentityN" output_port_id="model/tf_conv/IdentityN:0" />
		<IR name="model/tf_conv/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv/mul_1" output_port_id="model/tf_conv/IdentityN:0" />
		<IR name="model/tf_conv/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv/mul_1" output_port_id="model/tf_conv/mul_1:0" />
		<IR name="model/tf_conv/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv/IdentityN" output_port_id="model/tf_conv/mul_1:0" />
		<IR name="model/tf_conv/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv/mul_1" output_port_id="model/tf_conv/mul_1:0" />
		<IR name="model/tf_conv/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_1/sequential_1/conv2d_1/Conv2D/ReadVariableOp" output_port_id="model/tf_conv_1/sequential_1/conv2d_1/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_1/sequential_1/conv2d_1/Conv2D/ReadVariableOp" output_port_id="model/tf_conv_1/sequential_1/conv2d_1/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_1/sequential_1/conv2d_1/Conv2D" output_port_id="model/tf_conv_1/sequential_1/conv2d_1/Conv2D:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_1/sequential_1/conv2d_1/Conv2D" output_port_id="model/tf_conv_1/sequential_1/conv2d_1/Conv2D:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/Add" output_port_id="model/tf_conv_1/mul:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_1/mul" output_port_id="model/tf_conv_1/mul:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd" output_port_id="model/tf_conv_1/mul:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_1/Identity" output_port_id="model/tf_conv_1/mul:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/Add" output_port_id="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_1/mul" output_port_id="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd" output_port_id="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_1/Identity" output_port_id="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/Add" output_port_id="model/tf_conv_1/Identity:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_1/mul" output_port_id="model/tf_conv_1/Identity:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd" output_port_id="model/tf_conv_1/Identity:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_1/Identity" output_port_id="model/tf_conv_1/Identity:0" />
		<IR name="model/tf_conv_1/sequential_1/conv2d_1/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_1/mul_1" output_port_id="model/tf_conv_1/IdentityN:0" />
		<IR name="model/tf_conv_1/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_1/IdentityN" output_port_id="model/tf_conv_1/IdentityN:0" />
		<IR name="model/tf_conv_1/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_1/mul_1" output_port_id="model/tf_conv_1/IdentityN:0" />
		<IR name="model/tf_conv_1/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_1/mul_1" output_port_id="model/tf_conv_1/mul_1:0" />
		<IR name="model/tf_conv_1/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_1/IdentityN" output_port_id="model/tf_conv_1/mul_1:0" />
		<IR name="model/tf_conv_1/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_1/mul_1" output_port_id="model/tf_conv_1/mul_1:0" />
		<IR name="model/tf_conv_1/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/conv2d_2/Conv2D/ReadVariableOp" output_port_id="model/tfc3/tf_conv_2/conv2d_2/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/conv2d_2/Conv2D/ReadVariableOp" output_port_id="model/tfc3/tf_conv_2/conv2d_2/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/conv2d_2/Conv2D" output_port_id="model/tfc3/tf_conv_2/conv2d_2/Conv2D:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/conv2d_2/Conv2D" output_port_id="model/tfc3/tf_conv_2/conv2d_2/Conv2D:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/ReadVariableOp" output_port_id="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/ReadVariableOp" output_port_id="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/Add" output_port_id="model/tfc3/tf_conv_2/mul:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/mul" output_port_id="model/tfc3/tf_conv_2/mul:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd" output_port_id="model/tfc3/tf_conv_2/mul:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/Identity" output_port_id="model/tfc3/tf_conv_2/mul:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/Add" output_port_id="model/tfc3/tf_conv_2/conv2d_2/BiasAdd:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/mul" output_port_id="model/tfc3/tf_conv_2/conv2d_2/BiasAdd:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd" output_port_id="model/tfc3/tf_conv_2/conv2d_2/BiasAdd:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/Identity" output_port_id="model/tfc3/tf_conv_2/conv2d_2/BiasAdd:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/Add" output_port_id="model/tfc3/tf_conv_2/Identity:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/mul" output_port_id="model/tfc3/tf_conv_2/Identity:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd" output_port_id="model/tfc3/tf_conv_2/Identity:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/Identity" output_port_id="model/tfc3/tf_conv_2/Identity:0" />
		<IR name="model/tfc3/tf_conv_2/conv2d_2/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/mul_1" output_port_id="model/tfc3/tf_conv_2/IdentityN:0" />
		<IR name="model/tfc3/tf_conv_2/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/IdentityN" output_port_id="model/tfc3/tf_conv_2/IdentityN:0" />
		<IR name="model/tfc3/tf_conv_2/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/mul_1" output_port_id="model/tfc3/tf_conv_2/IdentityN:0" />
		<IR name="model/tfc3/tf_conv_2/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/mul_1" output_port_id="model/tfc3/tf_conv_2/mul_1:0" />
		<IR name="model/tfc3/tf_conv_2/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/IdentityN" output_port_id="model/tfc3/tf_conv_2/mul_1:0" />
		<IR name="model/tfc3/tf_conv_2/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_2/mul_1" output_port_id="model/tfc3/tf_conv_2/mul_1:0" />
		<IR name="model/tfc3/tf_conv_2/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/Conv2D/ReadVariableOp" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/Conv2D/ReadVariableOp" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/Conv2D" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/Conv2D:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/Conv2D" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/Conv2D:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/ReadVariableOp" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/ReadVariableOp" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/Add" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/Identity" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/Add" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/Identity" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/Add" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/Identity:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/Identity:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/Identity:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/Identity" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/Identity:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/conv2d_5/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul_1" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/IdentityN:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/IdentityN" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/IdentityN:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul_1" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/IdentityN:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul_1" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul_1:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/IdentityN" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul_1:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul_1" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul_1:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_5/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/Conv2D/ReadVariableOp" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/Conv2D/ReadVariableOp" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/Conv2D" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/Conv2D:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/Conv2D" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/Conv2D:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/ReadVariableOp" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/ReadVariableOp" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/Add" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/Identity" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/Add" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/Identity" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/Add" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/Identity:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/Identity:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/Identity:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/Identity" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/Identity:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/conv2d_6/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul_1" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/IdentityN:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/IdentityN" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/IdentityN:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul_1" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/IdentityN:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul_1" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul_1:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/IdentityN" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul_1:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul_1" output_port_id="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul_1:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/tf_conv_6/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/add" output_port_id="model/tfc3/sequential_2/tf_bottleneck/add:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/sequential_2/tf_bottleneck/add" output_port_id="model/tfc3/sequential_2/tf_bottleneck/add:0" />
		<IR name="model/tfc3/sequential_2/tf_bottleneck/add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/conv2d_3/Conv2D/ReadVariableOp" output_port_id="model/tfc3/tf_conv_3/conv2d_3/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/conv2d_3/Conv2D/ReadVariableOp" output_port_id="model/tfc3/tf_conv_3/conv2d_3/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/conv2d_3/Conv2D" output_port_id="model/tfc3/tf_conv_3/conv2d_3/Conv2D:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/conv2d_3/Conv2D" output_port_id="model/tfc3/tf_conv_3/conv2d_3/Conv2D:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/ReadVariableOp" output_port_id="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/ReadVariableOp" output_port_id="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/Add" output_port_id="model/tfc3/tf_conv_3/mul:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/mul" output_port_id="model/tfc3/tf_conv_3/mul:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd" output_port_id="model/tfc3/tf_conv_3/mul:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/Identity" output_port_id="model/tfc3/tf_conv_3/mul:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/Add" output_port_id="model/tfc3/tf_conv_3/conv2d_3/BiasAdd:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/mul" output_port_id="model/tfc3/tf_conv_3/conv2d_3/BiasAdd:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd" output_port_id="model/tfc3/tf_conv_3/conv2d_3/BiasAdd:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/Identity" output_port_id="model/tfc3/tf_conv_3/conv2d_3/BiasAdd:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/Add" output_port_id="model/tfc3/tf_conv_3/Identity:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/mul" output_port_id="model/tfc3/tf_conv_3/Identity:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd" output_port_id="model/tfc3/tf_conv_3/Identity:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/Identity" output_port_id="model/tfc3/tf_conv_3/Identity:0" />
		<IR name="model/tfc3/tf_conv_3/conv2d_3/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/mul_1" output_port_id="model/tfc3/tf_conv_3/IdentityN:0" />
		<IR name="model/tfc3/tf_conv_3/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/IdentityN" output_port_id="model/tfc3/tf_conv_3/IdentityN:0" />
		<IR name="model/tfc3/tf_conv_3/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/mul_1" output_port_id="model/tfc3/tf_conv_3/IdentityN:0" />
		<IR name="model/tfc3/tf_conv_3/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/mul_1" output_port_id="model/tfc3/tf_conv_3/mul_1:0" />
		<IR name="model/tfc3/tf_conv_3/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/IdentityN" output_port_id="model/tfc3/tf_conv_3/mul_1:0" />
		<IR name="model/tfc3/tf_conv_3/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_3/mul_1" output_port_id="model/tfc3/tf_conv_3/mul_1:0" />
		<IR name="model/tfc3/tf_conv_3/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/concat" output_port_id="model/tfc3/concat:0" />
		<IR name="model/tfc3/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/concat" output_port_id="model/tfc3/concat:0" />
		<IR name="model/tfc3/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/conv2d_4/Conv2D/ReadVariableOp" output_port_id="model/tfc3/tf_conv_4/conv2d_4/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/conv2d_4/Conv2D/ReadVariableOp" output_port_id="model/tfc3/tf_conv_4/conv2d_4/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/conv2d_4/Conv2D" output_port_id="model/tfc3/tf_conv_4/conv2d_4/Conv2D:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/conv2d_4/Conv2D" output_port_id="model/tfc3/tf_conv_4/conv2d_4/Conv2D:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/ReadVariableOp" output_port_id="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/ReadVariableOp" output_port_id="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/Add" output_port_id="model/tfc3/tf_conv_4/mul:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/mul" output_port_id="model/tfc3/tf_conv_4/mul:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd" output_port_id="model/tfc3/tf_conv_4/mul:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/Identity" output_port_id="model/tfc3/tf_conv_4/mul:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/Add" output_port_id="model/tfc3/tf_conv_4/conv2d_4/BiasAdd:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/mul" output_port_id="model/tfc3/tf_conv_4/conv2d_4/BiasAdd:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd" output_port_id="model/tfc3/tf_conv_4/conv2d_4/BiasAdd:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/Identity" output_port_id="model/tfc3/tf_conv_4/conv2d_4/BiasAdd:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/Add" output_port_id="model/tfc3/tf_conv_4/Identity:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/mul" output_port_id="model/tfc3/tf_conv_4/Identity:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd" output_port_id="model/tfc3/tf_conv_4/Identity:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/Identity" output_port_id="model/tfc3/tf_conv_4/Identity:0" />
		<IR name="model/tfc3/tf_conv_4/conv2d_4/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/mul_1" output_port_id="model/tfc3/tf_conv_4/IdentityN:0" />
		<IR name="model/tfc3/tf_conv_4/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/IdentityN" output_port_id="model/tfc3/tf_conv_4/IdentityN:0" />
		<IR name="model/tfc3/tf_conv_4/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/mul_1" output_port_id="model/tfc3/tf_conv_4/IdentityN:0" />
		<IR name="model/tfc3/tf_conv_4/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/mul_1" output_port_id="model/tfc3/tf_conv_4/mul_1:0" />
		<IR name="model/tfc3/tf_conv_4/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/IdentityN" output_port_id="model/tfc3/tf_conv_4/mul_1:0" />
		<IR name="model/tfc3/tf_conv_4/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3/tf_conv_4/mul_1" output_port_id="model/tfc3/tf_conv_4/mul_1:0" />
		<IR name="model/tfc3/tf_conv_4/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_7/sequential_3/conv2d_7/Conv2D/ReadVariableOp" output_port_id="model/tf_conv_7/sequential_3/conv2d_7/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_7/sequential_3/conv2d_7/Conv2D/ReadVariableOp" output_port_id="model/tf_conv_7/sequential_3/conv2d_7/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_7/sequential_3/conv2d_7/Conv2D" output_port_id="model/tf_conv_7/sequential_3/conv2d_7/Conv2D:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_7/sequential_3/conv2d_7/Conv2D" output_port_id="model/tf_conv_7/sequential_3/conv2d_7/Conv2D:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/Add" output_port_id="model/tf_conv_7/mul:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_7/mul" output_port_id="model/tf_conv_7/mul:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd" output_port_id="model/tf_conv_7/mul:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_7/Identity" output_port_id="model/tf_conv_7/mul:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/Add" output_port_id="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_7/mul" output_port_id="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd" output_port_id="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_7/Identity" output_port_id="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/Add" output_port_id="model/tf_conv_7/Identity:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_7/mul" output_port_id="model/tf_conv_7/Identity:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd" output_port_id="model/tf_conv_7/Identity:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_7/Identity" output_port_id="model/tf_conv_7/Identity:0" />
		<IR name="model/tf_conv_7/sequential_3/conv2d_7/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_7/mul_1" output_port_id="model/tf_conv_7/IdentityN:0" />
		<IR name="model/tf_conv_7/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_7/IdentityN" output_port_id="model/tf_conv_7/IdentityN:0" />
		<IR name="model/tf_conv_7/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_7/mul_1" output_port_id="model/tf_conv_7/IdentityN:0" />
		<IR name="model/tf_conv_7/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_7/mul_1" output_port_id="model/tf_conv_7/mul_1:0" />
		<IR name="model/tf_conv_7/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_7/IdentityN" output_port_id="model/tf_conv_7/mul_1:0" />
		<IR name="model/tf_conv_7/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_7/mul_1" output_port_id="model/tf_conv_7/mul_1:0" />
		<IR name="model/tf_conv_7/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/conv2d_8/Conv2D/ReadVariableOp" output_port_id="model/tfc3_1/tf_conv_8/conv2d_8/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/conv2d_8/Conv2D/ReadVariableOp" output_port_id="model/tfc3_1/tf_conv_8/conv2d_8/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/conv2d_8/Conv2D" output_port_id="model/tfc3_1/tf_conv_8/conv2d_8/Conv2D:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/conv2d_8/Conv2D" output_port_id="model/tfc3_1/tf_conv_8/conv2d_8/Conv2D:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/Add" output_port_id="model/tfc3_1/tf_conv_8/mul:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/mul" output_port_id="model/tfc3_1/tf_conv_8/mul:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd" output_port_id="model/tfc3_1/tf_conv_8/mul:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/Identity" output_port_id="model/tfc3_1/tf_conv_8/mul:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/Add" output_port_id="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/mul" output_port_id="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd" output_port_id="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/Identity" output_port_id="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/Add" output_port_id="model/tfc3_1/tf_conv_8/Identity:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/mul" output_port_id="model/tfc3_1/tf_conv_8/Identity:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd" output_port_id="model/tfc3_1/tf_conv_8/Identity:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/Identity" output_port_id="model/tfc3_1/tf_conv_8/Identity:0" />
		<IR name="model/tfc3_1/tf_conv_8/conv2d_8/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/mul_1" output_port_id="model/tfc3_1/tf_conv_8/IdentityN:0" />
		<IR name="model/tfc3_1/tf_conv_8/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/IdentityN" output_port_id="model/tfc3_1/tf_conv_8/IdentityN:0" />
		<IR name="model/tfc3_1/tf_conv_8/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/mul_1" output_port_id="model/tfc3_1/tf_conv_8/IdentityN:0" />
		<IR name="model/tfc3_1/tf_conv_8/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/mul_1" output_port_id="model/tfc3_1/tf_conv_8/mul_1:0" />
		<IR name="model/tfc3_1/tf_conv_8/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/IdentityN" output_port_id="model/tfc3_1/tf_conv_8/mul_1:0" />
		<IR name="model/tfc3_1/tf_conv_8/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_8/mul_1" output_port_id="model/tfc3_1/tf_conv_8/mul_1:0" />
		<IR name="model/tfc3_1/tf_conv_8/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/Conv2D/ReadVariableOp" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/Conv2D/ReadVariableOp" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/Conv2D" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/Conv2D:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/Conv2D" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/Conv2D:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/Add" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/Identity" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/Add" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/Identity" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/Add" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/Identity:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/Identity:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/Identity:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/Identity" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/Identity:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/conv2d_11/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul_1" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/IdentityN:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/IdentityN" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/IdentityN:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul_1" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/IdentityN:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul_1" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul_1:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/IdentityN" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul_1:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul_1" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul_1:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_11/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/Conv2D/ReadVariableOp" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/Conv2D/ReadVariableOp" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/Conv2D" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/Conv2D:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/Conv2D" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/Conv2D:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/Add" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/Identity" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/Add" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/Identity" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/Add" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/Identity:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/Identity:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/Identity:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/Identity" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/Identity:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/conv2d_12/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul_1" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/IdentityN:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/IdentityN" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/IdentityN:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul_1" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/IdentityN:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul_1" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul_1:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/IdentityN" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul_1:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul_1" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul_1:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/tf_conv_12/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/add" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/add:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_1/add" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_1/add:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_1/add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/Conv2D/ReadVariableOp" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/Conv2D/ReadVariableOp" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/Conv2D" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/Conv2D:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/Conv2D" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/Conv2D:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/Add" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/Identity" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/Add" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/Identity" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/Add" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/Identity:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/Identity:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/Identity:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/Identity" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/Identity:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/conv2d_13/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul_1" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/IdentityN:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/IdentityN" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/IdentityN:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul_1" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/IdentityN:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul_1" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul_1:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/IdentityN" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul_1:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul_1" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul_1:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_13/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/Conv2D/ReadVariableOp" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/Conv2D/ReadVariableOp" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/Conv2D" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/Conv2D:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/Conv2D" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/Conv2D:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/Add" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/Identity" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/Add" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/Identity" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/Add" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/Identity:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/Identity:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/Identity:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/Identity" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/Identity:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/conv2d_14/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul_1" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/IdentityN:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/IdentityN" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/IdentityN:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul_1" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/IdentityN:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul_1" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul_1:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/IdentityN" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul_1:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul_1" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul_1:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/tf_conv_14/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/add" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/add:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/sequential_4/tf_bottleneck_2/add" output_port_id="model/tfc3_1/sequential_4/tf_bottleneck_2/add:0" />
		<IR name="model/tfc3_1/sequential_4/tf_bottleneck_2/add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/conv2d_9/Conv2D/ReadVariableOp" output_port_id="model/tfc3_1/tf_conv_9/conv2d_9/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/conv2d_9/Conv2D/ReadVariableOp" output_port_id="model/tfc3_1/tf_conv_9/conv2d_9/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/conv2d_9/Conv2D" output_port_id="model/tfc3_1/tf_conv_9/conv2d_9/Conv2D:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/conv2d_9/Conv2D" output_port_id="model/tfc3_1/tf_conv_9/conv2d_9/Conv2D:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/Add" output_port_id="model/tfc3_1/tf_conv_9/mul:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/mul" output_port_id="model/tfc3_1/tf_conv_9/mul:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd" output_port_id="model/tfc3_1/tf_conv_9/mul:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/Identity" output_port_id="model/tfc3_1/tf_conv_9/mul:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/Add" output_port_id="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/mul" output_port_id="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd" output_port_id="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/Identity" output_port_id="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/Add" output_port_id="model/tfc3_1/tf_conv_9/Identity:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/mul" output_port_id="model/tfc3_1/tf_conv_9/Identity:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd" output_port_id="model/tfc3_1/tf_conv_9/Identity:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/Identity" output_port_id="model/tfc3_1/tf_conv_9/Identity:0" />
		<IR name="model/tfc3_1/tf_conv_9/conv2d_9/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/mul_1" output_port_id="model/tfc3_1/tf_conv_9/IdentityN:0" />
		<IR name="model/tfc3_1/tf_conv_9/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/IdentityN" output_port_id="model/tfc3_1/tf_conv_9/IdentityN:0" />
		<IR name="model/tfc3_1/tf_conv_9/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/mul_1" output_port_id="model/tfc3_1/tf_conv_9/IdentityN:0" />
		<IR name="model/tfc3_1/tf_conv_9/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/mul_1" output_port_id="model/tfc3_1/tf_conv_9/mul_1:0" />
		<IR name="model/tfc3_1/tf_conv_9/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/IdentityN" output_port_id="model/tfc3_1/tf_conv_9/mul_1:0" />
		<IR name="model/tfc3_1/tf_conv_9/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_9/mul_1" output_port_id="model/tfc3_1/tf_conv_9/mul_1:0" />
		<IR name="model/tfc3_1/tf_conv_9/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/concat" output_port_id="model/tfc3_1/concat:0" />
		<IR name="model/tfc3_1/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/concat" output_port_id="model/tfc3_1/concat:0" />
		<IR name="model/tfc3_1/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/conv2d_10/Conv2D/ReadVariableOp" output_port_id="model/tfc3_1/tf_conv_10/conv2d_10/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/conv2d_10/Conv2D/ReadVariableOp" output_port_id="model/tfc3_1/tf_conv_10/conv2d_10/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/conv2d_10/Conv2D" output_port_id="model/tfc3_1/tf_conv_10/conv2d_10/Conv2D:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/conv2d_10/Conv2D" output_port_id="model/tfc3_1/tf_conv_10/conv2d_10/Conv2D:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/Add" output_port_id="model/tfc3_1/tf_conv_10/mul:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/mul" output_port_id="model/tfc3_1/tf_conv_10/mul:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd" output_port_id="model/tfc3_1/tf_conv_10/mul:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/Identity" output_port_id="model/tfc3_1/tf_conv_10/mul:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/Add" output_port_id="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/mul" output_port_id="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd" output_port_id="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/Identity" output_port_id="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/Add" output_port_id="model/tfc3_1/tf_conv_10/Identity:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/mul" output_port_id="model/tfc3_1/tf_conv_10/Identity:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd" output_port_id="model/tfc3_1/tf_conv_10/Identity:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/Identity" output_port_id="model/tfc3_1/tf_conv_10/Identity:0" />
		<IR name="model/tfc3_1/tf_conv_10/conv2d_10/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/mul_1" output_port_id="model/tfc3_1/tf_conv_10/IdentityN:0" />
		<IR name="model/tfc3_1/tf_conv_10/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/IdentityN" output_port_id="model/tfc3_1/tf_conv_10/IdentityN:0" />
		<IR name="model/tfc3_1/tf_conv_10/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/mul_1" output_port_id="model/tfc3_1/tf_conv_10/IdentityN:0" />
		<IR name="model/tfc3_1/tf_conv_10/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/mul_1" output_port_id="model/tfc3_1/tf_conv_10/mul_1:0" />
		<IR name="model/tfc3_1/tf_conv_10/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/IdentityN" output_port_id="model/tfc3_1/tf_conv_10/mul_1:0" />
		<IR name="model/tfc3_1/tf_conv_10/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/mul_1" output_port_id="model/tfc3_1/tf_conv_10/mul_1:0" />
		<IR name="model/tfc3_1/tf_conv_10/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_15/sequential_5/conv2d_15/Conv2D/ReadVariableOp" output_port_id="model/tf_conv_15/sequential_5/conv2d_15/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_15/sequential_5/conv2d_15/Conv2D/ReadVariableOp" output_port_id="model/tf_conv_15/sequential_5/conv2d_15/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_15/sequential_5/conv2d_15/Conv2D" output_port_id="model/tf_conv_15/sequential_5/conv2d_15/Conv2D:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_15/sequential_5/conv2d_15/Conv2D" output_port_id="model/tf_conv_15/sequential_5/conv2d_15/Conv2D:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/Add" output_port_id="model/tf_conv_15/mul:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_15/mul" output_port_id="model/tf_conv_15/mul:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd" output_port_id="model/tf_conv_15/mul:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_15/Identity" output_port_id="model/tf_conv_15/mul:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/Add" output_port_id="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_15/mul" output_port_id="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd" output_port_id="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_15/Identity" output_port_id="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/Add" output_port_id="model/tf_conv_15/Identity:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_15/mul" output_port_id="model/tf_conv_15/Identity:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd" output_port_id="model/tf_conv_15/Identity:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_15/Identity" output_port_id="model/tf_conv_15/Identity:0" />
		<IR name="model/tf_conv_15/sequential_5/conv2d_15/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_15/mul_1" output_port_id="model/tf_conv_15/IdentityN:0" />
		<IR name="model/tf_conv_15/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_15/IdentityN" output_port_id="model/tf_conv_15/IdentityN:0" />
		<IR name="model/tf_conv_15/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_15/mul_1" output_port_id="model/tf_conv_15/IdentityN:0" />
		<IR name="model/tf_conv_15/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_15/mul_1" output_port_id="model/tf_conv_15/mul_1:0" />
		<IR name="model/tf_conv_15/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_15/IdentityN" output_port_id="model/tf_conv_15/mul_1:0" />
		<IR name="model/tf_conv_15/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_15/mul_1" output_port_id="model/tf_conv_15/mul_1:0" />
		<IR name="model/tf_conv_15/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/conv2d_16/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/tf_conv_16/conv2d_16/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/conv2d_16/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/tf_conv_16/conv2d_16/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/conv2d_16/Conv2D" output_port_id="model/tfc3_2/tf_conv_16/conv2d_16/Conv2D:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/conv2d_16/Conv2D" output_port_id="model/tfc3_2/tf_conv_16/conv2d_16/Conv2D:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/Add" output_port_id="model/tfc3_2/tf_conv_16/mul:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/mul" output_port_id="model/tfc3_2/tf_conv_16/mul:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd" output_port_id="model/tfc3_2/tf_conv_16/mul:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/Identity" output_port_id="model/tfc3_2/tf_conv_16/mul:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/Add" output_port_id="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/mul" output_port_id="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd" output_port_id="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/Identity" output_port_id="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/Add" output_port_id="model/tfc3_2/tf_conv_16/Identity:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/mul" output_port_id="model/tfc3_2/tf_conv_16/Identity:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd" output_port_id="model/tfc3_2/tf_conv_16/Identity:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/Identity" output_port_id="model/tfc3_2/tf_conv_16/Identity:0" />
		<IR name="model/tfc3_2/tf_conv_16/conv2d_16/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/mul_1" output_port_id="model/tfc3_2/tf_conv_16/IdentityN:0" />
		<IR name="model/tfc3_2/tf_conv_16/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/IdentityN" output_port_id="model/tfc3_2/tf_conv_16/IdentityN:0" />
		<IR name="model/tfc3_2/tf_conv_16/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/mul_1" output_port_id="model/tfc3_2/tf_conv_16/IdentityN:0" />
		<IR name="model/tfc3_2/tf_conv_16/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/mul_1" output_port_id="model/tfc3_2/tf_conv_16/mul_1:0" />
		<IR name="model/tfc3_2/tf_conv_16/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/IdentityN" output_port_id="model/tfc3_2/tf_conv_16/mul_1:0" />
		<IR name="model/tfc3_2/tf_conv_16/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_16/mul_1" output_port_id="model/tfc3_2/tf_conv_16/mul_1:0" />
		<IR name="model/tfc3_2/tf_conv_16/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/Conv2D" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/Conv2D:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/Conv2D" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/Conv2D:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/conv2d_19/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/IdentityN" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/IdentityN" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_19/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/Conv2D" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/Conv2D:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/Conv2D" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/Conv2D:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/conv2d_20/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/IdentityN" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/IdentityN" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/tf_conv_20/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/add:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_3/add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_3/add:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_3/add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/Conv2D" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/Conv2D:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/Conv2D" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/Conv2D:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/conv2d_21/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/IdentityN" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/IdentityN" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_21/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/Conv2D" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/Conv2D:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/Conv2D" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/Conv2D:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/conv2d_22/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/IdentityN" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/IdentityN" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/tf_conv_22/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/add:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_4/add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_4/add:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_4/add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/Conv2D" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/Conv2D:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/Conv2D" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/Conv2D:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/conv2d_23/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/IdentityN" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/IdentityN" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_23/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/Conv2D" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/Conv2D:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/Conv2D" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/Conv2D:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/Add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/Identity" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/Identity:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/conv2d_24/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/IdentityN" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/IdentityN:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/IdentityN" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul_1" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul_1:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/tf_conv_24/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/add:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/sequential_6/tf_bottleneck_5/add" output_port_id="model/tfc3_2/sequential_6/tf_bottleneck_5/add:0" />
		<IR name="model/tfc3_2/sequential_6/tf_bottleneck_5/add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/conv2d_17/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/tf_conv_17/conv2d_17/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/conv2d_17/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/tf_conv_17/conv2d_17/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/conv2d_17/Conv2D" output_port_id="model/tfc3_2/tf_conv_17/conv2d_17/Conv2D:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/conv2d_17/Conv2D" output_port_id="model/tfc3_2/tf_conv_17/conv2d_17/Conv2D:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/Add" output_port_id="model/tfc3_2/tf_conv_17/mul:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/mul" output_port_id="model/tfc3_2/tf_conv_17/mul:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd" output_port_id="model/tfc3_2/tf_conv_17/mul:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/Identity" output_port_id="model/tfc3_2/tf_conv_17/mul:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/Add" output_port_id="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/mul" output_port_id="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd" output_port_id="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/Identity" output_port_id="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/Add" output_port_id="model/tfc3_2/tf_conv_17/Identity:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/mul" output_port_id="model/tfc3_2/tf_conv_17/Identity:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd" output_port_id="model/tfc3_2/tf_conv_17/Identity:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/Identity" output_port_id="model/tfc3_2/tf_conv_17/Identity:0" />
		<IR name="model/tfc3_2/tf_conv_17/conv2d_17/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/mul_1" output_port_id="model/tfc3_2/tf_conv_17/IdentityN:0" />
		<IR name="model/tfc3_2/tf_conv_17/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/IdentityN" output_port_id="model/tfc3_2/tf_conv_17/IdentityN:0" />
		<IR name="model/tfc3_2/tf_conv_17/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/mul_1" output_port_id="model/tfc3_2/tf_conv_17/IdentityN:0" />
		<IR name="model/tfc3_2/tf_conv_17/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/mul_1" output_port_id="model/tfc3_2/tf_conv_17/mul_1:0" />
		<IR name="model/tfc3_2/tf_conv_17/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/IdentityN" output_port_id="model/tfc3_2/tf_conv_17/mul_1:0" />
		<IR name="model/tfc3_2/tf_conv_17/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_17/mul_1" output_port_id="model/tfc3_2/tf_conv_17/mul_1:0" />
		<IR name="model/tfc3_2/tf_conv_17/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/concat" output_port_id="model/tfc3_2/concat:0" />
		<IR name="model/tfc3_2/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/concat" output_port_id="model/tfc3_2/concat:0" />
		<IR name="model/tfc3_2/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/conv2d_18/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/tf_conv_18/conv2d_18/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/conv2d_18/Conv2D/ReadVariableOp" output_port_id="model/tfc3_2/tf_conv_18/conv2d_18/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/conv2d_18/Conv2D" output_port_id="model/tfc3_2/tf_conv_18/conv2d_18/Conv2D:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/conv2d_18/Conv2D" output_port_id="model/tfc3_2/tf_conv_18/conv2d_18/Conv2D:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/Add" output_port_id="model/tfc3_2/tf_conv_18/mul:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/mul" output_port_id="model/tfc3_2/tf_conv_18/mul:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd" output_port_id="model/tfc3_2/tf_conv_18/mul:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/Identity" output_port_id="model/tfc3_2/tf_conv_18/mul:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/Add" output_port_id="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/mul" output_port_id="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd" output_port_id="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/Identity" output_port_id="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/Add" output_port_id="model/tfc3_2/tf_conv_18/Identity:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/mul" output_port_id="model/tfc3_2/tf_conv_18/Identity:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd" output_port_id="model/tfc3_2/tf_conv_18/Identity:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/Identity" output_port_id="model/tfc3_2/tf_conv_18/Identity:0" />
		<IR name="model/tfc3_2/tf_conv_18/conv2d_18/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/mul_1" output_port_id="model/tfc3_2/tf_conv_18/IdentityN:0" />
		<IR name="model/tfc3_2/tf_conv_18/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/IdentityN" output_port_id="model/tfc3_2/tf_conv_18/IdentityN:0" />
		<IR name="model/tfc3_2/tf_conv_18/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/mul_1" output_port_id="model/tfc3_2/tf_conv_18/IdentityN:0" />
		<IR name="model/tfc3_2/tf_conv_18/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/mul_1" output_port_id="model/tfc3_2/tf_conv_18/mul_1:0" />
		<IR name="model/tfc3_2/tf_conv_18/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/IdentityN" output_port_id="model/tfc3_2/tf_conv_18/mul_1:0" />
		<IR name="model/tfc3_2/tf_conv_18/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/mul_1" output_port_id="model/tfc3_2/tf_conv_18/mul_1:0" />
		<IR name="model/tfc3_2/tf_conv_18/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_25/sequential_7/conv2d_25/Conv2D/ReadVariableOp" output_port_id="model/tf_conv_25/sequential_7/conv2d_25/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_25/sequential_7/conv2d_25/Conv2D/ReadVariableOp" output_port_id="model/tf_conv_25/sequential_7/conv2d_25/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_25/sequential_7/conv2d_25/Conv2D" output_port_id="model/tf_conv_25/sequential_7/conv2d_25/Conv2D:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_25/sequential_7/conv2d_25/Conv2D" output_port_id="model/tf_conv_25/sequential_7/conv2d_25/Conv2D:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/Add" output_port_id="model/tf_conv_25/mul:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_25/mul" output_port_id="model/tf_conv_25/mul:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd" output_port_id="model/tf_conv_25/mul:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_25/Identity" output_port_id="model/tf_conv_25/mul:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/Add" output_port_id="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_25/mul" output_port_id="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd" output_port_id="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_25/Identity" output_port_id="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/Add" output_port_id="model/tf_conv_25/Identity:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_25/mul" output_port_id="model/tf_conv_25/Identity:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd" output_port_id="model/tf_conv_25/Identity:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_25/Identity" output_port_id="model/tf_conv_25/Identity:0" />
		<IR name="model/tf_conv_25/sequential_7/conv2d_25/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_25/mul_1" output_port_id="model/tf_conv_25/IdentityN:0" />
		<IR name="model/tf_conv_25/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_25/IdentityN" output_port_id="model/tf_conv_25/IdentityN:0" />
		<IR name="model/tf_conv_25/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_25/mul_1" output_port_id="model/tf_conv_25/IdentityN:0" />
		<IR name="model/tf_conv_25/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_25/mul_1" output_port_id="model/tf_conv_25/mul_1:0" />
		<IR name="model/tf_conv_25/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_25/IdentityN" output_port_id="model/tf_conv_25/mul_1:0" />
		<IR name="model/tf_conv_25/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_25/mul_1" output_port_id="model/tf_conv_25/mul_1:0" />
		<IR name="model/tf_conv_25/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/conv2d_26/Conv2D/ReadVariableOp" output_port_id="model/tfc3_3/tf_conv_26/conv2d_26/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/conv2d_26/Conv2D/ReadVariableOp" output_port_id="model/tfc3_3/tf_conv_26/conv2d_26/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/conv2d_26/Conv2D" output_port_id="model/tfc3_3/tf_conv_26/conv2d_26/Conv2D:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/conv2d_26/Conv2D" output_port_id="model/tfc3_3/tf_conv_26/conv2d_26/Conv2D:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/Add" output_port_id="model/tfc3_3/tf_conv_26/mul:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/mul" output_port_id="model/tfc3_3/tf_conv_26/mul:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd" output_port_id="model/tfc3_3/tf_conv_26/mul:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/Identity" output_port_id="model/tfc3_3/tf_conv_26/mul:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/Add" output_port_id="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/mul" output_port_id="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd" output_port_id="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/Identity" output_port_id="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/Add" output_port_id="model/tfc3_3/tf_conv_26/Identity:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/mul" output_port_id="model/tfc3_3/tf_conv_26/Identity:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd" output_port_id="model/tfc3_3/tf_conv_26/Identity:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/Identity" output_port_id="model/tfc3_3/tf_conv_26/Identity:0" />
		<IR name="model/tfc3_3/tf_conv_26/conv2d_26/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/mul_1" output_port_id="model/tfc3_3/tf_conv_26/IdentityN:0" />
		<IR name="model/tfc3_3/tf_conv_26/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/IdentityN" output_port_id="model/tfc3_3/tf_conv_26/IdentityN:0" />
		<IR name="model/tfc3_3/tf_conv_26/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/mul_1" output_port_id="model/tfc3_3/tf_conv_26/IdentityN:0" />
		<IR name="model/tfc3_3/tf_conv_26/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/mul_1" output_port_id="model/tfc3_3/tf_conv_26/mul_1:0" />
		<IR name="model/tfc3_3/tf_conv_26/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/IdentityN" output_port_id="model/tfc3_3/tf_conv_26/mul_1:0" />
		<IR name="model/tfc3_3/tf_conv_26/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_26/mul_1" output_port_id="model/tfc3_3/tf_conv_26/mul_1:0" />
		<IR name="model/tfc3_3/tf_conv_26/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/Conv2D/ReadVariableOp" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/Conv2D/ReadVariableOp" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/Conv2D" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/Conv2D:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/Conv2D" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/Conv2D:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/Add" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/Identity" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/Add" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/Identity" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/Add" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/Identity:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/Identity:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/Identity:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/Identity" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/Identity:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/conv2d_29/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul_1" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/IdentityN:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/IdentityN" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/IdentityN:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul_1" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/IdentityN:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul_1" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul_1:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/IdentityN" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul_1:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul_1" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul_1:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_29/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/Conv2D/ReadVariableOp" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/Conv2D/ReadVariableOp" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/Conv2D" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/Conv2D:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/Conv2D" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/Conv2D:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/Add" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/Identity" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/Add" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/Identity" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/Add" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/Identity:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/Identity:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/Identity:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/Identity" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/Identity:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/conv2d_30/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul_1" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/IdentityN:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/IdentityN" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/IdentityN:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul_1" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/IdentityN:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul_1" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul_1:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/IdentityN" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul_1:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul_1" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul_1:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/tf_conv_30/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/add" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/add:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/sequential_8/tf_bottleneck_6/add" output_port_id="model/tfc3_3/sequential_8/tf_bottleneck_6/add:0" />
		<IR name="model/tfc3_3/sequential_8/tf_bottleneck_6/add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/conv2d_27/Conv2D/ReadVariableOp" output_port_id="model/tfc3_3/tf_conv_27/conv2d_27/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/conv2d_27/Conv2D/ReadVariableOp" output_port_id="model/tfc3_3/tf_conv_27/conv2d_27/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/conv2d_27/Conv2D" output_port_id="model/tfc3_3/tf_conv_27/conv2d_27/Conv2D:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/conv2d_27/Conv2D" output_port_id="model/tfc3_3/tf_conv_27/conv2d_27/Conv2D:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/Add" output_port_id="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd" output_port_id="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/mul" output_port_id="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/Identity" output_port_id="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/Add" output_port_id="model/tfc3_3/tf_conv_27/mul:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd" output_port_id="model/tfc3_3/tf_conv_27/mul:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/mul" output_port_id="model/tfc3_3/tf_conv_27/mul:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/Identity" output_port_id="model/tfc3_3/tf_conv_27/mul:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/Add" output_port_id="model/tfc3_3/tf_conv_27/Identity:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd" output_port_id="model/tfc3_3/tf_conv_27/Identity:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/mul" output_port_id="model/tfc3_3/tf_conv_27/Identity:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/Identity" output_port_id="model/tfc3_3/tf_conv_27/Identity:0" />
		<IR name="model/tfc3_3/tf_conv_27/conv2d_27/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/mul_1" output_port_id="model/tfc3_3/tf_conv_27/IdentityN:0" />
		<IR name="model/tfc3_3/tf_conv_27/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/IdentityN" output_port_id="model/tfc3_3/tf_conv_27/IdentityN:0" />
		<IR name="model/tfc3_3/tf_conv_27/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/mul_1" output_port_id="model/tfc3_3/tf_conv_27/IdentityN:0" />
		<IR name="model/tfc3_3/tf_conv_27/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/mul_1" output_port_id="model/tfc3_3/tf_conv_27/mul_1:0" />
		<IR name="model/tfc3_3/tf_conv_27/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/IdentityN" output_port_id="model/tfc3_3/tf_conv_27/mul_1:0" />
		<IR name="model/tfc3_3/tf_conv_27/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_27/mul_1" output_port_id="model/tfc3_3/tf_conv_27/mul_1:0" />
		<IR name="model/tfc3_3/tf_conv_27/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/concat" output_port_id="model/tfc3_3/concat:0" />
		<IR name="model/tfc3_3/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/concat" output_port_id="model/tfc3_3/concat:0" />
		<IR name="model/tfc3_3/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/conv2d_28/Conv2D/ReadVariableOp" output_port_id="model/tfc3_3/tf_conv_28/conv2d_28/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/conv2d_28/Conv2D/ReadVariableOp" output_port_id="model/tfc3_3/tf_conv_28/conv2d_28/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/conv2d_28/Conv2D" output_port_id="model/tfc3_3/tf_conv_28/conv2d_28/Conv2D:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/conv2d_28/Conv2D" output_port_id="model/tfc3_3/tf_conv_28/conv2d_28/Conv2D:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/Add" output_port_id="model/tfc3_3/tf_conv_28/mul:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/mul" output_port_id="model/tfc3_3/tf_conv_28/mul:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd" output_port_id="model/tfc3_3/tf_conv_28/mul:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/Identity" output_port_id="model/tfc3_3/tf_conv_28/mul:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/Add" output_port_id="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/mul" output_port_id="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd" output_port_id="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/Identity" output_port_id="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/Add" output_port_id="model/tfc3_3/tf_conv_28/Identity:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/mul" output_port_id="model/tfc3_3/tf_conv_28/Identity:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd" output_port_id="model/tfc3_3/tf_conv_28/Identity:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/Identity" output_port_id="model/tfc3_3/tf_conv_28/Identity:0" />
		<IR name="model/tfc3_3/tf_conv_28/conv2d_28/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/mul_1" output_port_id="model/tfc3_3/tf_conv_28/IdentityN:0" />
		<IR name="model/tfc3_3/tf_conv_28/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/IdentityN" output_port_id="model/tfc3_3/tf_conv_28/IdentityN:0" />
		<IR name="model/tfc3_3/tf_conv_28/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/mul_1" output_port_id="model/tfc3_3/tf_conv_28/IdentityN:0" />
		<IR name="model/tfc3_3/tf_conv_28/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/mul_1" output_port_id="model/tfc3_3/tf_conv_28/mul_1:0" />
		<IR name="model/tfc3_3/tf_conv_28/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/IdentityN" output_port_id="model/tfc3_3/tf_conv_28/mul_1:0" />
		<IR name="model/tfc3_3/tf_conv_28/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_3/tf_conv_28/mul_1" output_port_id="model/tfc3_3/tf_conv_28/mul_1:0" />
		<IR name="model/tfc3_3/tf_conv_28/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/conv2d_31/Conv2D/ReadVariableOp" output_port_id="model/tfsppf/tf_conv_31/conv2d_31/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/conv2d_31/Conv2D/ReadVariableOp" output_port_id="model/tfsppf/tf_conv_31/conv2d_31/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/conv2d_31/Conv2D" output_port_id="model/tfsppf/tf_conv_31/conv2d_31/Conv2D:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/conv2d_31/Conv2D" output_port_id="model/tfsppf/tf_conv_31/conv2d_31/Conv2D:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/ReadVariableOp" output_port_id="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/ReadVariableOp" output_port_id="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/Add" output_port_id="model/tfsppf/tf_conv_31/mul:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/mul" output_port_id="model/tfsppf/tf_conv_31/mul:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd" output_port_id="model/tfsppf/tf_conv_31/mul:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/Identity" output_port_id="model/tfsppf/tf_conv_31/mul:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/Add" output_port_id="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/mul" output_port_id="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd" output_port_id="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/Identity" output_port_id="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/Add" output_port_id="model/tfsppf/tf_conv_31/Identity:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/mul" output_port_id="model/tfsppf/tf_conv_31/Identity:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd" output_port_id="model/tfsppf/tf_conv_31/Identity:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/Identity" output_port_id="model/tfsppf/tf_conv_31/Identity:0" />
		<IR name="model/tfsppf/tf_conv_31/conv2d_31/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/mul_1" output_port_id="model/tfsppf/tf_conv_31/IdentityN:0" />
		<IR name="model/tfsppf/tf_conv_31/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/IdentityN" output_port_id="model/tfsppf/tf_conv_31/IdentityN:0" />
		<IR name="model/tfsppf/tf_conv_31/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/mul_1" output_port_id="model/tfsppf/tf_conv_31/IdentityN:0" />
		<IR name="model/tfsppf/tf_conv_31/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/mul_1" output_port_id="model/tfsppf/tf_conv_31/mul_1:0" />
		<IR name="model/tfsppf/tf_conv_31/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/IdentityN" output_port_id="model/tfsppf/tf_conv_31/mul_1:0" />
		<IR name="model/tfsppf/tf_conv_31/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_31/mul_1" output_port_id="model/tfsppf/tf_conv_31/mul_1:0" />
		<IR name="model/tfsppf/tf_conv_31/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/max_pooling2d/MaxPool" output_port_id="model/tfsppf/max_pooling2d/MaxPool:0" />
		<IR name="model/tfsppf/max_pooling2d/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/max_pooling2d/MaxPool" output_port_id="model/tfsppf/max_pooling2d/MaxPool:0" />
		<IR name="model/tfsppf/max_pooling2d/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/max_pooling2d/MaxPool_1" output_port_id="model/tfsppf/max_pooling2d/MaxPool_1:0" />
		<IR name="model/tfsppf/max_pooling2d/MaxPool_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/max_pooling2d/MaxPool_1" output_port_id="model/tfsppf/max_pooling2d/MaxPool_1:0" />
		<IR name="model/tfsppf/max_pooling2d/MaxPool_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/max_pooling2d/MaxPool_2" output_port_id="model/tfsppf/max_pooling2d/MaxPool_2:0" />
		<IR name="model/tfsppf/max_pooling2d/MaxPool_2" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/max_pooling2d/MaxPool_2" output_port_id="model/tfsppf/max_pooling2d/MaxPool_2:0" />
		<IR name="model/tfsppf/max_pooling2d/MaxPool_2" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/concat" output_port_id="model/tfsppf/concat:0" />
		<IR name="model/tfsppf/concat" output_port_id="4" />
	</map>
	<map>
		<framework name="model/tfsppf/concat" output_port_id="model/tfsppf/concat:0" />
		<IR name="model/tfsppf/concat" output_port_id="4" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/conv2d_32/Conv2D/ReadVariableOp" output_port_id="model/tfsppf/tf_conv_32/conv2d_32/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/conv2d_32/Conv2D/ReadVariableOp" output_port_id="model/tfsppf/tf_conv_32/conv2d_32/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/conv2d_32/Conv2D" output_port_id="model/tfsppf/tf_conv_32/conv2d_32/Conv2D:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/conv2d_32/Conv2D" output_port_id="model/tfsppf/tf_conv_32/conv2d_32/Conv2D:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/ReadVariableOp" output_port_id="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/ReadVariableOp" output_port_id="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/Add" output_port_id="model/tfsppf/tf_conv_32/mul:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/mul" output_port_id="model/tfsppf/tf_conv_32/mul:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd" output_port_id="model/tfsppf/tf_conv_32/mul:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/Identity" output_port_id="model/tfsppf/tf_conv_32/mul:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/Add" output_port_id="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/mul" output_port_id="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd" output_port_id="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/Identity" output_port_id="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/Add" output_port_id="model/tfsppf/tf_conv_32/Identity:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/mul" output_port_id="model/tfsppf/tf_conv_32/Identity:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd" output_port_id="model/tfsppf/tf_conv_32/Identity:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/Identity" output_port_id="model/tfsppf/tf_conv_32/Identity:0" />
		<IR name="model/tfsppf/tf_conv_32/conv2d_32/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/mul_1" output_port_id="model/tfsppf/tf_conv_32/IdentityN:0" />
		<IR name="model/tfsppf/tf_conv_32/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/IdentityN" output_port_id="model/tfsppf/tf_conv_32/IdentityN:0" />
		<IR name="model/tfsppf/tf_conv_32/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/mul_1" output_port_id="model/tfsppf/tf_conv_32/IdentityN:0" />
		<IR name="model/tfsppf/tf_conv_32/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/mul_1" output_port_id="model/tfsppf/tf_conv_32/mul_1:0" />
		<IR name="model/tfsppf/tf_conv_32/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/IdentityN" output_port_id="model/tfsppf/tf_conv_32/mul_1:0" />
		<IR name="model/tfsppf/tf_conv_32/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfsppf/tf_conv_32/mul_1" output_port_id="model/tfsppf/tf_conv_32/mul_1:0" />
		<IR name="model/tfsppf/tf_conv_32/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_33/conv2d_33/Conv2D/ReadVariableOp" output_port_id="model/tf_conv_33/conv2d_33/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv_33/conv2d_33/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_33/conv2d_33/Conv2D/ReadVariableOp" output_port_id="model/tf_conv_33/conv2d_33/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv_33/conv2d_33/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_33/conv2d_33/Conv2D" output_port_id="model/tf_conv_33/conv2d_33/Conv2D:0" />
		<IR name="model/tf_conv_33/conv2d_33/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_33/conv2d_33/Conv2D" output_port_id="model/tf_conv_33/conv2d_33/Conv2D:0" />
		<IR name="model/tf_conv_33/conv2d_33/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_33/conv2d_33/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv_33/conv2d_33/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv_33/conv2d_33/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_33/conv2d_33/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv_33/conv2d_33/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv_33/conv2d_33/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_33/conv2d_33/BiasAdd/Add" output_port_id="model/tf_conv_33/mul:0" />
		<IR name="model/tf_conv_33/conv2d_33/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_33/mul" output_port_id="model/tf_conv_33/mul:0" />
		<IR name="model/tf_conv_33/conv2d_33/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_33/conv2d_33/BiasAdd" output_port_id="model/tf_conv_33/mul:0" />
		<IR name="model/tf_conv_33/conv2d_33/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_33/Identity" output_port_id="model/tf_conv_33/mul:0" />
		<IR name="model/tf_conv_33/conv2d_33/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_33/conv2d_33/BiasAdd/Add" output_port_id="model/tf_conv_33/conv2d_33/BiasAdd:0" />
		<IR name="model/tf_conv_33/conv2d_33/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_33/mul" output_port_id="model/tf_conv_33/conv2d_33/BiasAdd:0" />
		<IR name="model/tf_conv_33/conv2d_33/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_33/conv2d_33/BiasAdd" output_port_id="model/tf_conv_33/conv2d_33/BiasAdd:0" />
		<IR name="model/tf_conv_33/conv2d_33/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_33/Identity" output_port_id="model/tf_conv_33/conv2d_33/BiasAdd:0" />
		<IR name="model/tf_conv_33/conv2d_33/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_33/conv2d_33/BiasAdd/Add" output_port_id="model/tf_conv_33/Identity:0" />
		<IR name="model/tf_conv_33/conv2d_33/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_33/mul" output_port_id="model/tf_conv_33/Identity:0" />
		<IR name="model/tf_conv_33/conv2d_33/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_33/conv2d_33/BiasAdd" output_port_id="model/tf_conv_33/Identity:0" />
		<IR name="model/tf_conv_33/conv2d_33/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_33/Identity" output_port_id="model/tf_conv_33/Identity:0" />
		<IR name="model/tf_conv_33/conv2d_33/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_33/mul_1" output_port_id="model/tf_conv_33/IdentityN:0" />
		<IR name="model/tf_conv_33/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_33/IdentityN" output_port_id="model/tf_conv_33/IdentityN:0" />
		<IR name="model/tf_conv_33/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_33/mul_1" output_port_id="model/tf_conv_33/IdentityN:0" />
		<IR name="model/tf_conv_33/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_33/mul_1" output_port_id="model/tf_conv_33/mul_1:0" />
		<IR name="model/tf_conv_33/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_33/IdentityN" output_port_id="model/tf_conv_33/mul_1:0" />
		<IR name="model/tf_conv_33/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_33/mul_1" output_port_id="model/tf_conv_33/mul_1:0" />
		<IR name="model/tf_conv_33/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_2/tf_conv_18/mul_1/Shape/Gathered" output_port_id="model/tf_upsample/resize/size:0" />
		<IR name="model/tfc3_2/tf_conv_18/mul_1/Shape/Gathered" output_port_id="3" />
	</map>
	<map>
		<framework name="model/tf_upsample/resize/size" output_port_id="model/tf_upsample/resize/size:0" />
		<IR name="model/tfc3_2/tf_conv_18/mul_1/Shape/Gathered" output_port_id="3" />
	</map>
	<map>
		<framework name="model/tf_upsample/resize/ResizeNearestNeighbor" output_port_id="model/tf_upsample/resize/ResizeNearestNeighbor:0" />
		<IR name="model/tf_upsample/resize/ResizeNearestNeighbor" output_port_id="4" />
	</map>
	<map>
		<framework name="model/tf_upsample/resize/ResizeNearestNeighbor" output_port_id="model/tf_upsample/resize/ResizeNearestNeighbor:0" />
		<IR name="model/tf_upsample/resize/ResizeNearestNeighbor" output_port_id="4" />
	</map>
	<map>
		<framework name="model/tf_concat/concat" output_port_id="model/tf_concat/concat:0" />
		<IR name="model/tf_concat/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_concat/concat" output_port_id="model/tf_concat/concat:0" />
		<IR name="model/tf_concat/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/conv2d_34/Conv2D/ReadVariableOp" output_port_id="model/tfc3_4/tf_conv_34/conv2d_34/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/conv2d_34/Conv2D/ReadVariableOp" output_port_id="model/tfc3_4/tf_conv_34/conv2d_34/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/conv2d_34/Conv2D" output_port_id="model/tfc3_4/tf_conv_34/conv2d_34/Conv2D:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/conv2d_34/Conv2D" output_port_id="model/tfc3_4/tf_conv_34/conv2d_34/Conv2D:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/Add" output_port_id="model/tfc3_4/tf_conv_34/mul:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/mul" output_port_id="model/tfc3_4/tf_conv_34/mul:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd" output_port_id="model/tfc3_4/tf_conv_34/mul:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/Identity" output_port_id="model/tfc3_4/tf_conv_34/mul:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/Add" output_port_id="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/mul" output_port_id="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd" output_port_id="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/Identity" output_port_id="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/Add" output_port_id="model/tfc3_4/tf_conv_34/Identity:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/mul" output_port_id="model/tfc3_4/tf_conv_34/Identity:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd" output_port_id="model/tfc3_4/tf_conv_34/Identity:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/Identity" output_port_id="model/tfc3_4/tf_conv_34/Identity:0" />
		<IR name="model/tfc3_4/tf_conv_34/conv2d_34/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/mul_1" output_port_id="model/tfc3_4/tf_conv_34/IdentityN:0" />
		<IR name="model/tfc3_4/tf_conv_34/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/IdentityN" output_port_id="model/tfc3_4/tf_conv_34/IdentityN:0" />
		<IR name="model/tfc3_4/tf_conv_34/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/mul_1" output_port_id="model/tfc3_4/tf_conv_34/IdentityN:0" />
		<IR name="model/tfc3_4/tf_conv_34/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/mul_1" output_port_id="model/tfc3_4/tf_conv_34/mul_1:0" />
		<IR name="model/tfc3_4/tf_conv_34/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/IdentityN" output_port_id="model/tfc3_4/tf_conv_34/mul_1:0" />
		<IR name="model/tfc3_4/tf_conv_34/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_34/mul_1" output_port_id="model/tfc3_4/tf_conv_34/mul_1:0" />
		<IR name="model/tfc3_4/tf_conv_34/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/Conv2D/ReadVariableOp" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/Conv2D/ReadVariableOp" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/Conv2D" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/Conv2D:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/Conv2D" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/Conv2D:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/Add" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/Identity" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/Add" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/Identity" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/Add" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/Identity:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/Identity:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/Identity:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/Identity" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/Identity:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/conv2d_37/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul_1" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/IdentityN:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/IdentityN" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/IdentityN:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul_1" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/IdentityN:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul_1" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul_1:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/IdentityN" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul_1:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul_1" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul_1:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_37/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/Conv2D/ReadVariableOp" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/Conv2D/ReadVariableOp" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/Conv2D" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/Conv2D:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/Conv2D" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/Conv2D:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/Add" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/Identity" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/Add" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/Identity" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/Add" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/Identity:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/Identity:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/Identity:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/Identity" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/Identity:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/conv2d_38/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul_1" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/IdentityN:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/IdentityN" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/IdentityN:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul_1" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/IdentityN:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul_1" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul_1:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/IdentityN" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul_1:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul_1" output_port_id="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul_1:0" />
		<IR name="model/tfc3_4/sequential_9/tf_bottleneck_7/tf_conv_38/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/conv2d_35/Conv2D/ReadVariableOp" output_port_id="model/tfc3_4/tf_conv_35/conv2d_35/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/conv2d_35/Conv2D/ReadVariableOp" output_port_id="model/tfc3_4/tf_conv_35/conv2d_35/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/conv2d_35/Conv2D" output_port_id="model/tfc3_4/tf_conv_35/conv2d_35/Conv2D:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/conv2d_35/Conv2D" output_port_id="model/tfc3_4/tf_conv_35/conv2d_35/Conv2D:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/Add" output_port_id="model/tfc3_4/tf_conv_35/mul:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/mul" output_port_id="model/tfc3_4/tf_conv_35/mul:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd" output_port_id="model/tfc3_4/tf_conv_35/mul:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/Identity" output_port_id="model/tfc3_4/tf_conv_35/mul:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/Add" output_port_id="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/mul" output_port_id="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd" output_port_id="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/Identity" output_port_id="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/Add" output_port_id="model/tfc3_4/tf_conv_35/Identity:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/mul" output_port_id="model/tfc3_4/tf_conv_35/Identity:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd" output_port_id="model/tfc3_4/tf_conv_35/Identity:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/Identity" output_port_id="model/tfc3_4/tf_conv_35/Identity:0" />
		<IR name="model/tfc3_4/tf_conv_35/conv2d_35/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/mul_1" output_port_id="model/tfc3_4/tf_conv_35/IdentityN:0" />
		<IR name="model/tfc3_4/tf_conv_35/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/IdentityN" output_port_id="model/tfc3_4/tf_conv_35/IdentityN:0" />
		<IR name="model/tfc3_4/tf_conv_35/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/mul_1" output_port_id="model/tfc3_4/tf_conv_35/IdentityN:0" />
		<IR name="model/tfc3_4/tf_conv_35/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/mul_1" output_port_id="model/tfc3_4/tf_conv_35/mul_1:0" />
		<IR name="model/tfc3_4/tf_conv_35/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/IdentityN" output_port_id="model/tfc3_4/tf_conv_35/mul_1:0" />
		<IR name="model/tfc3_4/tf_conv_35/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_35/mul_1" output_port_id="model/tfc3_4/tf_conv_35/mul_1:0" />
		<IR name="model/tfc3_4/tf_conv_35/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/concat" output_port_id="model/tfc3_4/concat:0" />
		<IR name="model/tfc3_4/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/concat" output_port_id="model/tfc3_4/concat:0" />
		<IR name="model/tfc3_4/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/conv2d_36/Conv2D/ReadVariableOp" output_port_id="model/tfc3_4/tf_conv_36/conv2d_36/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/conv2d_36/Conv2D/ReadVariableOp" output_port_id="model/tfc3_4/tf_conv_36/conv2d_36/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/conv2d_36/Conv2D" output_port_id="model/tfc3_4/tf_conv_36/conv2d_36/Conv2D:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/conv2d_36/Conv2D" output_port_id="model/tfc3_4/tf_conv_36/conv2d_36/Conv2D:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/Add" output_port_id="model/tfc3_4/tf_conv_36/mul:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/mul" output_port_id="model/tfc3_4/tf_conv_36/mul:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd" output_port_id="model/tfc3_4/tf_conv_36/mul:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/Identity" output_port_id="model/tfc3_4/tf_conv_36/mul:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/Add" output_port_id="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/mul" output_port_id="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd" output_port_id="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/Identity" output_port_id="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/Add" output_port_id="model/tfc3_4/tf_conv_36/Identity:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/mul" output_port_id="model/tfc3_4/tf_conv_36/Identity:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd" output_port_id="model/tfc3_4/tf_conv_36/Identity:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/Identity" output_port_id="model/tfc3_4/tf_conv_36/Identity:0" />
		<IR name="model/tfc3_4/tf_conv_36/conv2d_36/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/mul_1" output_port_id="model/tfc3_4/tf_conv_36/IdentityN:0" />
		<IR name="model/tfc3_4/tf_conv_36/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/IdentityN" output_port_id="model/tfc3_4/tf_conv_36/IdentityN:0" />
		<IR name="model/tfc3_4/tf_conv_36/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/mul_1" output_port_id="model/tfc3_4/tf_conv_36/IdentityN:0" />
		<IR name="model/tfc3_4/tf_conv_36/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/mul_1" output_port_id="model/tfc3_4/tf_conv_36/mul_1:0" />
		<IR name="model/tfc3_4/tf_conv_36/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/IdentityN" output_port_id="model/tfc3_4/tf_conv_36/mul_1:0" />
		<IR name="model/tfc3_4/tf_conv_36/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_4/tf_conv_36/mul_1" output_port_id="model/tfc3_4/tf_conv_36/mul_1:0" />
		<IR name="model/tfc3_4/tf_conv_36/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_39/conv2d_39/Conv2D/ReadVariableOp" output_port_id="model/tf_conv_39/conv2d_39/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv_39/conv2d_39/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_39/conv2d_39/Conv2D/ReadVariableOp" output_port_id="model/tf_conv_39/conv2d_39/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv_39/conv2d_39/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_39/conv2d_39/Conv2D" output_port_id="model/tf_conv_39/conv2d_39/Conv2D:0" />
		<IR name="model/tf_conv_39/conv2d_39/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_39/conv2d_39/Conv2D" output_port_id="model/tf_conv_39/conv2d_39/Conv2D:0" />
		<IR name="model/tf_conv_39/conv2d_39/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_39/conv2d_39/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv_39/conv2d_39/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv_39/conv2d_39/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_39/conv2d_39/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv_39/conv2d_39/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv_39/conv2d_39/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_39/conv2d_39/BiasAdd/Add" output_port_id="model/tf_conv_39/mul:0" />
		<IR name="model/tf_conv_39/conv2d_39/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_39/mul" output_port_id="model/tf_conv_39/mul:0" />
		<IR name="model/tf_conv_39/conv2d_39/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_39/conv2d_39/BiasAdd" output_port_id="model/tf_conv_39/mul:0" />
		<IR name="model/tf_conv_39/conv2d_39/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_39/Identity" output_port_id="model/tf_conv_39/mul:0" />
		<IR name="model/tf_conv_39/conv2d_39/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_39/conv2d_39/BiasAdd/Add" output_port_id="model/tf_conv_39/conv2d_39/BiasAdd:0" />
		<IR name="model/tf_conv_39/conv2d_39/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_39/mul" output_port_id="model/tf_conv_39/conv2d_39/BiasAdd:0" />
		<IR name="model/tf_conv_39/conv2d_39/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_39/conv2d_39/BiasAdd" output_port_id="model/tf_conv_39/conv2d_39/BiasAdd:0" />
		<IR name="model/tf_conv_39/conv2d_39/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_39/Identity" output_port_id="model/tf_conv_39/conv2d_39/BiasAdd:0" />
		<IR name="model/tf_conv_39/conv2d_39/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_39/conv2d_39/BiasAdd/Add" output_port_id="model/tf_conv_39/Identity:0" />
		<IR name="model/tf_conv_39/conv2d_39/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_39/mul" output_port_id="model/tf_conv_39/Identity:0" />
		<IR name="model/tf_conv_39/conv2d_39/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_39/conv2d_39/BiasAdd" output_port_id="model/tf_conv_39/Identity:0" />
		<IR name="model/tf_conv_39/conv2d_39/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_39/Identity" output_port_id="model/tf_conv_39/Identity:0" />
		<IR name="model/tf_conv_39/conv2d_39/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_39/mul_1" output_port_id="model/tf_conv_39/IdentityN:0" />
		<IR name="model/tf_conv_39/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_39/IdentityN" output_port_id="model/tf_conv_39/IdentityN:0" />
		<IR name="model/tf_conv_39/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_39/mul_1" output_port_id="model/tf_conv_39/IdentityN:0" />
		<IR name="model/tf_conv_39/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_39/mul_1" output_port_id="model/tf_conv_39/mul_1:0" />
		<IR name="model/tf_conv_39/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_39/IdentityN" output_port_id="model/tf_conv_39/mul_1:0" />
		<IR name="model/tf_conv_39/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_39/mul_1" output_port_id="model/tf_conv_39/mul_1:0" />
		<IR name="model/tf_conv_39/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_1/tf_conv_10/mul_1/Shape/Gathered" output_port_id="model/tf_upsample_1/resize/size:0" />
		<IR name="model/tfc3_1/tf_conv_10/mul_1/Shape/Gathered" output_port_id="3" />
	</map>
	<map>
		<framework name="model/tf_upsample_1/resize/size" output_port_id="model/tf_upsample_1/resize/size:0" />
		<IR name="model/tfc3_1/tf_conv_10/mul_1/Shape/Gathered" output_port_id="3" />
	</map>
	<map>
		<framework name="model/tf_upsample_1/resize/ResizeNearestNeighbor" output_port_id="model/tf_upsample_1/resize/ResizeNearestNeighbor:0" />
		<IR name="model/tf_upsample_1/resize/ResizeNearestNeighbor" output_port_id="4" />
	</map>
	<map>
		<framework name="model/tf_upsample_1/resize/ResizeNearestNeighbor" output_port_id="model/tf_upsample_1/resize/ResizeNearestNeighbor:0" />
		<IR name="model/tf_upsample_1/resize/ResizeNearestNeighbor" output_port_id="4" />
	</map>
	<map>
		<framework name="model/tf_concat_1/concat" output_port_id="model/tf_concat_1/concat:0" />
		<IR name="model/tf_concat_1/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_concat_1/concat" output_port_id="model/tf_concat_1/concat:0" />
		<IR name="model/tf_concat_1/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/conv2d_40/Conv2D/ReadVariableOp" output_port_id="model/tfc3_5/tf_conv_40/conv2d_40/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/conv2d_40/Conv2D/ReadVariableOp" output_port_id="model/tfc3_5/tf_conv_40/conv2d_40/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/conv2d_40/Conv2D" output_port_id="model/tfc3_5/tf_conv_40/conv2d_40/Conv2D:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/conv2d_40/Conv2D" output_port_id="model/tfc3_5/tf_conv_40/conv2d_40/Conv2D:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/Add" output_port_id="model/tfc3_5/tf_conv_40/mul:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/mul" output_port_id="model/tfc3_5/tf_conv_40/mul:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd" output_port_id="model/tfc3_5/tf_conv_40/mul:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/Identity" output_port_id="model/tfc3_5/tf_conv_40/mul:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/Add" output_port_id="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/mul" output_port_id="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd" output_port_id="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/Identity" output_port_id="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/Add" output_port_id="model/tfc3_5/tf_conv_40/Identity:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/mul" output_port_id="model/tfc3_5/tf_conv_40/Identity:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd" output_port_id="model/tfc3_5/tf_conv_40/Identity:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/Identity" output_port_id="model/tfc3_5/tf_conv_40/Identity:0" />
		<IR name="model/tfc3_5/tf_conv_40/conv2d_40/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/mul_1" output_port_id="model/tfc3_5/tf_conv_40/IdentityN:0" />
		<IR name="model/tfc3_5/tf_conv_40/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/IdentityN" output_port_id="model/tfc3_5/tf_conv_40/IdentityN:0" />
		<IR name="model/tfc3_5/tf_conv_40/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/mul_1" output_port_id="model/tfc3_5/tf_conv_40/IdentityN:0" />
		<IR name="model/tfc3_5/tf_conv_40/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/mul_1" output_port_id="model/tfc3_5/tf_conv_40/mul_1:0" />
		<IR name="model/tfc3_5/tf_conv_40/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/IdentityN" output_port_id="model/tfc3_5/tf_conv_40/mul_1:0" />
		<IR name="model/tfc3_5/tf_conv_40/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_40/mul_1" output_port_id="model/tfc3_5/tf_conv_40/mul_1:0" />
		<IR name="model/tfc3_5/tf_conv_40/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/Conv2D/ReadVariableOp" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/Conv2D/ReadVariableOp" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/Conv2D" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/Conv2D:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/Conv2D" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/Conv2D:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/Add" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/Identity" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/Add" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/Identity" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/Add" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/Identity:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/Identity:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/Identity:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/Identity" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/Identity:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/conv2d_43/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul_1" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/IdentityN:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/IdentityN" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/IdentityN:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul_1" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/IdentityN:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul_1" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul_1:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/IdentityN" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul_1:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul_1" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul_1:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_43/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/Conv2D/ReadVariableOp" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/Conv2D/ReadVariableOp" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/Conv2D" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/Conv2D:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/Conv2D" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/Conv2D:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/Add" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/Identity" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/Add" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/Identity" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/Add" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/Identity:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/Identity:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/Identity:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/Identity" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/Identity:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/conv2d_44/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul_1" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/IdentityN:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/IdentityN" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/IdentityN:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul_1" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/IdentityN:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul_1" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul_1:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/IdentityN" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul_1:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul_1" output_port_id="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul_1:0" />
		<IR name="model/tfc3_5/sequential_10/tf_bottleneck_8/tf_conv_44/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/conv2d_41/Conv2D/ReadVariableOp" output_port_id="model/tfc3_5/tf_conv_41/conv2d_41/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/conv2d_41/Conv2D/ReadVariableOp" output_port_id="model/tfc3_5/tf_conv_41/conv2d_41/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/conv2d_41/Conv2D" output_port_id="model/tfc3_5/tf_conv_41/conv2d_41/Conv2D:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/conv2d_41/Conv2D" output_port_id="model/tfc3_5/tf_conv_41/conv2d_41/Conv2D:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/Add" output_port_id="model/tfc3_5/tf_conv_41/mul:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/mul" output_port_id="model/tfc3_5/tf_conv_41/mul:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd" output_port_id="model/tfc3_5/tf_conv_41/mul:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/Identity" output_port_id="model/tfc3_5/tf_conv_41/mul:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/Add" output_port_id="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/mul" output_port_id="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd" output_port_id="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/Identity" output_port_id="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/Add" output_port_id="model/tfc3_5/tf_conv_41/Identity:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/mul" output_port_id="model/tfc3_5/tf_conv_41/Identity:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd" output_port_id="model/tfc3_5/tf_conv_41/Identity:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/Identity" output_port_id="model/tfc3_5/tf_conv_41/Identity:0" />
		<IR name="model/tfc3_5/tf_conv_41/conv2d_41/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/mul_1" output_port_id="model/tfc3_5/tf_conv_41/IdentityN:0" />
		<IR name="model/tfc3_5/tf_conv_41/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/IdentityN" output_port_id="model/tfc3_5/tf_conv_41/IdentityN:0" />
		<IR name="model/tfc3_5/tf_conv_41/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/mul_1" output_port_id="model/tfc3_5/tf_conv_41/IdentityN:0" />
		<IR name="model/tfc3_5/tf_conv_41/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/mul_1" output_port_id="model/tfc3_5/tf_conv_41/mul_1:0" />
		<IR name="model/tfc3_5/tf_conv_41/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/IdentityN" output_port_id="model/tfc3_5/tf_conv_41/mul_1:0" />
		<IR name="model/tfc3_5/tf_conv_41/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_41/mul_1" output_port_id="model/tfc3_5/tf_conv_41/mul_1:0" />
		<IR name="model/tfc3_5/tf_conv_41/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/concat" output_port_id="model/tfc3_5/concat:0" />
		<IR name="model/tfc3_5/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/concat" output_port_id="model/tfc3_5/concat:0" />
		<IR name="model/tfc3_5/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/conv2d_42/Conv2D/ReadVariableOp" output_port_id="model/tfc3_5/tf_conv_42/conv2d_42/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/conv2d_42/Conv2D/ReadVariableOp" output_port_id="model/tfc3_5/tf_conv_42/conv2d_42/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/conv2d_42/Conv2D" output_port_id="model/tfc3_5/tf_conv_42/conv2d_42/Conv2D:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/conv2d_42/Conv2D" output_port_id="model/tfc3_5/tf_conv_42/conv2d_42/Conv2D:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/Add" output_port_id="model/tfc3_5/tf_conv_42/mul:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/mul" output_port_id="model/tfc3_5/tf_conv_42/mul:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd" output_port_id="model/tfc3_5/tf_conv_42/mul:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/Identity" output_port_id="model/tfc3_5/tf_conv_42/mul:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/Add" output_port_id="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/mul" output_port_id="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd" output_port_id="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/Identity" output_port_id="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/Add" output_port_id="model/tfc3_5/tf_conv_42/Identity:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/mul" output_port_id="model/tfc3_5/tf_conv_42/Identity:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd" output_port_id="model/tfc3_5/tf_conv_42/Identity:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/Identity" output_port_id="model/tfc3_5/tf_conv_42/Identity:0" />
		<IR name="model/tfc3_5/tf_conv_42/conv2d_42/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/mul_1" output_port_id="model/tfc3_5/tf_conv_42/IdentityN:0" />
		<IR name="model/tfc3_5/tf_conv_42/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/IdentityN" output_port_id="model/tfc3_5/tf_conv_42/IdentityN:0" />
		<IR name="model/tfc3_5/tf_conv_42/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/mul_1" output_port_id="model/tfc3_5/tf_conv_42/IdentityN:0" />
		<IR name="model/tfc3_5/tf_conv_42/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/mul_1" output_port_id="model/tfc3_5/tf_conv_42/mul_1:0" />
		<IR name="model/tfc3_5/tf_conv_42/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/IdentityN" output_port_id="model/tfc3_5/tf_conv_42/mul_1:0" />
		<IR name="model/tfc3_5/tf_conv_42/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_5/tf_conv_42/mul_1" output_port_id="model/tfc3_5/tf_conv_42/mul_1:0" />
		<IR name="model/tfc3_5/tf_conv_42/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d/conv2d_57/Conv2D/ReadVariableOp" output_port_id="model/tf_detect/tf_conv2d/conv2d_57/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_detect/tf_conv2d/conv2d_57/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d/conv2d_57/Conv2D/ReadVariableOp" output_port_id="model/tf_detect/tf_conv2d/conv2d_57/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_detect/tf_conv2d/conv2d_57/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d/conv2d_57/Conv2D" output_port_id="model/tf_detect/tf_conv2d/conv2d_57/Conv2D:0" />
		<IR name="model/tf_detect/tf_conv2d/conv2d_57/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d/conv2d_57/Conv2D" output_port_id="model/tf_detect/tf_conv2d/conv2d_57/Conv2D:0" />
		<IR name="model/tf_detect/tf_conv2d/conv2d_57/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d/conv2d_57/BiasAdd/ReadVariableOp" output_port_id="model/tf_detect/tf_conv2d/conv2d_57/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_detect/tf_conv2d/conv2d_57/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d/conv2d_57/BiasAdd/ReadVariableOp" output_port_id="model/tf_detect/tf_conv2d/conv2d_57/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_detect/tf_conv2d/conv2d_57/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d/conv2d_57/BiasAdd/Add/Transpose" output_port_id="model/tf_detect/tf_conv2d/conv2d_57/BiasAdd:0" />
		<IR name="model/tf_detect/tf_conv2d/conv2d_57/BiasAdd/Add/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d/conv2d_57/BiasAdd" output_port_id="model/tf_detect/tf_conv2d/conv2d_57/BiasAdd:0" />
		<IR name="model/tf_detect/tf_conv2d/conv2d_57/BiasAdd/Add/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape/shape_1" output_port_id="model/tf_detect/Reshape/shape_1:0" />
		<IR name="model/tf_detect/Reshape/shape_1" output_port_id="0" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape/shape_1" output_port_id="model/tf_detect/Reshape/shape_1:0" />
		<IR name="model/tf_detect/Reshape/shape_1" output_port_id="0" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape/Transpose" output_port_id="model/tf_detect/Reshape:0" />
		<IR name="model/tf_detect/Reshape/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape" output_port_id="model/tf_detect/Reshape:0" />
		<IR name="model/tf_detect/Reshape/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/Sigmoid" output_port_id="model/tf_detect/Sigmoid:0" />
		<IR name="model/tf_detect/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/Sigmoid" output_port_id="model/tf_detect/Sigmoid:0" />
		<IR name="model/tf_detect/Sigmoid" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_3/Split" output_port_id="model/tf_detect/strided_slice_3:0" />
		<IR name="model/tf_detect/strided_slice_3/Split" output_port_id="3" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_3" output_port_id="model/tf_detect/strided_slice_3:0" />
		<IR name="model/tf_detect/strided_slice_3/Split" output_port_id="3" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_3/Split" output_port_id="model/tf_detect/strided_slice_5:0" />
		<IR name="model/tf_detect/strided_slice_3/Split" output_port_id="4" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_5" output_port_id="model/tf_detect/strided_slice_5:0" />
		<IR name="model/tf_detect/strided_slice_3/Split" output_port_id="4" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_3/Split" output_port_id="model/tf_detect/strided_slice_6:0" />
		<IR name="model/tf_detect/strided_slice_3/Split" output_port_id="5" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_6" output_port_id="model/tf_detect/strided_slice_6:0" />
		<IR name="model/tf_detect/strided_slice_3/Split" output_port_id="5" />
	</map>
	<map>
		<framework name="model/tf_detect/mul_3/Fused_Mul_" output_port_id="model/tf_detect/truediv:0" />
		<IR name="model/tf_detect/mul_3/Fused_Mul_" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/truediv" output_port_id="model/tf_detect/truediv:0" />
		<IR name="model/tf_detect/mul_3/Fused_Mul_" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/pow/y" output_port_id="model/tf_detect/pow/y:0" />
		<IR name="model/tf_detect/pow/y" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/pow/y" output_port_id="model/tf_detect/pow/y:0" />
		<IR name="model/tf_detect/pow/y" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/pow" output_port_id="model/tf_detect/pow:0" />
		<IR name="model/tf_detect/pow" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/pow" output_port_id="model/tf_detect/pow:0" />
		<IR name="model/tf_detect/pow" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/truediv_1" output_port_id="model/tf_detect/truediv_1:0" />
		<IR name="model/tf_detect/truediv_1" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/truediv_1" output_port_id="model/tf_detect/truediv_1:0" />
		<IR name="model/tf_detect/truediv_1" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/concat/Transpose" output_port_id="model/tf_detect/concat:0" />
		<IR name="model/tf_detect/concat/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/concat" output_port_id="model/tf_detect/concat:0" />
		<IR name="model/tf_detect/concat/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_1/shape_1" output_port_id="model/tf_detect/Reshape_1/shape_1:0" />
		<IR name="model/tf_detect/Reshape_1/shape_1" output_port_id="0" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_1/shape_1" output_port_id="model/tf_detect/Reshape_1/shape_1:0" />
		<IR name="model/tf_detect/Reshape_1/shape_1" output_port_id="0" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_1" output_port_id="model/tf_detect/Reshape_1:0" />
		<IR name="model/tf_detect/Reshape_1" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_1" output_port_id="model/tf_detect/Reshape_1:0" />
		<IR name="model/tf_detect/Reshape_1" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_45/sequential_11/conv2d_45/Conv2D/ReadVariableOp" output_port_id="model/tf_conv_45/sequential_11/conv2d_45/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_45/sequential_11/conv2d_45/Conv2D/ReadVariableOp" output_port_id="model/tf_conv_45/sequential_11/conv2d_45/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_45/sequential_11/conv2d_45/Conv2D" output_port_id="model/tf_conv_45/sequential_11/conv2d_45/Conv2D:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_45/sequential_11/conv2d_45/Conv2D" output_port_id="model/tf_conv_45/sequential_11/conv2d_45/Conv2D:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/Add" output_port_id="model/tf_conv_45/mul:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_45/mul" output_port_id="model/tf_conv_45/mul:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd" output_port_id="model/tf_conv_45/mul:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_45/Identity" output_port_id="model/tf_conv_45/mul:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/Add" output_port_id="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_45/mul" output_port_id="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd" output_port_id="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_45/Identity" output_port_id="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/Add" output_port_id="model/tf_conv_45/Identity:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_45/mul" output_port_id="model/tf_conv_45/Identity:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd" output_port_id="model/tf_conv_45/Identity:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_45/Identity" output_port_id="model/tf_conv_45/Identity:0" />
		<IR name="model/tf_conv_45/sequential_11/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_45/mul_1" output_port_id="model/tf_conv_45/IdentityN:0" />
		<IR name="model/tf_conv_45/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_45/IdentityN" output_port_id="model/tf_conv_45/IdentityN:0" />
		<IR name="model/tf_conv_45/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_45/mul_1" output_port_id="model/tf_conv_45/IdentityN:0" />
		<IR name="model/tf_conv_45/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_45/mul_1" output_port_id="model/tf_conv_45/mul_1:0" />
		<IR name="model/tf_conv_45/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_45/IdentityN" output_port_id="model/tf_conv_45/mul_1:0" />
		<IR name="model/tf_conv_45/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_45/mul_1" output_port_id="model/tf_conv_45/mul_1:0" />
		<IR name="model/tf_conv_45/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_concat_2/concat" output_port_id="model/tf_concat_2/concat:0" />
		<IR name="model/tf_concat_2/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_concat_2/concat" output_port_id="model/tf_concat_2/concat:0" />
		<IR name="model/tf_concat_2/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/conv2d_46/Conv2D/ReadVariableOp" output_port_id="model/tfc3_6/tf_conv_46/conv2d_46/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/conv2d_46/Conv2D/ReadVariableOp" output_port_id="model/tfc3_6/tf_conv_46/conv2d_46/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/conv2d_46/Conv2D" output_port_id="model/tfc3_6/tf_conv_46/conv2d_46/Conv2D:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/conv2d_46/Conv2D" output_port_id="model/tfc3_6/tf_conv_46/conv2d_46/Conv2D:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/Add" output_port_id="model/tfc3_6/tf_conv_46/mul:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/mul" output_port_id="model/tfc3_6/tf_conv_46/mul:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd" output_port_id="model/tfc3_6/tf_conv_46/mul:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/Identity" output_port_id="model/tfc3_6/tf_conv_46/mul:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/Add" output_port_id="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/mul" output_port_id="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd" output_port_id="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/Identity" output_port_id="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/Add" output_port_id="model/tfc3_6/tf_conv_46/Identity:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/mul" output_port_id="model/tfc3_6/tf_conv_46/Identity:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd" output_port_id="model/tfc3_6/tf_conv_46/Identity:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/Identity" output_port_id="model/tfc3_6/tf_conv_46/Identity:0" />
		<IR name="model/tfc3_6/tf_conv_46/conv2d_46/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/mul_1" output_port_id="model/tfc3_6/tf_conv_46/IdentityN:0" />
		<IR name="model/tfc3_6/tf_conv_46/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/IdentityN" output_port_id="model/tfc3_6/tf_conv_46/IdentityN:0" />
		<IR name="model/tfc3_6/tf_conv_46/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/mul_1" output_port_id="model/tfc3_6/tf_conv_46/IdentityN:0" />
		<IR name="model/tfc3_6/tf_conv_46/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/mul_1" output_port_id="model/tfc3_6/tf_conv_46/mul_1:0" />
		<IR name="model/tfc3_6/tf_conv_46/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/IdentityN" output_port_id="model/tfc3_6/tf_conv_46/mul_1:0" />
		<IR name="model/tfc3_6/tf_conv_46/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_46/mul_1" output_port_id="model/tfc3_6/tf_conv_46/mul_1:0" />
		<IR name="model/tfc3_6/tf_conv_46/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/Conv2D/ReadVariableOp" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/Conv2D/ReadVariableOp" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/Conv2D" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/Conv2D:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/Conv2D" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/Conv2D:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/Add" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/Identity" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/Add" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/Identity" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/Add" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/Identity:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/Identity:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/Identity:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/Identity" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/Identity:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/conv2d_49/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul_1" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/IdentityN:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/IdentityN" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/IdentityN:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul_1" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/IdentityN:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul_1" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul_1:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/IdentityN" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul_1:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul_1" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul_1:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_49/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/Conv2D/ReadVariableOp" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/Conv2D/ReadVariableOp" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/Conv2D" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/Conv2D:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/Conv2D" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/Conv2D:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/Add" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/Identity" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/Add" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/Identity" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/Add" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/Identity:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/Identity:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/Identity:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/Identity" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/Identity:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/conv2d_50/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul_1" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/IdentityN:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/IdentityN" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/IdentityN:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul_1" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/IdentityN:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul_1" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul_1:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/IdentityN" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul_1:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul_1" output_port_id="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul_1:0" />
		<IR name="model/tfc3_6/sequential_12/tf_bottleneck_9/tf_conv_50/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/conv2d_47/Conv2D/ReadVariableOp" output_port_id="model/tfc3_6/tf_conv_47/conv2d_47/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/conv2d_47/Conv2D/ReadVariableOp" output_port_id="model/tfc3_6/tf_conv_47/conv2d_47/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/conv2d_47/Conv2D" output_port_id="model/tfc3_6/tf_conv_47/conv2d_47/Conv2D:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/conv2d_47/Conv2D" output_port_id="model/tfc3_6/tf_conv_47/conv2d_47/Conv2D:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/Add" output_port_id="model/tfc3_6/tf_conv_47/mul:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/mul" output_port_id="model/tfc3_6/tf_conv_47/mul:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd" output_port_id="model/tfc3_6/tf_conv_47/mul:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/Identity" output_port_id="model/tfc3_6/tf_conv_47/mul:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/Add" output_port_id="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/mul" output_port_id="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd" output_port_id="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/Identity" output_port_id="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/Add" output_port_id="model/tfc3_6/tf_conv_47/Identity:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/mul" output_port_id="model/tfc3_6/tf_conv_47/Identity:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd" output_port_id="model/tfc3_6/tf_conv_47/Identity:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/Identity" output_port_id="model/tfc3_6/tf_conv_47/Identity:0" />
		<IR name="model/tfc3_6/tf_conv_47/conv2d_47/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/mul_1" output_port_id="model/tfc3_6/tf_conv_47/IdentityN:0" />
		<IR name="model/tfc3_6/tf_conv_47/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/IdentityN" output_port_id="model/tfc3_6/tf_conv_47/IdentityN:0" />
		<IR name="model/tfc3_6/tf_conv_47/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/mul_1" output_port_id="model/tfc3_6/tf_conv_47/IdentityN:0" />
		<IR name="model/tfc3_6/tf_conv_47/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/mul_1" output_port_id="model/tfc3_6/tf_conv_47/mul_1:0" />
		<IR name="model/tfc3_6/tf_conv_47/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/IdentityN" output_port_id="model/tfc3_6/tf_conv_47/mul_1:0" />
		<IR name="model/tfc3_6/tf_conv_47/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_47/mul_1" output_port_id="model/tfc3_6/tf_conv_47/mul_1:0" />
		<IR name="model/tfc3_6/tf_conv_47/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/concat" output_port_id="model/tfc3_6/concat:0" />
		<IR name="model/tfc3_6/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/concat" output_port_id="model/tfc3_6/concat:0" />
		<IR name="model/tfc3_6/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/conv2d_48/Conv2D/ReadVariableOp" output_port_id="model/tfc3_6/tf_conv_48/conv2d_48/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/conv2d_48/Conv2D/ReadVariableOp" output_port_id="model/tfc3_6/tf_conv_48/conv2d_48/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/conv2d_48/Conv2D" output_port_id="model/tfc3_6/tf_conv_48/conv2d_48/Conv2D:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/conv2d_48/Conv2D" output_port_id="model/tfc3_6/tf_conv_48/conv2d_48/Conv2D:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/Add" output_port_id="model/tfc3_6/tf_conv_48/mul:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/mul" output_port_id="model/tfc3_6/tf_conv_48/mul:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd" output_port_id="model/tfc3_6/tf_conv_48/mul:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/Identity" output_port_id="model/tfc3_6/tf_conv_48/mul:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/Add" output_port_id="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/mul" output_port_id="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd" output_port_id="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/Identity" output_port_id="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/Add" output_port_id="model/tfc3_6/tf_conv_48/Identity:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/mul" output_port_id="model/tfc3_6/tf_conv_48/Identity:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd" output_port_id="model/tfc3_6/tf_conv_48/Identity:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/Identity" output_port_id="model/tfc3_6/tf_conv_48/Identity:0" />
		<IR name="model/tfc3_6/tf_conv_48/conv2d_48/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/mul_1" output_port_id="model/tfc3_6/tf_conv_48/IdentityN:0" />
		<IR name="model/tfc3_6/tf_conv_48/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/IdentityN" output_port_id="model/tfc3_6/tf_conv_48/IdentityN:0" />
		<IR name="model/tfc3_6/tf_conv_48/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/mul_1" output_port_id="model/tfc3_6/tf_conv_48/IdentityN:0" />
		<IR name="model/tfc3_6/tf_conv_48/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/mul_1" output_port_id="model/tfc3_6/tf_conv_48/mul_1:0" />
		<IR name="model/tfc3_6/tf_conv_48/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/IdentityN" output_port_id="model/tfc3_6/tf_conv_48/mul_1:0" />
		<IR name="model/tfc3_6/tf_conv_48/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_6/tf_conv_48/mul_1" output_port_id="model/tfc3_6/tf_conv_48/mul_1:0" />
		<IR name="model/tfc3_6/tf_conv_48/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d_1/conv2d_58/Conv2D/ReadVariableOp" output_port_id="model/tf_detect/tf_conv2d_1/conv2d_58/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_detect/tf_conv2d_1/conv2d_58/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d_1/conv2d_58/Conv2D/ReadVariableOp" output_port_id="model/tf_detect/tf_conv2d_1/conv2d_58/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_detect/tf_conv2d_1/conv2d_58/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d_1/conv2d_58/Conv2D" output_port_id="model/tf_detect/tf_conv2d_1/conv2d_58/Conv2D:0" />
		<IR name="model/tf_detect/tf_conv2d_1/conv2d_58/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d_1/conv2d_58/Conv2D" output_port_id="model/tf_detect/tf_conv2d_1/conv2d_58/Conv2D:0" />
		<IR name="model/tf_detect/tf_conv2d_1/conv2d_58/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d_1/conv2d_58/BiasAdd/ReadVariableOp" output_port_id="model/tf_detect/tf_conv2d_1/conv2d_58/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_detect/tf_conv2d_1/conv2d_58/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d_1/conv2d_58/BiasAdd/ReadVariableOp" output_port_id="model/tf_detect/tf_conv2d_1/conv2d_58/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_detect/tf_conv2d_1/conv2d_58/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d_1/conv2d_58/BiasAdd/Add/Transpose" output_port_id="model/tf_detect/tf_conv2d_1/conv2d_58/BiasAdd:0" />
		<IR name="model/tf_detect/tf_conv2d_1/conv2d_58/BiasAdd/Add/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d_1/conv2d_58/BiasAdd" output_port_id="model/tf_detect/tf_conv2d_1/conv2d_58/BiasAdd:0" />
		<IR name="model/tf_detect/tf_conv2d_1/conv2d_58/BiasAdd/Add/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_2/shape_1" output_port_id="model/tf_detect/Reshape_2/shape_1:0" />
		<IR name="model/tf_detect/Reshape_2/shape_1" output_port_id="0" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_2/shape_1" output_port_id="model/tf_detect/Reshape_2/shape_1:0" />
		<IR name="model/tf_detect/Reshape_2/shape_1" output_port_id="0" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_2/Transpose" output_port_id="model/tf_detect/Reshape_2:0" />
		<IR name="model/tf_detect/Reshape_2/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_2" output_port_id="model/tf_detect/Reshape_2:0" />
		<IR name="model/tf_detect/Reshape_2/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/Sigmoid_1" output_port_id="model/tf_detect/Sigmoid_1:0" />
		<IR name="model/tf_detect/Sigmoid_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/Sigmoid_1" output_port_id="model/tf_detect/Sigmoid_1:0" />
		<IR name="model/tf_detect/Sigmoid_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_10/Split" output_port_id="model/tf_detect/strided_slice_10:0" />
		<IR name="model/tf_detect/strided_slice_10/Split" output_port_id="3" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_10" output_port_id="model/tf_detect/strided_slice_10:0" />
		<IR name="model/tf_detect/strided_slice_10/Split" output_port_id="3" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_10/Split" output_port_id="model/tf_detect/strided_slice_12:0" />
		<IR name="model/tf_detect/strided_slice_10/Split" output_port_id="4" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_12" output_port_id="model/tf_detect/strided_slice_12:0" />
		<IR name="model/tf_detect/strided_slice_10/Split" output_port_id="4" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_10/Split" output_port_id="model/tf_detect/strided_slice_13:0" />
		<IR name="model/tf_detect/strided_slice_10/Split" output_port_id="5" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_13" output_port_id="model/tf_detect/strided_slice_13:0" />
		<IR name="model/tf_detect/strided_slice_10/Split" output_port_id="5" />
	</map>
	<map>
		<framework name="model/tf_detect/mul_10/Fused_Mul_" output_port_id="model/tf_detect/truediv_2:0" />
		<IR name="model/tf_detect/mul_10/Fused_Mul_" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/truediv_2" output_port_id="model/tf_detect/truediv_2:0" />
		<IR name="model/tf_detect/mul_10/Fused_Mul_" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/pow_1/y" output_port_id="model/tf_detect/pow_1/y:0" />
		<IR name="model/tf_detect/pow_1/y" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/pow_1/y" output_port_id="model/tf_detect/pow_1/y:0" />
		<IR name="model/tf_detect/pow_1/y" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/pow_1" output_port_id="model/tf_detect/pow_1:0" />
		<IR name="model/tf_detect/pow_1" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/pow_1" output_port_id="model/tf_detect/pow_1:0" />
		<IR name="model/tf_detect/pow_1" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/truediv_3" output_port_id="model/tf_detect/truediv_3:0" />
		<IR name="model/tf_detect/truediv_3" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/truediv_3" output_port_id="model/tf_detect/truediv_3:0" />
		<IR name="model/tf_detect/truediv_3" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/concat_1/Transpose" output_port_id="model/tf_detect/concat_1:0" />
		<IR name="model/tf_detect/concat_1/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/concat_1" output_port_id="model/tf_detect/concat_1:0" />
		<IR name="model/tf_detect/concat_1/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_3/shape_1" output_port_id="model/tf_detect/Reshape_3/shape_1:0" />
		<IR name="model/tf_detect/Reshape_3/shape_1" output_port_id="0" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_3/shape_1" output_port_id="model/tf_detect/Reshape_3/shape_1:0" />
		<IR name="model/tf_detect/Reshape_3/shape_1" output_port_id="0" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_3" output_port_id="model/tf_detect/Reshape_3:0" />
		<IR name="model/tf_detect/Reshape_3" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_3" output_port_id="model/tf_detect/Reshape_3:0" />
		<IR name="model/tf_detect/Reshape_3" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_51/sequential_13/conv2d_51/Conv2D/ReadVariableOp" output_port_id="model/tf_conv_51/sequential_13/conv2d_51/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_51/sequential_13/conv2d_51/Conv2D/ReadVariableOp" output_port_id="model/tf_conv_51/sequential_13/conv2d_51/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_51/sequential_13/conv2d_51/Conv2D" output_port_id="model/tf_conv_51/sequential_13/conv2d_51/Conv2D:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_51/sequential_13/conv2d_51/Conv2D" output_port_id="model/tf_conv_51/sequential_13/conv2d_51/Conv2D:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/ReadVariableOp" output_port_id="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/Add" output_port_id="model/tf_conv_51/mul:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_51/mul" output_port_id="model/tf_conv_51/mul:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd" output_port_id="model/tf_conv_51/mul:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_51/Identity" output_port_id="model/tf_conv_51/mul:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/Add" output_port_id="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_51/mul" output_port_id="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd" output_port_id="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_51/Identity" output_port_id="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/Add" output_port_id="model/tf_conv_51/Identity:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_51/mul" output_port_id="model/tf_conv_51/Identity:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd" output_port_id="model/tf_conv_51/Identity:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_51/Identity" output_port_id="model/tf_conv_51/Identity:0" />
		<IR name="model/tf_conv_51/sequential_13/conv2d_51/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_conv_51/mul_1" output_port_id="model/tf_conv_51/IdentityN:0" />
		<IR name="model/tf_conv_51/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_51/IdentityN" output_port_id="model/tf_conv_51/IdentityN:0" />
		<IR name="model/tf_conv_51/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_51/mul_1" output_port_id="model/tf_conv_51/IdentityN:0" />
		<IR name="model/tf_conv_51/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_51/mul_1" output_port_id="model/tf_conv_51/mul_1:0" />
		<IR name="model/tf_conv_51/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_51/IdentityN" output_port_id="model/tf_conv_51/mul_1:0" />
		<IR name="model/tf_conv_51/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_conv_51/mul_1" output_port_id="model/tf_conv_51/mul_1:0" />
		<IR name="model/tf_conv_51/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_concat_3/concat" output_port_id="model/tf_concat_3/concat:0" />
		<IR name="model/tf_concat_3/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_concat_3/concat" output_port_id="model/tf_concat_3/concat:0" />
		<IR name="model/tf_concat_3/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/conv2d_52/Conv2D/ReadVariableOp" output_port_id="model/tfc3_7/tf_conv_52/conv2d_52/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/conv2d_52/Conv2D/ReadVariableOp" output_port_id="model/tfc3_7/tf_conv_52/conv2d_52/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/conv2d_52/Conv2D" output_port_id="model/tfc3_7/tf_conv_52/conv2d_52/Conv2D:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/conv2d_52/Conv2D" output_port_id="model/tfc3_7/tf_conv_52/conv2d_52/Conv2D:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/Add" output_port_id="model/tfc3_7/tf_conv_52/mul:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/mul" output_port_id="model/tfc3_7/tf_conv_52/mul:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd" output_port_id="model/tfc3_7/tf_conv_52/mul:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/Identity" output_port_id="model/tfc3_7/tf_conv_52/mul:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/Add" output_port_id="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/mul" output_port_id="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd" output_port_id="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/Identity" output_port_id="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/Add" output_port_id="model/tfc3_7/tf_conv_52/Identity:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/mul" output_port_id="model/tfc3_7/tf_conv_52/Identity:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd" output_port_id="model/tfc3_7/tf_conv_52/Identity:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/Identity" output_port_id="model/tfc3_7/tf_conv_52/Identity:0" />
		<IR name="model/tfc3_7/tf_conv_52/conv2d_52/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/mul_1" output_port_id="model/tfc3_7/tf_conv_52/IdentityN:0" />
		<IR name="model/tfc3_7/tf_conv_52/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/IdentityN" output_port_id="model/tfc3_7/tf_conv_52/IdentityN:0" />
		<IR name="model/tfc3_7/tf_conv_52/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/mul_1" output_port_id="model/tfc3_7/tf_conv_52/IdentityN:0" />
		<IR name="model/tfc3_7/tf_conv_52/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/mul_1" output_port_id="model/tfc3_7/tf_conv_52/mul_1:0" />
		<IR name="model/tfc3_7/tf_conv_52/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/IdentityN" output_port_id="model/tfc3_7/tf_conv_52/mul_1:0" />
		<IR name="model/tfc3_7/tf_conv_52/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_52/mul_1" output_port_id="model/tfc3_7/tf_conv_52/mul_1:0" />
		<IR name="model/tfc3_7/tf_conv_52/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/Conv2D/ReadVariableOp" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/Conv2D/ReadVariableOp" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/Conv2D" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/Conv2D:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/Conv2D" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/Conv2D:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/Add" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/Identity" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/Add" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/Identity" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/Add" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/Identity:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/Identity:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/Identity:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/Identity" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/Identity:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/conv2d_55/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul_1" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/IdentityN:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/IdentityN" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/IdentityN:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul_1" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/IdentityN:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul_1" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul_1:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/IdentityN" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul_1:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul_1" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul_1:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_55/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/Conv2D/ReadVariableOp" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/Conv2D/ReadVariableOp" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/Conv2D" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/Conv2D:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/Conv2D" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/Conv2D:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/Add" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/Identity" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/Add" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/Identity" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/Add" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/Identity:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/Identity:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/Identity:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/Identity" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/Identity:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/conv2d_56/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul_1" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/IdentityN:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/IdentityN" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/IdentityN:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul_1" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/IdentityN:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul_1" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul_1:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/IdentityN" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul_1:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul_1" output_port_id="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul_1:0" />
		<IR name="model/tfc3_7/sequential_14/tf_bottleneck_10/tf_conv_56/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/conv2d_53/Conv2D/ReadVariableOp" output_port_id="model/tfc3_7/tf_conv_53/conv2d_53/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/conv2d_53/Conv2D/ReadVariableOp" output_port_id="model/tfc3_7/tf_conv_53/conv2d_53/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/conv2d_53/Conv2D" output_port_id="model/tfc3_7/tf_conv_53/conv2d_53/Conv2D:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/conv2d_53/Conv2D" output_port_id="model/tfc3_7/tf_conv_53/conv2d_53/Conv2D:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/Add" output_port_id="model/tfc3_7/tf_conv_53/mul:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/mul" output_port_id="model/tfc3_7/tf_conv_53/mul:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd" output_port_id="model/tfc3_7/tf_conv_53/mul:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/Identity" output_port_id="model/tfc3_7/tf_conv_53/mul:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/Add" output_port_id="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/mul" output_port_id="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd" output_port_id="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/Identity" output_port_id="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/Add" output_port_id="model/tfc3_7/tf_conv_53/Identity:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/mul" output_port_id="model/tfc3_7/tf_conv_53/Identity:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd" output_port_id="model/tfc3_7/tf_conv_53/Identity:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/Identity" output_port_id="model/tfc3_7/tf_conv_53/Identity:0" />
		<IR name="model/tfc3_7/tf_conv_53/conv2d_53/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/mul_1" output_port_id="model/tfc3_7/tf_conv_53/IdentityN:0" />
		<IR name="model/tfc3_7/tf_conv_53/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/IdentityN" output_port_id="model/tfc3_7/tf_conv_53/IdentityN:0" />
		<IR name="model/tfc3_7/tf_conv_53/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/mul_1" output_port_id="model/tfc3_7/tf_conv_53/IdentityN:0" />
		<IR name="model/tfc3_7/tf_conv_53/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/mul_1" output_port_id="model/tfc3_7/tf_conv_53/mul_1:0" />
		<IR name="model/tfc3_7/tf_conv_53/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/IdentityN" output_port_id="model/tfc3_7/tf_conv_53/mul_1:0" />
		<IR name="model/tfc3_7/tf_conv_53/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_53/mul_1" output_port_id="model/tfc3_7/tf_conv_53/mul_1:0" />
		<IR name="model/tfc3_7/tf_conv_53/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/concat" output_port_id="model/tfc3_7/concat:0" />
		<IR name="model/tfc3_7/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/concat" output_port_id="model/tfc3_7/concat:0" />
		<IR name="model/tfc3_7/concat" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/conv2d_54/Conv2D/ReadVariableOp" output_port_id="model/tfc3_7/tf_conv_54/conv2d_54/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/conv2d_54/Conv2D/ReadVariableOp" output_port_id="model/tfc3_7/tf_conv_54/conv2d_54/Conv2D/ReadVariableOp:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/conv2d_54/Conv2D" output_port_id="model/tfc3_7/tf_conv_54/conv2d_54/Conv2D:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/conv2d_54/Conv2D" output_port_id="model/tfc3_7/tf_conv_54/conv2d_54/Conv2D:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/ReadVariableOp" output_port_id="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/Add" output_port_id="model/tfc3_7/tf_conv_54/mul:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/mul" output_port_id="model/tfc3_7/tf_conv_54/mul:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd" output_port_id="model/tfc3_7/tf_conv_54/mul:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/Identity" output_port_id="model/tfc3_7/tf_conv_54/mul:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/Add" output_port_id="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/mul" output_port_id="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd" output_port_id="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/Identity" output_port_id="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/Add" output_port_id="model/tfc3_7/tf_conv_54/Identity:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/mul" output_port_id="model/tfc3_7/tf_conv_54/Identity:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd" output_port_id="model/tfc3_7/tf_conv_54/Identity:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/Identity" output_port_id="model/tfc3_7/tf_conv_54/Identity:0" />
		<IR name="model/tfc3_7/tf_conv_54/conv2d_54/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/mul_1" output_port_id="model/tfc3_7/tf_conv_54/IdentityN:0" />
		<IR name="model/tfc3_7/tf_conv_54/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/IdentityN" output_port_id="model/tfc3_7/tf_conv_54/IdentityN:0" />
		<IR name="model/tfc3_7/tf_conv_54/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/mul_1" output_port_id="model/tfc3_7/tf_conv_54/IdentityN:0" />
		<IR name="model/tfc3_7/tf_conv_54/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/mul_1" output_port_id="model/tfc3_7/tf_conv_54/mul_1:0" />
		<IR name="model/tfc3_7/tf_conv_54/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/IdentityN" output_port_id="model/tfc3_7/tf_conv_54/mul_1:0" />
		<IR name="model/tfc3_7/tf_conv_54/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tfc3_7/tf_conv_54/mul_1" output_port_id="model/tfc3_7/tf_conv_54/mul_1:0" />
		<IR name="model/tfc3_7/tf_conv_54/mul_1" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d_2/conv2d_59/Conv2D/ReadVariableOp" output_port_id="model/tf_detect/tf_conv2d_2/conv2d_59/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_detect/tf_conv2d_2/conv2d_59/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d_2/conv2d_59/Conv2D/ReadVariableOp" output_port_id="model/tf_detect/tf_conv2d_2/conv2d_59/Conv2D/ReadVariableOp:0" />
		<IR name="model/tf_detect/tf_conv2d_2/conv2d_59/Conv2D/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d_2/conv2d_59/Conv2D" output_port_id="model/tf_detect/tf_conv2d_2/conv2d_59/Conv2D:0" />
		<IR name="model/tf_detect/tf_conv2d_2/conv2d_59/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d_2/conv2d_59/Conv2D" output_port_id="model/tf_detect/tf_conv2d_2/conv2d_59/Conv2D:0" />
		<IR name="model/tf_detect/tf_conv2d_2/conv2d_59/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d_2/conv2d_59/BiasAdd/ReadVariableOp" output_port_id="model/tf_detect/tf_conv2d_2/conv2d_59/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_detect/tf_conv2d_2/conv2d_59/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d_2/conv2d_59/BiasAdd/ReadVariableOp" output_port_id="model/tf_detect/tf_conv2d_2/conv2d_59/BiasAdd/ReadVariableOp:0" />
		<IR name="model/tf_detect/tf_conv2d_2/conv2d_59/BiasAdd/ReadVariableOp" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d_2/conv2d_59/BiasAdd/Add/Transpose" output_port_id="model/tf_detect/tf_conv2d_2/conv2d_59/BiasAdd:0" />
		<IR name="model/tf_detect/tf_conv2d_2/conv2d_59/BiasAdd/Add/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/tf_conv2d_2/conv2d_59/BiasAdd" output_port_id="model/tf_detect/tf_conv2d_2/conv2d_59/BiasAdd:0" />
		<IR name="model/tf_detect/tf_conv2d_2/conv2d_59/BiasAdd/Add/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_4/shape_1" output_port_id="model/tf_detect/Reshape_4/shape_1:0" />
		<IR name="model/tf_detect/Reshape_4/shape_1" output_port_id="0" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_4/shape_1" output_port_id="model/tf_detect/Reshape_4/shape_1:0" />
		<IR name="model/tf_detect/Reshape_4/shape_1" output_port_id="0" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_4/Transpose" output_port_id="model/tf_detect/Reshape_4:0" />
		<IR name="model/tf_detect/Reshape_4/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_4" output_port_id="model/tf_detect/Reshape_4:0" />
		<IR name="model/tf_detect/Reshape_4/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/Sigmoid_2" output_port_id="model/tf_detect/Sigmoid_2:0" />
		<IR name="model/tf_detect/Sigmoid_2" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/Sigmoid_2" output_port_id="model/tf_detect/Sigmoid_2:0" />
		<IR name="model/tf_detect/Sigmoid_2" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_17/Split" output_port_id="model/tf_detect/strided_slice_17:0" />
		<IR name="model/tf_detect/strided_slice_17/Split" output_port_id="3" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_17" output_port_id="model/tf_detect/strided_slice_17:0" />
		<IR name="model/tf_detect/strided_slice_17/Split" output_port_id="3" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_17/Split" output_port_id="model/tf_detect/strided_slice_19:0" />
		<IR name="model/tf_detect/strided_slice_17/Split" output_port_id="4" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_19" output_port_id="model/tf_detect/strided_slice_19:0" />
		<IR name="model/tf_detect/strided_slice_17/Split" output_port_id="4" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_17/Split" output_port_id="model/tf_detect/strided_slice_20:0" />
		<IR name="model/tf_detect/strided_slice_17/Split" output_port_id="5" />
	</map>
	<map>
		<framework name="model/tf_detect/strided_slice_20" output_port_id="model/tf_detect/strided_slice_20:0" />
		<IR name="model/tf_detect/strided_slice_17/Split" output_port_id="5" />
	</map>
	<map>
		<framework name="model/tf_detect/mul_17/Fused_Mul_" output_port_id="model/tf_detect/truediv_4:0" />
		<IR name="model/tf_detect/mul_17/Fused_Mul_" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/truediv_4" output_port_id="model/tf_detect/truediv_4:0" />
		<IR name="model/tf_detect/mul_17/Fused_Mul_" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/pow_2/y" output_port_id="model/tf_detect/pow_2/y:0" />
		<IR name="model/tf_detect/pow_2/y" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/pow_2/y" output_port_id="model/tf_detect/pow_2/y:0" />
		<IR name="model/tf_detect/pow_2/y" output_port_id="1" />
	</map>
	<map>
		<framework name="model/tf_detect/pow_2" output_port_id="model/tf_detect/pow_2:0" />
		<IR name="model/tf_detect/pow_2" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/pow_2" output_port_id="model/tf_detect/pow_2:0" />
		<IR name="model/tf_detect/pow_2" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/truediv_5" output_port_id="model/tf_detect/truediv_5:0" />
		<IR name="model/tf_detect/truediv_5" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/truediv_5" output_port_id="model/tf_detect/truediv_5:0" />
		<IR name="model/tf_detect/truediv_5" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/concat_2/Transpose" output_port_id="model/tf_detect/concat_2:0" />
		<IR name="model/tf_detect/concat_2/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/concat_2" output_port_id="model/tf_detect/concat_2:0" />
		<IR name="model/tf_detect/concat_2/Transpose" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_5/shape_1" output_port_id="model/tf_detect/Reshape_5/shape_1:0" />
		<IR name="model/tf_detect/Reshape_5/shape_1" output_port_id="0" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_5/shape_1" output_port_id="model/tf_detect/Reshape_5/shape_1:0" />
		<IR name="model/tf_detect/Reshape_5/shape_1" output_port_id="0" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_5" output_port_id="model/tf_detect/Reshape_5:0" />
		<IR name="model/tf_detect/Reshape_5" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/Reshape_5" output_port_id="model/tf_detect/Reshape_5:0" />
		<IR name="model/tf_detect/Reshape_5" output_port_id="2" />
	</map>
	<map>
		<framework name="model/tf_detect/concat_3" output_port_id="model/tf_detect/concat_3:0" />
		<IR name="model/tf_detect/concat_3" output_port_id="3" />
	</map>
	<map>
		<framework name="model/tf_detect/concat_3" output_port_id="model/tf_detect/concat_3:0" />
		<IR name="model/tf_detect/concat_3" output_port_id="3" />
	</map>
	<map>
		<framework name="Identity" output_port_id="model/tf_detect/concat_3:0" />
		<IR name="model/tf_detect/concat_3" output_port_id="3" />
	</map>
	<map>
		<framework name="model/tf_detect/concat_3" output_port_id="Identity:0" />
		<IR name="model/tf_detect/concat_3" output_port_id="3" />
	</map>
	<map>
		<framework name="model/tf_detect/concat_3" output_port_id="Identity:0" />
		<IR name="model/tf_detect/concat_3" output_port_id="3" />
	</map>
	<map>
		<framework name="Identity" output_port_id="Identity:0" />
		<IR name="model/tf_detect/concat_3" output_port_id="3" />
	</map>
</mapping>
