# Automatically generated by nMigen d5ba26b. Do not edit.
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.a"
module \a
  attribute \src "minerv.py:11"
  wire width 1 input 0 \clk
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 1 \valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 2 \stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 3 \kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 4 \payload__branch_predict_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 input 5 \valid$1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:59"
  wire width 1 output 6 \stall$2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:59"
  wire width 1 $next\stall$2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:21"
  wire width 1 input 7 \m_branch_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 input 8 \valid$3
  attribute \src "minerv.py:10"
  wire width 1 input 9 \rst
  wire width 1 $4
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:88"
  cell $not $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$2
    connect \Y $4
  end
  wire width 1 $6
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:90"
  cell $not $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall
    connect \Y $6
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:58"
  wire width 1 \kill$8
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:58"
  wire width 1 $next\kill$8
  wire width 1 $9
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:90"
  cell $or $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $6
    connect \B \kill$8
    connect \Y $9
  end
  process $group_0
    assign $next\valid \valid
    switch { $9 $4 }
      case 2'-1
        assign $next\valid \valid$1
      case 2'1-
        assign $next\valid 1'0
    end
    switch \rst
      case 1'1
        assign $next\valid 1'0
    end
    sync init
      update \valid 1'0
    sync posedge \clk
      update \valid $next\valid
  end
  process $group_1
    assign $next\kill 1'0
    assign $next\kill \kill$8
    sync init
    sync always
      update \kill $next\kill
  end
  wire width 1 $11
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:566"
  cell $not $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_branch_taken
    connect \Y $11
  end
  wire width 1 $13
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:566"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__branch_predict_taken
    connect \B $11
    connect \Y $13
  end
  wire width 1 $15
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:566"
  cell $and $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $13
    connect \B \valid$3
    connect \Y $15
  end
  wire width 1 $17
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:95"
  cell $or $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B $15
    connect \Y $17
  end
  wire width 1 $19
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:568"
  cell $not $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__branch_predict_taken
    connect \Y $19
  end
  wire width 1 $21
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:568"
  cell $and $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $19
    connect \B \m_branch_taken
    connect \Y $21
  end
  wire width 1 $23
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:568"
  cell $and $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $21
    connect \B \valid$3
    connect \Y $23
  end
  wire width 1 $25
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:95"
  cell $or $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $17
    connect \B $23
    connect \Y $25
  end
  process $group_2
    assign $next\kill$8 1'0
    assign $next\kill$8 $25
    sync init
    sync always
      update \kill$8 $next\kill$8
  end
  wire width 1 $27
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:98"
  cell $or $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B \stall
    connect \Y $27
  end
  process $group_3
    assign $next\stall$2 1'0
    assign $next\stall$2 $27
    sync init
    sync always
      update \stall$2 $next\stall$2
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.f"
module \f
  attribute \src "minerv.py:11"
  wire width 1 input 0 \clk
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 1 \valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 2 \stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 3 \kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 4 \valid$1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\valid$1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 5 \stall$2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 6 \kill$3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\kill$3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 7 \payload__branch_predict_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 8 \payload__branch_predict_taken$4
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:59"
  wire width 1 output 9 \stall$5
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:59"
  wire width 1 $next\stall$5
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:21"
  wire width 1 input 10 \m_branch_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 input 11 \valid$6
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 input 12 \valid$7
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:36"
  wire width 1 input 13 \x_raise
  attribute \src "minerv.py:10"
  wire width 1 input 14 \rst
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 \valid$8
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 $next\valid$8
  wire width 1 $9
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:83"
  cell $not $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \kill
    connect \Y $9
  end
  wire width 1 $11
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:83"
  cell $and $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid
    connect \B $9
    connect \Y $11
  end
  process $group_0
    assign $next\valid$8 1'0
    assign $next\valid$8 $11
    sync init
    sync always
      update \valid$8 $next\valid$8
  end
  process $group_1
    assign $next\stall 1'0
    assign $next\stall \stall$5
    sync init
    sync always
      update \stall $next\stall
  end
  wire width 1 $13
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:88"
  cell $not $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$5
    connect \Y $13
  end
  wire width 1 $15
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:90"
  cell $not $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$2
    connect \Y $15
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:58"
  wire width 1 \kill$17
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:58"
  wire width 1 $next\kill$17
  wire width 1 $18
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:90"
  cell $or $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $15
    connect \B \kill$17
    connect \Y $18
  end
  process $group_2
    assign $next\valid$1 \valid$1
    switch { $18 $13 }
      case 2'-1
        assign $next\valid$1 \valid$8
      case 2'1-
        assign $next\valid$1 1'0
    end
    switch \rst
      case 1'1
        assign $next\valid$1 1'0
    end
    sync init
      update \valid$1 1'0
    sync posedge \clk
      update \valid$1 $next\valid$1
  end
  process $group_3
    assign $next\kill$3 1'0
    assign $next\kill$3 \kill$17
    sync init
    sync always
      update \kill$3 $next\kill$3
  end
  wire width 1 $20
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:564"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__branch_predict_taken
    connect \B \valid$7
    connect \Y $20
  end
  wire width 1 $22
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:564"
  cell $not $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_raise
    connect \Y $22
  end
  wire width 1 $24
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:564"
  cell $and $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $20
    connect \B $22
    connect \Y $24
  end
  wire width 1 $26
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:95"
  cell $or $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B $24
    connect \Y $26
  end
  wire width 1 $28
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:566"
  cell $not $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_branch_taken
    connect \Y $28
  end
  wire width 1 $30
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:566"
  cell $and $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__branch_predict_taken$4
    connect \B $28
    connect \Y $30
  end
  wire width 1 $32
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:566"
  cell $and $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $30
    connect \B \valid$6
    connect \Y $32
  end
  wire width 1 $34
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:95"
  cell $or $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $26
    connect \B $32
    connect \Y $34
  end
  wire width 1 $36
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:568"
  cell $not $37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__branch_predict_taken$4
    connect \Y $36
  end
  wire width 1 $38
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:568"
  cell $and $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $36
    connect \B \m_branch_taken
    connect \Y $38
  end
  wire width 1 $40
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:568"
  cell $and $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $38
    connect \B \valid$6
    connect \Y $40
  end
  wire width 1 $42
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:95"
  cell $or $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $34
    connect \B $40
    connect \Y $42
  end
  process $group_4
    assign $next\kill$17 1'0
    assign $next\kill$17 $42
    sync init
    sync always
      update \kill$17 $next\kill$17
  end
  wire width 1 $44
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:98"
  cell $or $45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B \stall$2
    connect \Y $44
  end
  process $group_5
    assign $next\stall$5 1'0
    assign $next\stall$5 $44
    sync init
    sync always
      update \stall$5 $next\stall$5
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.d"
module \d
  attribute \src "minerv.py:11"
  wire width 1 input 0 \clk
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 1 \valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 2 \stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 3 \kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 4 \valid$1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\valid$1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 5 \stall$2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 6 \kill$3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\kill$3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 7 \payload__branch_predict_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 output 8 \valid$4
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 $next\valid$4
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:21"
  wire width 1 input 9 \m_branch_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 input 10 \valid$5
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 input 11 \valid$6
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:424"
  wire width 1 input 12 \x_lock
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:425"
  wire width 1 input 13 \m_lock
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:59"
  wire width 1 output 14 \stall$7
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:59"
  wire width 1 $next\stall$7
  attribute \src "minerv.py:10"
  wire width 1 input 15 \rst
  wire width 1 $8
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:83"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \kill
    connect \Y $8
  end
  wire width 1 $10
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:83"
  cell $and $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid
    connect \B $8
    connect \Y $10
  end
  process $group_0
    assign $next\valid$4 1'0
    assign $next\valid$4 $10
    sync init
    sync always
      update \valid$4 $next\valid$4
  end
  process $group_1
    assign $next\stall 1'0
    assign $next\stall \stall$7
    sync init
    sync always
      update \stall $next\stall
  end
  wire width 1 $12
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:88"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$7
    connect \Y $12
  end
  wire width 1 $14
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:90"
  cell $not $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$2
    connect \Y $14
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:58"
  wire width 1 \kill$16
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:58"
  wire width 1 $next\kill$16
  wire width 1 $17
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:90"
  cell $or $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $14
    connect \B \kill$16
    connect \Y $17
  end
  process $group_2
    assign $next\valid$1 \valid$1
    switch { $17 $12 }
      case 2'-1
        assign $next\valid$1 \valid$4
      case 2'1-
        assign $next\valid$1 1'0
    end
    switch \rst
      case 1'1
        assign $next\valid$1 1'0
    end
    sync init
      update \valid$1 1'0
    sync posedge \clk
      update \valid$1 $next\valid$1
  end
  process $group_3
    assign $next\kill$3 1'0
    assign $next\kill$3 \kill$16
    sync init
    sync always
      update \kill$3 $next\kill$3
  end
  wire width 1 $19
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:568"
  cell $not $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__branch_predict_taken
    connect \Y $19
  end
  wire width 1 $21
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:568"
  cell $and $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $19
    connect \B \m_branch_taken
    connect \Y $21
  end
  wire width 1 $23
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:568"
  cell $and $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $21
    connect \B \valid$5
    connect \Y $23
  end
  wire width 1 $25
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:95"
  cell $or $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B $23
    connect \Y $25
  end
  process $group_4
    assign $next\kill$16 1'0
    assign $next\kill$16 $25
    sync init
    sync always
      update \kill$16 $next\kill$16
  end
  wire width 1 $27
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:445"
  cell $and $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_lock
    connect \B \valid$6
    connect \Y $27
  end
  wire width 1 $29
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:445"
  cell $and $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_lock
    connect \B \valid$5
    connect \Y $29
  end
  wire width 1 $31
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:445"
  cell $or $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $27
    connect \B $29
    connect \Y $31
  end
  wire width 1 $33
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:445"
  cell $and $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $31
    connect \B \valid$4
    connect \Y $33
  end
  wire width 1 $35
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:98"
  cell $or $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B $33
    connect \Y $35
  end
  wire width 1 $37
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:98"
  cell $or $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $35
    connect \B \stall$2
    connect \Y $37
  end
  process $group_5
    assign $next\stall$7 1'0
    assign $next\stall$7 $37
    sync init
    sync always
      update \stall$7 $next\stall$7
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.x"
module \x
  attribute \src "minerv.py:11"
  wire width 1 input 0 \clk
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 1 \valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 2 \stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 3 \kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 4 \valid$1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\valid$1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 5 \stall$2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 6 \kill$3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\kill$3
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:59"
  wire width 1 output 7 \stall$4
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:59"
  wire width 1 $next\stall$4
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 output 8 \valid$5
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 $next\valid$5
  attribute \src "minerv.py:10"
  wire width 1 input 9 \rst
  wire width 1 $6
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:83"
  cell $not $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \kill
    connect \Y $6
  end
  wire width 1 $8
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:83"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid
    connect \B $6
    connect \Y $8
  end
  process $group_0
    assign $next\valid$5 1'0
    assign $next\valid$5 $8
    sync init
    sync always
      update \valid$5 $next\valid$5
  end
  process $group_1
    assign $next\stall 1'0
    assign $next\stall \stall$4
    sync init
    sync always
      update \stall $next\stall
  end
  wire width 1 $10
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:88"
  cell $not $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$4
    connect \Y $10
  end
  wire width 1 $12
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:90"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$2
    connect \Y $12
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:58"
  wire width 1 \kill$14
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:58"
  wire width 1 $next\kill$14
  wire width 1 $15
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:90"
  cell $or $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $12
    connect \B \kill$14
    connect \Y $15
  end
  process $group_2
    assign $next\valid$1 \valid$1
    switch { $15 $10 }
      case 2'-1
        assign $next\valid$1 \valid$5
      case 2'1-
        assign $next\valid$1 1'0
    end
    switch \rst
      case 1'1
        assign $next\valid$1 1'0
    end
    sync init
      update \valid$1 1'0
    sync posedge \clk
      update \valid$1 $next\valid$1
  end
  process $group_3
    assign $next\kill$3 1'0
    assign $next\kill$3 \kill$14
    sync init
    sync always
      update \kill$3 $next\kill$3
  end
  wire width 1 $verilog_initial_trigger
  process $group_4
    assign $next\kill$14 1'0
    assign $next\kill$14 1'0
    assign $verilog_initial_trigger $verilog_initial_trigger
    sync init
      update $verilog_initial_trigger 1'0
    sync always
      update \kill$14 $next\kill$14
  end
  wire width 1 $17
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:98"
  cell $or $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B \stall$2
    connect \Y $17
  end
  process $group_5
    assign $next\stall$4 1'0
    assign $next\stall$4 $17
    sync init
    sync always
      update \stall$4 $next\stall$4
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.m"
module \m
  attribute \src "minerv.py:11"
  wire width 1 input 0 \clk
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 1 \valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 2 \stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 3 \kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 4 \valid$1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\valid$1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 5 \stall$2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 6 \kill$3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\kill$3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 7 \ibus__cyc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 output 8 \valid$4
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 $next\valid$4
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 9 \dbus__cyc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:59"
  wire width 1 output 10 \stall$5
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:59"
  wire width 1 $next\stall$5
  attribute \src "minerv.py:10"
  wire width 1 input 11 \rst
  wire width 1 $6
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:83"
  cell $not $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \kill
    connect \Y $6
  end
  wire width 1 $8
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:83"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid
    connect \B $6
    connect \Y $8
  end
  process $group_0
    assign $next\valid$4 1'0
    assign $next\valid$4 $8
    sync init
    sync always
      update \valid$4 $next\valid$4
  end
  process $group_1
    assign $next\stall 1'0
    assign $next\stall \stall$5
    sync init
    sync always
      update \stall $next\stall
  end
  wire width 1 $10
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:88"
  cell $not $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$5
    connect \Y $10
  end
  wire width 1 $12
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:90"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall$2
    connect \Y $12
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:58"
  wire width 1 \kill$14
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:58"
  wire width 1 $next\kill$14
  wire width 1 $15
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:90"
  cell $or $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $12
    connect \B \kill$14
    connect \Y $15
  end
  process $group_2
    assign $next\valid$1 \valid$1
    switch { $15 $10 }
      case 2'-1
        assign $next\valid$1 \valid$4
      case 2'1-
        assign $next\valid$1 1'0
    end
    switch \rst
      case 1'1
        assign $next\valid$1 1'0
    end
    sync init
      update \valid$1 1'0
    sync posedge \clk
      update \valid$1 $next\valid$1
  end
  process $group_3
    assign $next\kill$3 1'0
    assign $next\kill$3 \kill$14
    sync init
    sync always
      update \kill$3 $next\kill$3
  end
  wire width 1 $verilog_initial_trigger
  process $group_4
    assign $next\kill$14 1'0
    assign $next\kill$14 1'0
    assign $verilog_initial_trigger $verilog_initial_trigger
    sync init
      update $verilog_initial_trigger 1'0
    sync always
      update \kill$14 $next\kill$14
  end
  wire width 1 $17
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:98"
  cell $or $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B \ibus__cyc
    connect \Y $17
  end
  wire width 1 $19
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:98"
  cell $or $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $17
    connect \B \dbus__cyc
    connect \Y $19
  end
  wire width 1 $21
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:98"
  cell $or $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $19
    connect \B \stall$2
    connect \Y $21
  end
  process $group_5
    assign $next\stall$5 1'0
    assign $next\stall$5 $21
    sync init
    sync always
      update \stall$5 $next\stall$5
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.w"
module \w
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 0 \valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 1 \stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 2 \kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 output 3 \valid$1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 $next\valid$1
  wire width 1 $2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:83"
  cell $not $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \kill
    connect \Y $2
  end
  wire width 1 $4
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:83"
  cell $and $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid
    connect \B $2
    connect \Y $4
  end
  process $group_0
    assign $next\valid$1 1'0
    assign $next\valid$1 $4
    sync init
    sync always
      update \valid$1 $next\valid$1
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:59"
  wire width 1 \stall$6
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:59"
  wire width 1 $next\stall$6
  process $group_1
    assign $next\stall 1'0
    assign $next\stall \stall$6
    sync init
    sync always
      update \stall $next\stall
  end
  wire width 1 $verilog_initial_trigger
  process $group_2
    assign $next\stall$6 1'0
    assign $next\stall$6 1'0
    assign $verilog_initial_trigger $verilog_initial_trigger
    sync init
      update $verilog_initial_trigger 1'0
    sync always
      update \stall$6 $next\stall$6
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.csrf"
module \csrf
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 input 0 \mtvec_r__base
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 input 1 \mepc_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 13 input 2 \port__addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 3 \port__en
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 4 \port__en$1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 13 input 5 \port__addr$2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 input 6 \port__data
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 output 7 \port__data$3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\port__data$3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 8 \mstatus_r__uie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 9 \mstatus_r__sie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 10 \mstatus_r__mie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 11 \mstatus_r__upie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 12 \mstatus_r__spie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 13 \mstatus_r__mpie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 14 \mstatus_r__spp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 input 15 \mstatus_r__mpp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 input 16 \mstatus_r__fs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 input 17 \mstatus_r__xs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 18 \mstatus_r__mprv
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 19 \mstatus_r__sum
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 20 \mstatus_r__mxr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 21 \mstatus_r__tvm
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 22 \mstatus_r__tw
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 23 \mstatus_r__tsr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 24 \mstatus_r__sd
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 26 input 25 \misa_r__extensions
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 input 26 \misa_r__mxl
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 27 \mie_r__usie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 28 \mie_r__ssie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 29 \mie_r__msie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 30 \mie_r__utie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 31 \mie_r__stie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 32 \mie_r__mtie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 33 \mie_r__ueie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 34 \mie_r__seie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 35 \mie_r__meie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 input 36 \mtvec_r__mode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 input 37 \mscratch_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 31 input 38 \mcause_r__ecode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 39 \mcause_r__interrupt
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 40 \mip_r__usip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 41 \mip_r__ssip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 42 \mip_r__msip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 43 \mip_r__utip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 44 \mip_r__stip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 45 \mip_r__mtip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 46 \mip_r__ueip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 47 \mip_r__seip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 48 \mip_r__meip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 input 49 \irq_mask_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 input 50 \irq_pending_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 51 \mstatus_w__uie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_w__uie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 52 \mstatus_w__sie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_w__sie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 53 \mstatus_w__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_w__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 54 \mstatus_r__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 55 \mstatus_w__mie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_w__mie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 56 \mstatus_w__upie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_w__upie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 57 \mstatus_w__spie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_w__spie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 58 \mstatus_w__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_w__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 59 \mstatus_r__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 60 \mstatus_w__mpie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_w__mpie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 61 \mstatus_w__spp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_w__spp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 output 62 \mstatus_w__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\mstatus_w__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 input 63 \mstatus_r__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 output 64 \mstatus_w__mpp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\mstatus_w__mpp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 output 65 \mstatus_w__fs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\mstatus_w__fs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 output 66 \mstatus_w__xs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\mstatus_w__xs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 67 \mstatus_w__mprv
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_w__mprv
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 68 \mstatus_w__sum
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_w__sum
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 69 \mstatus_w__mxr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_w__mxr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 70 \mstatus_w__tvm
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_w__tvm
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 71 \mstatus_w__tw
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_w__tw
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 72 \mstatus_w__tsr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_w__tsr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 8 output 73 \mstatus_w__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 8 $next\mstatus_w__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 8 input 74 \mstatus_r__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 75 \mstatus_w__sd
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_w__sd
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 output 76 \mstatus_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 $next\mstatus_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 26 output 77 \misa_w__extensions
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 26 $next\misa_w__extensions
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 output 78 \misa_w__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 $next\misa_w__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 input 79 \misa_r__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 output 80 \misa_w__mxl
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\misa_w__mxl
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 output 81 \misa_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 $next\misa_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 82 \mie_w__usie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_w__usie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 83 \mie_w__ssie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_w__ssie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 84 \mie_w__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_w__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 85 \mie_r__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 86 \mie_w__msie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_w__msie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 87 \mie_w__utie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_w__utie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 88 \mie_w__stie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_w__stie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 89 \mie_w__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_w__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 90 \mie_r__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 91 \mie_w__mtie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_w__mtie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 92 \mie_w__ueie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_w__ueie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 93 \mie_w__seie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_w__seie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 94 \mie_w__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_w__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 95 \mie_r__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 96 \mie_w__meie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_w__meie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 output 97 \mie_w__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 $next\mie_w__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 input 98 \mie_r__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 output 99 \mie_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 $next\mie_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 output 100 \mtvec_w__mode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\mtvec_w__mode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 output 101 \mtvec_w__base
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 $next\mtvec_w__base
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 output 102 \mtvec_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 $next\mtvec_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 output 103 \mscratch_w__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\mscratch_w__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 output 104 \mscratch_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 $next\mscratch_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 output 105 \mepc_w__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\mepc_w__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 output 106 \mepc_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 $next\mepc_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 31 output 107 \mcause_w__ecode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 31 $next\mcause_w__ecode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 108 \mcause_w__interrupt
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mcause_w__interrupt
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 output 109 \mcause_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 $next\mcause_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 110 \mip_w__usip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_w__usip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 111 \mip_w__ssip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_w__ssip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 112 \mip_w__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_w__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 113 \mip_r__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 114 \mip_w__msip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_w__msip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 115 \mip_w__utip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_w__utip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 116 \mip_w__stip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_w__stip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 117 \mip_w__wiri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_w__wiri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 118 \mip_r__wiri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 119 \mip_w__mtip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_w__mtip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 120 \mip_w__ueip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_w__ueip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 121 \mip_w__seip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_w__seip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 122 \mip_w__wiri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_w__wiri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 123 \mip_r__wiri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 124 \mip_w__meip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_w__meip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 output 125 \mip_w__wiri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 $next\mip_w__wiri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 input 126 \mip_r__wiri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 output 127 \mip_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 $next\mip_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 output 128 \irq_mask_w__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\irq_mask_w__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 output 129 \irq_mask_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 $next\irq_mask_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 output 130 \irq_pending_w__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\irq_pending_w__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 output 131 \irq_pending_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 $next\irq_pending_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__uie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__uie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__sie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__sie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__mie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__mie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__upie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__upie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__spie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__spie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__mpie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__mpie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__spp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__spp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \dat_r__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\dat_r__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \dat_r__mpp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\dat_r__mpp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \dat_r__fs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\dat_r__fs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \dat_r__xs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\dat_r__xs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__mprv
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__mprv
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__sum
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__sum
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__mxr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__mxr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__tvm
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__tvm
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__tw
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__tw
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__tsr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__tsr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 8 \dat_r__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 8 $next\dat_r__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__sd
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__sd
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 26 \dat_r__extensions
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 26 $next\dat_r__extensions
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 \dat_r__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 $next\dat_r__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \dat_r__mxl
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\dat_r__mxl
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__usie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__usie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__ssie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__ssie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__wpri0$4
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__wpri0$4
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__msie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__msie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__utie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__utie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__stie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__stie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__wpri1$5
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__wpri1$5
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__mtie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__mtie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__ueie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__ueie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__seie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__seie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__wpri2$6
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__wpri2$6
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__meie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__meie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 \dat_r__wpri3$7
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 $next\dat_r__wpri3$7
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \dat_r__mode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\dat_r__mode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 \dat_r__base
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 $next\dat_r__base
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \dat_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\dat_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \dat_r__value$8
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\dat_r__value$8
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 31 \dat_r__ecode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 31 $next\dat_r__ecode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__interrupt
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__interrupt
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__usip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__usip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__ssip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__ssip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__wiri0$9
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__wiri0$9
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__msip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__msip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__utip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__utip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__stip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__stip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__wiri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__wiri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__mtip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__mtip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__ueip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__ueip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__seip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__seip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__wiri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__wiri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_r__meip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_r__meip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 \dat_r__wiri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 $next\dat_r__wiri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \dat_r__value$10
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\dat_r__value$10
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \dat_r__value$11
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\dat_r__value$11
  process $group_0
    assign $next\port__data$3 32'00000000000000000000000000000000
    switch \port__addr
      case 13'0001100000000
        assign $next\port__data$3 { \dat_r__sd \dat_r__wpri3 \dat_r__tsr \dat_r__tw \dat_r__tvm \dat_r__mxr \dat_r__sum \dat_r__mprv \dat_r__xs \dat_r__fs \dat_r__mpp \dat_r__wpri2 \dat_r__spp \dat_r__mpie \dat_r__wpri1 \dat_r__spie \dat_r__upie \dat_r__mie \dat_r__wpri0 \dat_r__sie \dat_r__uie }
      case 13'0001100000001
        assign $next\port__data$3 { \dat_r__mxl \dat_r__wiri0 \dat_r__extensions }
      case 13'0001100000100
        assign $next\port__data$3 { \dat_r__wpri3$7 \dat_r__meie \dat_r__wpri2$6 \dat_r__seie \dat_r__ueie \dat_r__mtie \dat_r__wpri1$5 \dat_r__stie \dat_r__utie \dat_r__msie \dat_r__wpri0$4 \dat_r__ssie \dat_r__usie }
      case 13'0001100000101
        assign $next\port__data$3 { \dat_r__base \dat_r__mode }
      case 13'0001101000000
        assign $next\port__data$3 { \dat_r__value }
      case 13'0001101000001
        assign $next\port__data$3 { \dat_r__value$8 }
      case 13'0001101000010
        assign $next\port__data$3 { \dat_r__interrupt \dat_r__ecode }
      case 13'0001101000100
        assign $next\port__data$3 { \dat_r__wiri3 \dat_r__meip \dat_r__wiri2 \dat_r__seip \dat_r__ueip \dat_r__mtip \dat_r__wiri1 \dat_r__stip \dat_r__utip \dat_r__msip \dat_r__wiri0$9 \dat_r__ssip \dat_r__usip }
      case 13'0001100110000
        assign $next\port__data$3 { \dat_r__value$10 }
      case 13'0001101100000
        assign $next\port__data$3 { \dat_r__value$11 }
    end
    sync init
    sync always
      update \port__data$3 $next\port__data$3
  end
  process $group_1
    assign $next\dat_r__uie 1'0
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__uie \mstatus_r__uie
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__uie $next\dat_r__uie
  end
  process $group_2
    assign $next\dat_r__sie 1'0
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__sie \mstatus_r__sie
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__sie $next\dat_r__sie
  end
  process $group_3
    assign $next\dat_r__wpri0 1'0
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__wpri0 1'0
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__wpri0 $next\dat_r__wpri0
  end
  process $group_4
    assign $next\dat_r__mie 1'0
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__mie \mstatus_r__mie
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__mie $next\dat_r__mie
  end
  process $group_5
    assign $next\dat_r__upie 1'0
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__upie \mstatus_r__upie
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__upie $next\dat_r__upie
  end
  process $group_6
    assign $next\dat_r__spie 1'0
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__spie \mstatus_r__spie
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__spie $next\dat_r__spie
  end
  process $group_7
    assign $next\dat_r__wpri1 1'0
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__wpri1 1'0
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__wpri1 $next\dat_r__wpri1
  end
  process $group_8
    assign $next\dat_r__mpie 1'0
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__mpie \mstatus_r__mpie
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__mpie $next\dat_r__mpie
  end
  process $group_9
    assign $next\dat_r__spp 1'0
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__spp \mstatus_r__spp
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__spp $next\dat_r__spp
  end
  process $group_10
    assign $next\dat_r__wpri2 2'00
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__wpri2 2'00
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__wpri2 $next\dat_r__wpri2
  end
  process $group_11
    assign $next\dat_r__mpp 2'00
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__mpp \mstatus_r__mpp
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__mpp $next\dat_r__mpp
  end
  process $group_12
    assign $next\dat_r__fs 2'00
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__fs \mstatus_r__fs
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__fs $next\dat_r__fs
  end
  process $group_13
    assign $next\dat_r__xs 2'00
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__xs \mstatus_r__xs
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__xs $next\dat_r__xs
  end
  process $group_14
    assign $next\dat_r__mprv 1'0
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__mprv \mstatus_r__mprv
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__mprv $next\dat_r__mprv
  end
  process $group_15
    assign $next\dat_r__sum 1'0
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__sum \mstatus_r__sum
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__sum $next\dat_r__sum
  end
  process $group_16
    assign $next\dat_r__mxr 1'0
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__mxr \mstatus_r__mxr
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__mxr $next\dat_r__mxr
  end
  process $group_17
    assign $next\dat_r__tvm 1'0
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__tvm \mstatus_r__tvm
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__tvm $next\dat_r__tvm
  end
  process $group_18
    assign $next\dat_r__tw 1'0
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__tw \mstatus_r__tw
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__tw $next\dat_r__tw
  end
  process $group_19
    assign $next\dat_r__tsr 1'0
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__tsr \mstatus_r__tsr
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__tsr $next\dat_r__tsr
  end
  process $group_20
    assign $next\dat_r__wpri3 8'00000000
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__wpri3 8'00000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__wpri3 $next\dat_r__wpri3
  end
  process $group_21
    assign $next\dat_r__sd 1'0
    switch \port__addr
      case 13'0001100000000
        assign $next\dat_r__sd \mstatus_r__sd
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__sd $next\dat_r__sd
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 \mstatus_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 $next\mstatus_re
  process $group_22
    assign $next\mstatus_re 1'0
    switch \port__addr
      case 13'0001100000000
        assign $next\mstatus_re \port__en
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_re $next\mstatus_re
  end
  process $group_23
    assign $next\dat_r__extensions 26'00000000000000000000000000
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
        assign $next\dat_r__extensions \misa_r__extensions
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__extensions $next\dat_r__extensions
  end
  process $group_24
    assign $next\dat_r__wiri0 4'0000
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
        assign $next\dat_r__wiri0 4'0000
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__wiri0 $next\dat_r__wiri0
  end
  process $group_25
    assign $next\dat_r__mxl 2'00
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
        assign $next\dat_r__mxl \misa_r__mxl
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__mxl $next\dat_r__mxl
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 \misa_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 $next\misa_re
  process $group_26
    assign $next\misa_re 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
        assign $next\misa_re \port__en
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \misa_re $next\misa_re
  end
  process $group_27
    assign $next\dat_r__usie 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\dat_r__usie \mie_r__usie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__usie $next\dat_r__usie
  end
  process $group_28
    assign $next\dat_r__ssie 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\dat_r__ssie \mie_r__ssie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__ssie $next\dat_r__ssie
  end
  process $group_29
    assign $next\dat_r__wpri0$4 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\dat_r__wpri0$4 1'0
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__wpri0$4 $next\dat_r__wpri0$4
  end
  process $group_30
    assign $next\dat_r__msie 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\dat_r__msie \mie_r__msie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__msie $next\dat_r__msie
  end
  process $group_31
    assign $next\dat_r__utie 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\dat_r__utie \mie_r__utie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__utie $next\dat_r__utie
  end
  process $group_32
    assign $next\dat_r__stie 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\dat_r__stie \mie_r__stie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__stie $next\dat_r__stie
  end
  process $group_33
    assign $next\dat_r__wpri1$5 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\dat_r__wpri1$5 1'0
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__wpri1$5 $next\dat_r__wpri1$5
  end
  process $group_34
    assign $next\dat_r__mtie 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\dat_r__mtie \mie_r__mtie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__mtie $next\dat_r__mtie
  end
  process $group_35
    assign $next\dat_r__ueie 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\dat_r__ueie \mie_r__ueie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__ueie $next\dat_r__ueie
  end
  process $group_36
    assign $next\dat_r__seie 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\dat_r__seie \mie_r__seie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__seie $next\dat_r__seie
  end
  process $group_37
    assign $next\dat_r__wpri2$6 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\dat_r__wpri2$6 1'0
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__wpri2$6 $next\dat_r__wpri2$6
  end
  process $group_38
    assign $next\dat_r__meie 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\dat_r__meie \mie_r__meie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__meie $next\dat_r__meie
  end
  process $group_39
    assign $next\dat_r__wpri3$7 20'00000000000000000000
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\dat_r__wpri3$7 20'00000000000000000000
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__wpri3$7 $next\dat_r__wpri3$7
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 \mie_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 $next\mie_re
  process $group_40
    assign $next\mie_re 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\mie_re \port__en
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mie_re $next\mie_re
  end
  process $group_41
    assign $next\dat_r__mode 2'00
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
        assign $next\dat_r__mode \mtvec_r__mode
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__mode $next\dat_r__mode
  end
  process $group_42
    assign $next\dat_r__base 30'000000000000000000000000000000
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
        assign $next\dat_r__base \mtvec_r__base
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__base $next\dat_r__base
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 \mtvec_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 $next\mtvec_re
  process $group_43
    assign $next\mtvec_re 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
        assign $next\mtvec_re \port__en
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mtvec_re $next\mtvec_re
  end
  process $group_44
    assign $next\dat_r__value 32'00000000000000000000000000000000
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
        assign $next\dat_r__value \mscratch_r__value
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__value $next\dat_r__value
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 \mscratch_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 $next\mscratch_re
  process $group_45
    assign $next\mscratch_re 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
        assign $next\mscratch_re \port__en
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mscratch_re $next\mscratch_re
  end
  process $group_46
    assign $next\dat_r__value$8 32'00000000000000000000000000000000
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
        assign $next\dat_r__value$8 \mepc_r__value
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__value$8 $next\dat_r__value$8
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 \mepc_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 $next\mepc_re
  process $group_47
    assign $next\mepc_re 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
        assign $next\mepc_re \port__en
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mepc_re $next\mepc_re
  end
  process $group_48
    assign $next\dat_r__ecode 31'0000000000000000000000000000000
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
        assign $next\dat_r__ecode \mcause_r__ecode
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__ecode $next\dat_r__ecode
  end
  process $group_49
    assign $next\dat_r__interrupt 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
        assign $next\dat_r__interrupt \mcause_r__interrupt
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__interrupt $next\dat_r__interrupt
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 \mcause_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 $next\mcause_re
  process $group_50
    assign $next\mcause_re 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
        assign $next\mcause_re \port__en
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mcause_re $next\mcause_re
  end
  process $group_51
    assign $next\dat_r__usip 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\dat_r__usip \mip_r__usip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__usip $next\dat_r__usip
  end
  process $group_52
    assign $next\dat_r__ssip 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\dat_r__ssip \mip_r__ssip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__ssip $next\dat_r__ssip
  end
  process $group_53
    assign $next\dat_r__wiri0$9 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\dat_r__wiri0$9 1'0
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__wiri0$9 $next\dat_r__wiri0$9
  end
  process $group_54
    assign $next\dat_r__msip 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\dat_r__msip \mip_r__msip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__msip $next\dat_r__msip
  end
  process $group_55
    assign $next\dat_r__utip 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\dat_r__utip \mip_r__utip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__utip $next\dat_r__utip
  end
  process $group_56
    assign $next\dat_r__stip 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\dat_r__stip \mip_r__stip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__stip $next\dat_r__stip
  end
  process $group_57
    assign $next\dat_r__wiri1 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\dat_r__wiri1 1'0
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__wiri1 $next\dat_r__wiri1
  end
  process $group_58
    assign $next\dat_r__mtip 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\dat_r__mtip \mip_r__mtip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__mtip $next\dat_r__mtip
  end
  process $group_59
    assign $next\dat_r__ueip 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\dat_r__ueip \mip_r__ueip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__ueip $next\dat_r__ueip
  end
  process $group_60
    assign $next\dat_r__seip 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\dat_r__seip \mip_r__seip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__seip $next\dat_r__seip
  end
  process $group_61
    assign $next\dat_r__wiri2 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\dat_r__wiri2 1'0
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__wiri2 $next\dat_r__wiri2
  end
  process $group_62
    assign $next\dat_r__meip 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\dat_r__meip \mip_r__meip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__meip $next\dat_r__meip
  end
  process $group_63
    assign $next\dat_r__wiri3 20'00000000000000000000
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\dat_r__wiri3 20'00000000000000000000
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__wiri3 $next\dat_r__wiri3
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 \mip_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 $next\mip_re
  process $group_64
    assign $next\mip_re 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\mip_re \port__en
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mip_re $next\mip_re
  end
  process $group_65
    assign $next\dat_r__value$10 32'00000000000000000000000000000000
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
        assign $next\dat_r__value$10 \irq_mask_r__value
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_r__value$10 $next\dat_r__value$10
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 \irq_mask_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 $next\irq_mask_re
  process $group_66
    assign $next\irq_mask_re 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
        assign $next\irq_mask_re \port__en
      case 13'0001101100000
    end
    sync init
    sync always
      update \irq_mask_re $next\irq_mask_re
  end
  process $group_67
    assign $next\dat_r__value$11 32'00000000000000000000000000000000
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
        assign $next\dat_r__value$11 \irq_pending_r__value
    end
    sync init
    sync always
      update \dat_r__value$11 $next\dat_r__value$11
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 \irq_pending_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:28"
  wire width 1 $next\irq_pending_re
  process $group_68
    assign $next\irq_pending_re 1'0
    switch \port__addr
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
        assign $next\irq_pending_re \port__en
    end
    sync init
    sync always
      update \irq_pending_re $next\irq_pending_re
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__uie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__uie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__sie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__sie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__mie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__mie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__upie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__upie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__spie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__spie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__mpie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__mpie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__spp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__spp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \dat_w__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\dat_w__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \dat_w__mpp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\dat_w__mpp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \dat_w__fs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\dat_w__fs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \dat_w__xs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\dat_w__xs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__mprv
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__mprv
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__sum
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__sum
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__mxr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__mxr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__tvm
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__tvm
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__tw
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__tw
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__tsr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__tsr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 8 \dat_w__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 8 $next\dat_w__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__sd
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__sd
  process $group_69
    assign $next\dat_w__uie 1'0
    assign $next\dat_w__sie 1'0
    assign $next\dat_w__wpri0 1'0
    assign $next\dat_w__mie 1'0
    assign $next\dat_w__upie 1'0
    assign $next\dat_w__spie 1'0
    assign $next\dat_w__wpri1 1'0
    assign $next\dat_w__mpie 1'0
    assign $next\dat_w__spp 1'0
    assign $next\dat_w__wpri2 2'00
    assign $next\dat_w__mpp 2'00
    assign $next\dat_w__fs 2'00
    assign $next\dat_w__xs 2'00
    assign $next\dat_w__mprv 1'0
    assign $next\dat_w__sum 1'0
    assign $next\dat_w__mxr 1'0
    assign $next\dat_w__tvm 1'0
    assign $next\dat_w__tw 1'0
    assign $next\dat_w__tsr 1'0
    assign $next\dat_w__wpri3 8'00000000
    assign $next\dat_w__sd 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign { $next\dat_w__sd $next\dat_w__wpri3 $next\dat_w__tsr $next\dat_w__tw $next\dat_w__tvm $next\dat_w__mxr $next\dat_w__sum $next\dat_w__mprv $next\dat_w__xs $next\dat_w__fs $next\dat_w__mpp $next\dat_w__wpri2 $next\dat_w__spp $next\dat_w__mpie $next\dat_w__wpri1 $next\dat_w__spie $next\dat_w__upie $next\dat_w__mie $next\dat_w__wpri0 $next\dat_w__sie $next\dat_w__uie } \port__data
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_w__uie $next\dat_w__uie
      update \dat_w__sie $next\dat_w__sie
      update \dat_w__wpri0 $next\dat_w__wpri0
      update \dat_w__mie $next\dat_w__mie
      update \dat_w__upie $next\dat_w__upie
      update \dat_w__spie $next\dat_w__spie
      update \dat_w__wpri1 $next\dat_w__wpri1
      update \dat_w__mpie $next\dat_w__mpie
      update \dat_w__spp $next\dat_w__spp
      update \dat_w__wpri2 $next\dat_w__wpri2
      update \dat_w__mpp $next\dat_w__mpp
      update \dat_w__fs $next\dat_w__fs
      update \dat_w__xs $next\dat_w__xs
      update \dat_w__mprv $next\dat_w__mprv
      update \dat_w__sum $next\dat_w__sum
      update \dat_w__mxr $next\dat_w__mxr
      update \dat_w__tvm $next\dat_w__tvm
      update \dat_w__tw $next\dat_w__tw
      update \dat_w__tsr $next\dat_w__tsr
      update \dat_w__wpri3 $next\dat_w__wpri3
      update \dat_w__sd $next\dat_w__sd
  end
  process $group_90
    assign $next\mstatus_w__uie 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__uie \dat_w__uie
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__uie $next\mstatus_w__uie
  end
  process $group_91
    assign $next\mstatus_w__sie 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__sie \dat_w__sie
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__sie $next\mstatus_w__sie
  end
  process $group_92
    assign $next\mstatus_w__wpri0 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__wpri0 \mstatus_r__wpri0
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__wpri0 $next\mstatus_w__wpri0
  end
  process $group_93
    assign $next\mstatus_w__mie 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__mie \dat_w__mie
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__mie $next\mstatus_w__mie
  end
  process $group_94
    assign $next\mstatus_w__upie 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__upie \dat_w__upie
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__upie $next\mstatus_w__upie
  end
  process $group_95
    assign $next\mstatus_w__spie 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__spie \dat_w__spie
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__spie $next\mstatus_w__spie
  end
  process $group_96
    assign $next\mstatus_w__wpri1 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__wpri1 \mstatus_r__wpri1
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__wpri1 $next\mstatus_w__wpri1
  end
  process $group_97
    assign $next\mstatus_w__mpie 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__mpie \dat_w__mpie
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__mpie $next\mstatus_w__mpie
  end
  process $group_98
    assign $next\mstatus_w__spp 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__spp \dat_w__spp
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__spp $next\mstatus_w__spp
  end
  process $group_99
    assign $next\mstatus_w__wpri2 2'00
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__wpri2 \mstatus_r__wpri2
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__wpri2 $next\mstatus_w__wpri2
  end
  process $group_100
    assign $next\mstatus_w__mpp 2'00
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__mpp \dat_w__mpp
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__mpp $next\mstatus_w__mpp
  end
  process $group_101
    assign $next\mstatus_w__fs 2'00
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__fs \dat_w__fs
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__fs $next\mstatus_w__fs
  end
  process $group_102
    assign $next\mstatus_w__xs 2'00
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__xs \dat_w__xs
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__xs $next\mstatus_w__xs
  end
  process $group_103
    assign $next\mstatus_w__mprv 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__mprv \dat_w__mprv
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__mprv $next\mstatus_w__mprv
  end
  process $group_104
    assign $next\mstatus_w__sum 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__sum \dat_w__sum
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__sum $next\mstatus_w__sum
  end
  process $group_105
    assign $next\mstatus_w__mxr 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__mxr \dat_w__mxr
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__mxr $next\mstatus_w__mxr
  end
  process $group_106
    assign $next\mstatus_w__tvm 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__tvm \dat_w__tvm
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__tvm $next\mstatus_w__tvm
  end
  process $group_107
    assign $next\mstatus_w__tw 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__tw \dat_w__tw
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__tw $next\mstatus_w__tw
  end
  process $group_108
    assign $next\mstatus_w__tsr 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__tsr \dat_w__tsr
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__tsr $next\mstatus_w__tsr
  end
  process $group_109
    assign $next\mstatus_w__wpri3 8'00000000
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__wpri3 \mstatus_r__wpri3
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__wpri3 $next\mstatus_w__wpri3
  end
  process $group_110
    assign $next\mstatus_w__sd 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_w__sd \dat_w__sd
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_w__sd $next\mstatus_w__sd
  end
  process $group_111
    assign $next\mstatus_we 1'0
    switch \port__addr$2
      case 13'0001100000000
        assign $next\mstatus_we \port__en$1
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mstatus_we $next\mstatus_we
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 26 \dat_w__extensions
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 26 $next\dat_w__extensions
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 \dat_w__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 $next\dat_w__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \dat_w__mxl
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\dat_w__mxl
  process $group_112
    assign $next\dat_w__extensions 26'00000000000000000000000000
    assign $next\dat_w__wiri0 4'0000
    assign $next\dat_w__mxl 2'00
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
        assign { $next\dat_w__mxl $next\dat_w__wiri0 $next\dat_w__extensions } \port__data
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_w__extensions $next\dat_w__extensions
      update \dat_w__wiri0 $next\dat_w__wiri0
      update \dat_w__mxl $next\dat_w__mxl
  end
  process $group_115
    assign $next\misa_w__extensions 26'00000000000000000000000000
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
        assign $next\misa_w__extensions \dat_w__extensions
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \misa_w__extensions $next\misa_w__extensions
  end
  process $group_116
    assign $next\misa_w__wiri0 4'0000
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
        assign $next\misa_w__wiri0 \misa_r__wiri0
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \misa_w__wiri0 $next\misa_w__wiri0
  end
  process $group_117
    assign $next\misa_w__mxl 2'00
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
        assign $next\misa_w__mxl \dat_w__mxl
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \misa_w__mxl $next\misa_w__mxl
  end
  process $group_118
    assign $next\misa_we 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
        assign $next\misa_we \port__en$1
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \misa_we $next\misa_we
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__usie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__usie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__ssie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__ssie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__wpri0$12
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__wpri0$12
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__msie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__msie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__utie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__utie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__stie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__stie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__wpri1$13
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__wpri1$13
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__mtie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__mtie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__ueie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__ueie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__seie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__seie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__wpri2$14
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__wpri2$14
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__meie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__meie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 \dat_w__wpri3$15
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 $next\dat_w__wpri3$15
  process $group_119
    assign $next\dat_w__usie 1'0
    assign $next\dat_w__ssie 1'0
    assign $next\dat_w__wpri0$12 1'0
    assign $next\dat_w__msie 1'0
    assign $next\dat_w__utie 1'0
    assign $next\dat_w__stie 1'0
    assign $next\dat_w__wpri1$13 1'0
    assign $next\dat_w__mtie 1'0
    assign $next\dat_w__ueie 1'0
    assign $next\dat_w__seie 1'0
    assign $next\dat_w__wpri2$14 1'0
    assign $next\dat_w__meie 1'0
    assign $next\dat_w__wpri3$15 20'00000000000000000000
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign { $next\dat_w__wpri3$15 $next\dat_w__meie $next\dat_w__wpri2$14 $next\dat_w__seie $next\dat_w__ueie $next\dat_w__mtie $next\dat_w__wpri1$13 $next\dat_w__stie $next\dat_w__utie $next\dat_w__msie $next\dat_w__wpri0$12 $next\dat_w__ssie $next\dat_w__usie } \port__data
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_w__usie $next\dat_w__usie
      update \dat_w__ssie $next\dat_w__ssie
      update \dat_w__wpri0$12 $next\dat_w__wpri0$12
      update \dat_w__msie $next\dat_w__msie
      update \dat_w__utie $next\dat_w__utie
      update \dat_w__stie $next\dat_w__stie
      update \dat_w__wpri1$13 $next\dat_w__wpri1$13
      update \dat_w__mtie $next\dat_w__mtie
      update \dat_w__ueie $next\dat_w__ueie
      update \dat_w__seie $next\dat_w__seie
      update \dat_w__wpri2$14 $next\dat_w__wpri2$14
      update \dat_w__meie $next\dat_w__meie
      update \dat_w__wpri3$15 $next\dat_w__wpri3$15
  end
  process $group_132
    assign $next\mie_w__usie 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\mie_w__usie \dat_w__usie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mie_w__usie $next\mie_w__usie
  end
  process $group_133
    assign $next\mie_w__ssie 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\mie_w__ssie \dat_w__ssie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mie_w__ssie $next\mie_w__ssie
  end
  process $group_134
    assign $next\mie_w__wpri0 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\mie_w__wpri0 \mie_r__wpri0
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mie_w__wpri0 $next\mie_w__wpri0
  end
  process $group_135
    assign $next\mie_w__msie 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\mie_w__msie \dat_w__msie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mie_w__msie $next\mie_w__msie
  end
  process $group_136
    assign $next\mie_w__utie 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\mie_w__utie \dat_w__utie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mie_w__utie $next\mie_w__utie
  end
  process $group_137
    assign $next\mie_w__stie 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\mie_w__stie \dat_w__stie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mie_w__stie $next\mie_w__stie
  end
  process $group_138
    assign $next\mie_w__wpri1 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\mie_w__wpri1 \mie_r__wpri1
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mie_w__wpri1 $next\mie_w__wpri1
  end
  process $group_139
    assign $next\mie_w__mtie 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\mie_w__mtie \dat_w__mtie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mie_w__mtie $next\mie_w__mtie
  end
  process $group_140
    assign $next\mie_w__ueie 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\mie_w__ueie \dat_w__ueie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mie_w__ueie $next\mie_w__ueie
  end
  process $group_141
    assign $next\mie_w__seie 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\mie_w__seie \dat_w__seie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mie_w__seie $next\mie_w__seie
  end
  process $group_142
    assign $next\mie_w__wpri2 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\mie_w__wpri2 \mie_r__wpri2
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mie_w__wpri2 $next\mie_w__wpri2
  end
  process $group_143
    assign $next\mie_w__meie 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\mie_w__meie \dat_w__meie
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mie_w__meie $next\mie_w__meie
  end
  process $group_144
    assign $next\mie_w__wpri3 20'00000000000000000000
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\mie_w__wpri3 \mie_r__wpri3
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mie_w__wpri3 $next\mie_w__wpri3
  end
  process $group_145
    assign $next\mie_we 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
        assign $next\mie_we \port__en$1
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mie_we $next\mie_we
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \dat_w__mode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\dat_w__mode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 \dat_w__base
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 $next\dat_w__base
  process $group_146
    assign $next\dat_w__mode 2'00
    assign $next\dat_w__base 30'000000000000000000000000000000
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
        assign { $next\dat_w__base $next\dat_w__mode } \port__data
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_w__mode $next\dat_w__mode
      update \dat_w__base $next\dat_w__base
  end
  process $group_148
    assign $next\mtvec_w__mode 2'00
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
        assign $next\mtvec_w__mode \dat_w__mode
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mtvec_w__mode $next\mtvec_w__mode
  end
  process $group_149
    assign $next\mtvec_w__base 30'000000000000000000000000000000
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
        assign $next\mtvec_w__base \dat_w__base
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mtvec_w__base $next\mtvec_w__base
  end
  process $group_150
    assign $next\mtvec_we 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
        assign $next\mtvec_we \port__en$1
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mtvec_we $next\mtvec_we
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \dat_w__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\dat_w__value
  process $group_151
    assign $next\dat_w__value 32'00000000000000000000000000000000
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
        assign { $next\dat_w__value } \port__data
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_w__value $next\dat_w__value
  end
  process $group_152
    assign $next\mscratch_w__value 32'00000000000000000000000000000000
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
        assign $next\mscratch_w__value \dat_w__value
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mscratch_w__value $next\mscratch_w__value
  end
  process $group_153
    assign $next\mscratch_we 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
        assign $next\mscratch_we \port__en$1
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mscratch_we $next\mscratch_we
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \dat_w__value$16
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\dat_w__value$16
  process $group_154
    assign $next\dat_w__value$16 32'00000000000000000000000000000000
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
        assign { $next\dat_w__value$16 } \port__data
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_w__value$16 $next\dat_w__value$16
  end
  process $group_155
    assign $next\mepc_w__value 32'00000000000000000000000000000000
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
        assign $next\mepc_w__value \dat_w__value$16
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mepc_w__value $next\mepc_w__value
  end
  process $group_156
    assign $next\mepc_we 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
        assign $next\mepc_we \port__en$1
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mepc_we $next\mepc_we
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 31 \dat_w__ecode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 31 $next\dat_w__ecode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__interrupt
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__interrupt
  process $group_157
    assign $next\dat_w__ecode 31'0000000000000000000000000000000
    assign $next\dat_w__interrupt 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
        assign { $next\dat_w__interrupt $next\dat_w__ecode } \port__data
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_w__ecode $next\dat_w__ecode
      update \dat_w__interrupt $next\dat_w__interrupt
  end
  process $group_159
    assign $next\mcause_w__ecode 31'0000000000000000000000000000000
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
        assign $next\mcause_w__ecode \dat_w__ecode
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mcause_w__ecode $next\mcause_w__ecode
  end
  process $group_160
    assign $next\mcause_w__interrupt 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
        assign $next\mcause_w__interrupt \dat_w__interrupt
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mcause_w__interrupt $next\mcause_w__interrupt
  end
  process $group_161
    assign $next\mcause_we 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
        assign $next\mcause_we \port__en$1
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mcause_we $next\mcause_we
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__usip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__usip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__ssip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__ssip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__wiri0$17
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__wiri0$17
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__msip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__msip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__utip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__utip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__stip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__stip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__wiri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__wiri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__mtip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__mtip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__ueip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__ueip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__seip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__seip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__wiri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__wiri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dat_w__meip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dat_w__meip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 \dat_w__wiri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 $next\dat_w__wiri3
  process $group_162
    assign $next\dat_w__usip 1'0
    assign $next\dat_w__ssip 1'0
    assign $next\dat_w__wiri0$17 1'0
    assign $next\dat_w__msip 1'0
    assign $next\dat_w__utip 1'0
    assign $next\dat_w__stip 1'0
    assign $next\dat_w__wiri1 1'0
    assign $next\dat_w__mtip 1'0
    assign $next\dat_w__ueip 1'0
    assign $next\dat_w__seip 1'0
    assign $next\dat_w__wiri2 1'0
    assign $next\dat_w__meip 1'0
    assign $next\dat_w__wiri3 20'00000000000000000000
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign { $next\dat_w__wiri3 $next\dat_w__meip $next\dat_w__wiri2 $next\dat_w__seip $next\dat_w__ueip $next\dat_w__mtip $next\dat_w__wiri1 $next\dat_w__stip $next\dat_w__utip $next\dat_w__msip $next\dat_w__wiri0$17 $next\dat_w__ssip $next\dat_w__usip } \port__data
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_w__usip $next\dat_w__usip
      update \dat_w__ssip $next\dat_w__ssip
      update \dat_w__wiri0$17 $next\dat_w__wiri0$17
      update \dat_w__msip $next\dat_w__msip
      update \dat_w__utip $next\dat_w__utip
      update \dat_w__stip $next\dat_w__stip
      update \dat_w__wiri1 $next\dat_w__wiri1
      update \dat_w__mtip $next\dat_w__mtip
      update \dat_w__ueip $next\dat_w__ueip
      update \dat_w__seip $next\dat_w__seip
      update \dat_w__wiri2 $next\dat_w__wiri2
      update \dat_w__meip $next\dat_w__meip
      update \dat_w__wiri3 $next\dat_w__wiri3
  end
  process $group_175
    assign $next\mip_w__usip 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\mip_w__usip \dat_w__usip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mip_w__usip $next\mip_w__usip
  end
  process $group_176
    assign $next\mip_w__ssip 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\mip_w__ssip \dat_w__ssip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mip_w__ssip $next\mip_w__ssip
  end
  process $group_177
    assign $next\mip_w__wiri0 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\mip_w__wiri0 \mip_r__wiri0
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mip_w__wiri0 $next\mip_w__wiri0
  end
  process $group_178
    assign $next\mip_w__msip 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\mip_w__msip \dat_w__msip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mip_w__msip $next\mip_w__msip
  end
  process $group_179
    assign $next\mip_w__utip 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\mip_w__utip \dat_w__utip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mip_w__utip $next\mip_w__utip
  end
  process $group_180
    assign $next\mip_w__stip 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\mip_w__stip \dat_w__stip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mip_w__stip $next\mip_w__stip
  end
  process $group_181
    assign $next\mip_w__wiri1 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\mip_w__wiri1 \mip_r__wiri1
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mip_w__wiri1 $next\mip_w__wiri1
  end
  process $group_182
    assign $next\mip_w__mtip 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\mip_w__mtip \dat_w__mtip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mip_w__mtip $next\mip_w__mtip
  end
  process $group_183
    assign $next\mip_w__ueip 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\mip_w__ueip \dat_w__ueip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mip_w__ueip $next\mip_w__ueip
  end
  process $group_184
    assign $next\mip_w__seip 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\mip_w__seip \dat_w__seip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mip_w__seip $next\mip_w__seip
  end
  process $group_185
    assign $next\mip_w__wiri2 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\mip_w__wiri2 \mip_r__wiri2
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mip_w__wiri2 $next\mip_w__wiri2
  end
  process $group_186
    assign $next\mip_w__meip 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\mip_w__meip \dat_w__meip
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mip_w__meip $next\mip_w__meip
  end
  process $group_187
    assign $next\mip_w__wiri3 20'00000000000000000000
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\mip_w__wiri3 \mip_r__wiri3
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mip_w__wiri3 $next\mip_w__wiri3
  end
  process $group_188
    assign $next\mip_we 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
        assign $next\mip_we \port__en$1
      case 13'0001100110000
      case 13'0001101100000
    end
    sync init
    sync always
      update \mip_we $next\mip_we
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \dat_w__value$18
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\dat_w__value$18
  process $group_189
    assign $next\dat_w__value$18 32'00000000000000000000000000000000
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
        assign { $next\dat_w__value$18 } \port__data
      case 13'0001101100000
    end
    sync init
    sync always
      update \dat_w__value$18 $next\dat_w__value$18
  end
  process $group_190
    assign $next\irq_mask_w__value 32'00000000000000000000000000000000
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
        assign $next\irq_mask_w__value \dat_w__value$18
      case 13'0001101100000
    end
    sync init
    sync always
      update \irq_mask_w__value $next\irq_mask_w__value
  end
  process $group_191
    assign $next\irq_mask_we 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
        assign $next\irq_mask_we \port__en$1
      case 13'0001101100000
    end
    sync init
    sync always
      update \irq_mask_we $next\irq_mask_we
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \dat_w__value$19
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\dat_w__value$19
  process $group_192
    assign $next\dat_w__value$19 32'00000000000000000000000000000000
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
        assign { $next\dat_w__value$19 } \port__data
    end
    sync init
    sync always
      update \dat_w__value$19 $next\dat_w__value$19
  end
  process $group_193
    assign $next\irq_pending_w__value 32'00000000000000000000000000000000
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
        assign $next\irq_pending_w__value \dat_w__value$19
    end
    sync init
    sync always
      update \irq_pending_w__value $next\irq_pending_w__value
  end
  process $group_194
    assign $next\irq_pending_we 1'0
    switch \port__addr$2
      case 13'0001100000000
      case 13'0001100000001
      case 13'0001100000100
      case 13'0001100000101
      case 13'0001101000000
      case 13'0001101000001
      case 13'0001101000010
      case 13'0001101000100
      case 13'0001100110000
      case 13'0001101100000
        assign $next\irq_pending_we \port__en$1
    end
    sync init
    sync always
      update \irq_pending_we $next\irq_pending_we
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.adder"
module \adder
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:9"
  wire width 1 input 0 \sub
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:10"
  wire width 32 input 1 \src1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:11"
  wire width 32 input 2 \src2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:13"
  wire width 32 output 3 \result
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:13"
  wire width 32 $next\result
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:15"
  wire width 1 output 4 \overflow
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:15"
  wire width 1 $next\overflow
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:14"
  wire width 1 output 5 \carry
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:14"
  wire width 1 $next\carry
  wire width 33 $1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:22"
  cell $sub $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A \src1
    connect \B \src2
    connect \Y $1
  end
  wire width 33 $3
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:27"
  cell $add $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A \src1
    connect \B \src2
    connect \Y $3
  end
  process $group_0
    assign $next\result 32'00000000000000000000000000000000
    assign $next\carry 1'0
    switch { \sub }
      case 1'1
        assign { $next\carry $next\result } $1
      case 1'-
        assign { $next\carry $next\result } $3
    end
    sync init
    sync always
      update \result $next\result
      update \carry $next\carry
  end
  wire width 1 $5
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:23"
  cell $ne $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \src1 [31]
    connect \B \src2 [31]
    connect \Y $5
  end
  wire width 1 $7
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:23"
  cell $eq $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \result [31]
    connect \B \src2 [31]
    connect \Y $7
  end
  wire width 1 $9
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:23"
  cell $and $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $5
    connect \B $7
    connect \Y $9
  end
  wire width 1 $11
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:28"
  cell $not $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \src1 [31]
    connect \Y $11
  end
  wire width 1 $13
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:28"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $11
    connect \B \src2 [31]
    connect \Y $13
  end
  wire width 1 $15
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:28"
  cell $and $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $13
    connect \B \result [31]
    connect \Y $15
  end
  process $group_2
    assign $next\overflow 1'0
    switch { \sub }
      case 1'1
        assign $next\overflow $9
      case 1'-
        assign $next\overflow $15
    end
    sync init
    sync always
      update \overflow $next\overflow
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.compare"
module \compare
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:11"
  wire width 3 input 0 \op
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:12"
  wire width 1 input 1 \zero
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:13"
  wire width 1 input 2 \negative
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:14"
  wire width 1 input 3 \overflow
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:15"
  wire width 1 input 4 \carry
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:17"
  wire width 1 output 5 \condition_met
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:17"
  wire width 1 $next\condition_met
  wire width 1 $1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:26"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \zero
    connect \Y $1
  end
  wire width 1 $3
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:28"
  cell $not $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \zero
    connect \Y $3
  end
  wire width 1 $5
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:28"
  cell $ne $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \negative
    connect \B \overflow
    connect \Y $5
  end
  wire width 1 $7
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:28"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $3
    connect \B $5
    connect \Y $7
  end
  wire width 1 $9
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:30"
  cell $eq $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \negative
    connect \B \overflow
    connect \Y $9
  end
  wire width 1 $11
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:32"
  cell $not $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \zero
    connect \Y $11
  end
  wire width 1 $13
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:32"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $11
    connect \B \carry
    connect \Y $13
  end
  wire width 1 $15
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:34"
  cell $not $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \carry
    connect \Y $15
  end
  process $group_0
    assign $next\condition_met 1'0
    switch \op
      case 3'000
        assign $next\condition_met \zero
      case 3'001
        assign $next\condition_met $1
      case 3'100
        assign $next\condition_met $7
      case 3'101
        assign $next\condition_met $9
      case 3'110
        assign $next\condition_met $13
      case 3'111
        assign $next\condition_met $15
    end
    sync init
    sync always
      update \condition_met $next\condition_met
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.decoder"
module \decoder
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:26"
  wire width 32 input 0 \instruction
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:53"
  wire width 1 output 1 \csr
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:53"
  wire width 1 $next\csr
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:30"
  wire width 5 output 2 \rs1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:30"
  wire width 5 $next\rs1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:32"
  wire width 5 output 3 \rs2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:32"
  wire width 5 $next\rs2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:34"
  wire width 32 output 4 \immediate
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:34"
  wire width 32 $next\immediate
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:31"
  wire width 1 output 5 \rs1_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:31"
  wire width 1 $next\rs1_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:33"
  wire width 1 output 6 \rs2_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:33"
  wire width 1 $next\rs2_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:48"
  wire width 1 output 7 \lui
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:48"
  wire width 1 $next\lui
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:49"
  wire width 1 output 8 \auipc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:49"
  wire width 1 $next\auipc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:51"
  wire width 1 output 9 \branch
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:51"
  wire width 1 $next\branch
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:50"
  wire width 1 output 10 \jump
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:50"
  wire width 1 $next\jump
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:28"
  wire width 5 output 11 \rd
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:28"
  wire width 5 $next\rd
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:29"
  wire width 1 output 12 \rd_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:29"
  wire width 1 $next\rd_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:35"
  wire width 1 output 13 \bypass_x
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:35"
  wire width 1 $next\bypass_x
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:36"
  wire width 1 output 14 \bypass_m
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:36"
  wire width 1 $next\bypass_m
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:59"
  wire width 3 output 15 \funct3
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:59"
  wire width 3 $next\funct3
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:37"
  wire width 1 output 16 \load
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:37"
  wire width 1 $next\load
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:38"
  wire width 1 output 17 \store
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:38"
  wire width 1 $next\store
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:41"
  wire width 1 output 18 \adder_sub
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:41"
  wire width 1 $next\adder_sub
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:52"
  wire width 1 output 19 \compare
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:52"
  wire width 1 $next\compare
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:42"
  wire width 1 output 20 \logic
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:42"
  wire width 1 $next\logic
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:45"
  wire width 1 output 21 \shift
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:45"
  wire width 1 $next\shift
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:46"
  wire width 1 output 22 \direction
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:46"
  wire width 1 $next\direction
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:47"
  wire width 1 output 23 \sext
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:47"
  wire width 1 $next\sext
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:39"
  wire width 1 output 24 \fence_i
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:39"
  wire width 1 $next\fence_i
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:54"
  wire width 1 output 25 \csr_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:54"
  wire width 1 $next\csr_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:56"
  wire width 1 output 26 \ecall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:56"
  wire width 1 $next\ecall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:57"
  wire width 1 output 27 \ebreak
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:57"
  wire width 1 $next\ebreak
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:58"
  wire width 1 output 28 \mret
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:58"
  wire width 1 $next\mret
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:60"
  wire width 1 output 29 \illegal
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:60"
  wire width 1 $next\illegal
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:65"
  wire width 5 \opcode
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:65"
  wire width 5 $next\opcode
  process $group_0
    assign $next\opcode 5'00000
    assign $next\opcode \instruction [6:2]
    sync init
    sync always
      update \opcode $next\opcode
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:66"
  wire width 3 \funct3$1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:66"
  wire width 3 $next\funct3$1
  process $group_1
    assign $next\funct3$1 3'000
    assign $next\funct3$1 \instruction [14:12]
    sync init
    sync always
      update \funct3$1 $next\funct3$1
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:67"
  wire width 7 \funct7
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:67"
  wire width 7 $next\funct7
  process $group_2
    assign $next\funct7 7'0000000
    assign $next\funct7 \instruction [31:25]
    sync init
    sync always
      update \funct7 $next\funct7
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:68"
  wire width 12 \funct12
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:68"
  wire width 12 $next\funct12
  process $group_3
    assign $next\funct12 12'000000000000
    assign $next\funct12 \instruction [31:20]
    sync init
    sync always
      update \funct12 $next\funct12
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:70"
  wire width 12 \iimm12
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:70"
  wire width 12 $next\iimm12
  process $group_4
    assign $next\iimm12 12'000000000000
    assign $next\iimm12 \instruction [31:20]
    sync init
    sync always
      update \iimm12 $next\iimm12
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:71"
  wire width 12 \simm12
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:71"
  wire width 12 $next\simm12
  process $group_5
    assign $next\simm12 12'000000000000
    assign $next\simm12 { \instruction [31:25] \instruction [11:7] }
    sync init
    sync always
      update \simm12 $next\simm12
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:72"
  wire width 12 \bimm12
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:72"
  wire width 12 $next\bimm12
  process $group_6
    assign $next\bimm12 12'000000000000
    assign $next\bimm12 { \instruction [31] \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 } [11:0]
    sync init
    sync always
      update \bimm12 $next\bimm12
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:73"
  wire width 20 \uimm20
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:73"
  wire width 20 $next\uimm20
  process $group_7
    assign $next\uimm20 20'00000000000000000000
    assign $next\uimm20 \instruction [31:12]
    sync init
    sync always
      update \uimm20 $next\uimm20
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:74"
  wire width 20 \jimm20
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:74"
  wire width 20 $next\jimm20
  process $group_8
    assign $next\jimm20 20'00000000000000000000
    assign $next\jimm20 { \instruction [31] \instruction [19:12] \instruction [20] \instruction [30:21] 1'0 } [19:0]
    sync init
    sync always
      update \jimm20 $next\jimm20
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:77"
  wire width 3 \fmt
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:77"
  wire width 3 $next\fmt
  process $group_9
    assign $next\fmt 3'000
    switch \opcode
      case 5'01101
        assign $next\fmt 3'100
      case 5'00101
        assign $next\fmt 3'100
      case 5'11011
        assign $next\fmt 3'101
      case 5'11001
        assign $next\fmt 3'001
      case 5'11000
        assign $next\fmt 3'011
      case 5'00000
        assign $next\fmt 3'001
      case 5'01000
        assign $next\fmt 3'010
      case 5'00100
        assign $next\fmt 3'001
      case 5'01100
        assign $next\fmt 3'000
      case 5'00011
        assign $next\fmt 3'001
      case 5'11100
        assign $next\fmt 3'001
    end
    sync init
    sync always
      update \fmt $next\fmt
  end
  wire width 32 $2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:70"
  cell $pos $3
    parameter \A_SIGNED 1
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 32
    connect \A \iimm12
    connect \Y $2
  end
  wire width 32 $4
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:71"
  cell $pos $5
    parameter \A_SIGNED 1
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 32
    connect \A \simm12
    connect \Y $4
  end
  wire width 32 $6
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:72"
  cell $pos $7
    parameter \A_SIGNED 1
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 32
    connect \A \bimm12
    connect \Y $6
  end
  wire width 35 $8
  wire width 35 $9
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:124"
  cell $sshl $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 35
    connect \A \uimm20
    connect \B 4'1100
    connect \Y $9
  end
  connect $8 $9
  wire width 32 $11
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:74"
  cell $pos $12
    parameter \A_SIGNED 1
    parameter \A_WIDTH 20
    parameter \Y_WIDTH 32
    connect \A \jimm20
    connect \Y $11
  end
  process $group_10
    assign $next\immediate 32'00000000000000000000000000000000
    switch \fmt
      case 3'001
        assign $next\immediate $2
      case 3'010
        assign $next\immediate $4
      case 3'011
        assign $next\immediate $6
      case 3'100
        assign $next\immediate $8 [31:0]
      case 3'101
        assign $next\immediate $11
    end
    sync init
    sync always
      update \immediate $next\immediate
  end
  process $group_11
    assign $next\rd 5'00000
    assign $next\rd \instruction [11:7]
    sync init
    sync always
      update \rd $next\rd
  end
  process $group_12
    assign $next\rs1 5'00000
    assign $next\rs1 \instruction [19:15]
    sync init
    sync always
      update \rs1 $next\rs1
  end
  process $group_13
    assign $next\rs2 5'00000
    assign $next\rs2 \instruction [24:20]
    sync init
    sync always
      update \rs2 $next\rs2
  end
  wire width 1 $13
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:133"
  cell $eq $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 1'0
    connect \Y $13
  end
  wire width 1 $15
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:133"
  cell $eq $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 1'1
    connect \Y $15
  end
  wire width 1 $17
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:133"
  cell $or $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $13
    connect \B $15
    connect \Y $17
  end
  wire width 1 $19
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:133"
  cell $eq $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 3'100
    connect \Y $19
  end
  wire width 1 $21
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:133"
  cell $or $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $17
    connect \B $19
    connect \Y $21
  end
  wire width 1 $23
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:133"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 3'101
    connect \Y $23
  end
  wire width 1 $25
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:133"
  cell $or $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $21
    connect \B $23
    connect \Y $25
  end
  process $group_14
    assign $next\rd_we 1'0
    assign $next\rd_we $25
    sync init
    sync always
      update \rd_we $next\rd_we
  end
  wire width 1 $27
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:134"
  cell $eq $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 1'0
    connect \Y $27
  end
  wire width 1 $29
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:134"
  cell $eq $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 1'1
    connect \Y $29
  end
  wire width 1 $31
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:134"
  cell $or $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $27
    connect \B $29
    connect \Y $31
  end
  wire width 1 $33
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:134"
  cell $eq $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 2'10
    connect \Y $33
  end
  wire width 1 $35
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:134"
  cell $or $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $31
    connect \B $33
    connect \Y $35
  end
  wire width 1 $37
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:134"
  cell $eq $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 2'11
    connect \Y $37
  end
  wire width 1 $39
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:134"
  cell $or $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $35
    connect \B $37
    connect \Y $39
  end
  process $group_15
    assign $next\rs1_re 1'0
    assign $next\rs1_re $39
    sync init
    sync always
      update \rs1_re $next\rs1_re
  end
  wire width 1 $41
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:135"
  cell $eq $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 1'0
    connect \Y $41
  end
  wire width 1 $43
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:135"
  cell $eq $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 2'10
    connect \Y $43
  end
  wire width 1 $45
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:135"
  cell $or $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $41
    connect \B $43
    connect \Y $45
  end
  wire width 1 $47
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:135"
  cell $eq $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fmt
    connect \B 2'11
    connect \Y $47
  end
  wire width 1 $49
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:135"
  cell $or $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $45
    connect \B $47
    connect \Y $49
  end
  process $group_16
    assign $next\rs2_re 1'0
    assign $next\rs2_re $49
    sync init
    sync always
      update \rs2_re $next\rs2_re
  end
  process $group_17
    assign $next\funct3 3'000
    assign $next\funct3 \funct3$1
    sync init
    sync always
      update \funct3 $next\funct3
  end
  wire width 1 $51
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $51
  end
  wire width 1 $53
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 2'10
    connect \Y $53
  end
  wire width 1 $55
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $51
    connect \B $53
    connect \Y $55
  end
  wire width 1 $57
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $55
    connect \B 1'1
    connect \Y $57
  end
  wire width 1 $59
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $57
    connect \B 1'1
    connect \Y $59
  end
  wire width 1 $61
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $61
  end
  wire width 1 $63
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 2'11
    connect \Y $63
  end
  wire width 1 $65
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $61
    connect \B $63
    connect \Y $65
  end
  wire width 1 $67
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $65
    connect \B 1'1
    connect \Y $67
  end
  wire width 1 $69
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $67
    connect \B 1'1
    connect \Y $69
  end
  wire width 1 $71
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $59
    connect \B $69
    connect \Y $71
  end
  wire width 1 $73
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $73
  end
  wire width 1 $75
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 2'10
    connect \Y $75
  end
  wire width 1 $77
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $73
    connect \B $75
    connect \Y $77
  end
  wire width 1 $79
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $79
  end
  wire width 1 $81
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $77
    connect \B $79
    connect \Y $81
  end
  wire width 1 $83
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $81
    connect \B 1'1
    connect \Y $83
  end
  wire width 1 $85
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $71
    connect \B $83
    connect \Y $85
  end
  wire width 1 $87
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $87
  end
  wire width 1 $89
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 2'11
    connect \Y $89
  end
  wire width 1 $91
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $87
    connect \B $89
    connect \Y $91
  end
  wire width 1 $93
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $93
  end
  wire width 1 $95
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $91
    connect \B $93
    connect \Y $95
  end
  wire width 1 $97
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $95
    connect \B 1'1
    connect \Y $97
  end
  wire width 1 $99
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $85
    connect \B $97
    connect \Y $99
  end
  process $group_18
    assign $next\compare 1'0
    assign $next\compare $99
    sync init
    sync always
      update \compare $next\compare
  end
  wire width 1 $101
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11000
    connect \Y $101
  end
  wire width 1 $103
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'0
    connect \Y $103
  end
  wire width 1 $105
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $101
    connect \B $103
    connect \Y $105
  end
  wire width 1 $107
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $105
    connect \B 1'1
    connect \Y $107
  end
  wire width 1 $109
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $107
    connect \B 1'1
    connect \Y $109
  end
  wire width 1 $111
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11000
    connect \Y $111
  end
  wire width 1 $113
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'1
    connect \Y $113
  end
  wire width 1 $115
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $111
    connect \B $113
    connect \Y $115
  end
  wire width 1 $117
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $115
    connect \B 1'1
    connect \Y $117
  end
  wire width 1 $119
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $117
    connect \B 1'1
    connect \Y $119
  end
  wire width 1 $121
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $109
    connect \B $119
    connect \Y $121
  end
  wire width 1 $123
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11000
    connect \Y $123
  end
  wire width 1 $125
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'100
    connect \Y $125
  end
  wire width 1 $127
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $123
    connect \B $125
    connect \Y $127
  end
  wire width 1 $129
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $127
    connect \B 1'1
    connect \Y $129
  end
  wire width 1 $131
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $129
    connect \B 1'1
    connect \Y $131
  end
  wire width 1 $133
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $121
    connect \B $131
    connect \Y $133
  end
  wire width 1 $135
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11000
    connect \Y $135
  end
  wire width 1 $137
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'101
    connect \Y $137
  end
  wire width 1 $139
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $135
    connect \B $137
    connect \Y $139
  end
  wire width 1 $141
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $139
    connect \B 1'1
    connect \Y $141
  end
  wire width 1 $143
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $141
    connect \B 1'1
    connect \Y $143
  end
  wire width 1 $145
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $133
    connect \B $143
    connect \Y $145
  end
  wire width 1 $147
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11000
    connect \Y $147
  end
  wire width 1 $149
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'110
    connect \Y $149
  end
  wire width 1 $151
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $147
    connect \B $149
    connect \Y $151
  end
  wire width 1 $153
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $151
    connect \B 1'1
    connect \Y $153
  end
  wire width 1 $155
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $153
    connect \B 1'1
    connect \Y $155
  end
  wire width 1 $157
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $145
    connect \B $155
    connect \Y $157
  end
  wire width 1 $159
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11000
    connect \Y $159
  end
  wire width 1 $161
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'111
    connect \Y $161
  end
  wire width 1 $163
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $159
    connect \B $161
    connect \Y $163
  end
  wire width 1 $165
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $163
    connect \B 1'1
    connect \Y $165
  end
  wire width 1 $167
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $165
    connect \B 1'1
    connect \Y $167
  end
  wire width 1 $169
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $157
    connect \B $167
    connect \Y $169
  end
  process $group_19
    assign $next\branch 1'0
    assign $next\branch $169
    sync init
    sync always
      update \branch $next\branch
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:40"
  wire width 1 \adder
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:40"
  wire width 1 $next\adder
  wire width 1 $171
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $171
  end
  wire width 1 $173
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'0
    connect \Y $173
  end
  wire width 1 $175
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $171
    connect \B $173
    connect \Y $175
  end
  wire width 1 $177
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $175
    connect \B 1'1
    connect \Y $177
  end
  wire width 1 $179
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $177
    connect \B 1'1
    connect \Y $179
  end
  wire width 1 $181
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $181
  end
  wire width 1 $183
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'0
    connect \Y $183
  end
  wire width 1 $185
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $181
    connect \B $183
    connect \Y $185
  end
  wire width 1 $187
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $187
  end
  wire width 1 $189
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $185
    connect \B $187
    connect \Y $189
  end
  wire width 1 $191
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $189
    connect \B 1'1
    connect \Y $191
  end
  wire width 1 $193
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $179
    connect \B $191
    connect \Y $193
  end
  wire width 1 $195
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $195
  end
  wire width 1 $197
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'0
    connect \Y $197
  end
  wire width 1 $199
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $195
    connect \B $197
    connect \Y $199
  end
  wire width 1 $201
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 6'100000
    connect \Y $201
  end
  wire width 1 $203
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $199
    connect \B $201
    connect \Y $203
  end
  wire width 1 $205
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $203
    connect \B 1'1
    connect \Y $205
  end
  wire width 1 $207
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $193
    connect \B $205
    connect \Y $207
  end
  process $group_20
    assign $next\adder 1'0
    assign $next\adder $207
    sync init
    sync always
      update \adder $next\adder
  end
  wire width 1 $209
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:170"
  cell $eq $210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 6'100000
    connect \Y $209
  end
  wire width 1 $211
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:170"
  cell $and $212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rs2_re
    connect \B $209
    connect \Y $211
  end
  wire width 1 $213
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:170"
  cell $or $214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $211
    connect \B \compare
    connect \Y $213
  end
  wire width 1 $215
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:170"
  cell $or $216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $213
    connect \B \branch
    connect \Y $215
  end
  process $group_21
    assign $next\adder_sub 1'0
    assign $next\adder_sub $215
    sync init
    sync always
      update \adder_sub $next\adder_sub
  end
  wire width 1 $217
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $217
  end
  wire width 1 $219
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'100
    connect \Y $219
  end
  wire width 1 $221
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $217
    connect \B $219
    connect \Y $221
  end
  wire width 1 $223
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $221
    connect \B 1'1
    connect \Y $223
  end
  wire width 1 $225
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $223
    connect \B 1'1
    connect \Y $225
  end
  wire width 1 $227
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $227
  end
  wire width 1 $229
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'110
    connect \Y $229
  end
  wire width 1 $231
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $227
    connect \B $229
    connect \Y $231
  end
  wire width 1 $233
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $231
    connect \B 1'1
    connect \Y $233
  end
  wire width 1 $235
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $233
    connect \B 1'1
    connect \Y $235
  end
  wire width 1 $237
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $225
    connect \B $235
    connect \Y $237
  end
  wire width 1 $239
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $239
  end
  wire width 1 $241
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'111
    connect \Y $241
  end
  wire width 1 $243
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $239
    connect \B $241
    connect \Y $243
  end
  wire width 1 $245
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $243
    connect \B 1'1
    connect \Y $245
  end
  wire width 1 $247
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $245
    connect \B 1'1
    connect \Y $247
  end
  wire width 1 $249
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $237
    connect \B $247
    connect \Y $249
  end
  wire width 1 $251
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $251
  end
  wire width 1 $253
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'100
    connect \Y $253
  end
  wire width 1 $255
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $251
    connect \B $253
    connect \Y $255
  end
  wire width 1 $257
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $257
  end
  wire width 1 $259
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $255
    connect \B $257
    connect \Y $259
  end
  wire width 1 $261
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $259
    connect \B 1'1
    connect \Y $261
  end
  wire width 1 $263
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $249
    connect \B $261
    connect \Y $263
  end
  wire width 1 $265
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $265
  end
  wire width 1 $267
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'110
    connect \Y $267
  end
  wire width 1 $269
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $265
    connect \B $267
    connect \Y $269
  end
  wire width 1 $271
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $271
  end
  wire width 1 $273
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $269
    connect \B $271
    connect \Y $273
  end
  wire width 1 $275
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $273
    connect \B 1'1
    connect \Y $275
  end
  wire width 1 $277
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $263
    connect \B $275
    connect \Y $277
  end
  wire width 1 $279
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $279
  end
  wire width 1 $281
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'111
    connect \Y $281
  end
  wire width 1 $283
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $279
    connect \B $281
    connect \Y $283
  end
  wire width 1 $285
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $285
  end
  wire width 1 $287
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $283
    connect \B $285
    connect \Y $287
  end
  wire width 1 $289
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $287
    connect \B 1'1
    connect \Y $289
  end
  wire width 1 $291
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $277
    connect \B $289
    connect \Y $291
  end
  process $group_22
    assign $next\logic 1'0
    assign $next\logic $291
    sync init
    sync always
      update \logic $next\logic
  end
  wire width 1 $293
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $293
  end
  wire width 1 $295
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'1
    connect \Y $295
  end
  wire width 1 $297
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $293
    connect \B $295
    connect \Y $297
  end
  wire width 1 $299
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $299
  end
  wire width 1 $301
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $297
    connect \B $299
    connect \Y $301
  end
  wire width 1 $303
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $301
    connect \B 1'1
    connect \Y $303
  end
  wire width 1 $305
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $305
  end
  wire width 1 $307
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'101
    connect \Y $307
  end
  wire width 1 $309
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $305
    connect \B $307
    connect \Y $309
  end
  wire width 1 $311
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $311
  end
  wire width 1 $313
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $309
    connect \B $311
    connect \Y $313
  end
  wire width 1 $315
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $313
    connect \B 1'1
    connect \Y $315
  end
  wire width 1 $317
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $303
    connect \B $315
    connect \Y $317
  end
  wire width 1 $319
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'100
    connect \Y $319
  end
  wire width 1 $321
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'101
    connect \Y $321
  end
  wire width 1 $323
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $319
    connect \B $321
    connect \Y $323
  end
  wire width 1 $325
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 6'100000
    connect \Y $325
  end
  wire width 1 $327
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $323
    connect \B $325
    connect \Y $327
  end
  wire width 1 $329
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $327
    connect \B 1'1
    connect \Y $329
  end
  wire width 1 $331
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $317
    connect \B $329
    connect \Y $331
  end
  wire width 1 $333
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $333
  end
  wire width 1 $335
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'1
    connect \Y $335
  end
  wire width 1 $337
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $333
    connect \B $335
    connect \Y $337
  end
  wire width 1 $339
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $339
  end
  wire width 1 $341
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $337
    connect \B $339
    connect \Y $341
  end
  wire width 1 $343
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $341
    connect \B 1'1
    connect \Y $343
  end
  wire width 1 $345
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $331
    connect \B $343
    connect \Y $345
  end
  wire width 1 $347
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $347
  end
  wire width 1 $349
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'101
    connect \Y $349
  end
  wire width 1 $351
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $347
    connect \B $349
    connect \Y $351
  end
  wire width 1 $353
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 1'0
    connect \Y $353
  end
  wire width 1 $355
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $351
    connect \B $353
    connect \Y $355
  end
  wire width 1 $357
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $355
    connect \B 1'1
    connect \Y $357
  end
  wire width 1 $359
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $345
    connect \B $357
    connect \Y $359
  end
  wire width 1 $361
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1100
    connect \Y $361
  end
  wire width 1 $363
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'101
    connect \Y $363
  end
  wire width 1 $365
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $361
    connect \B $363
    connect \Y $365
  end
  wire width 1 $367
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 6'100000
    connect \Y $367
  end
  wire width 1 $369
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $365
    connect \B $367
    connect \Y $369
  end
  wire width 1 $371
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $369
    connect \B 1'1
    connect \Y $371
  end
  wire width 1 $373
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $359
    connect \B $371
    connect \Y $373
  end
  process $group_23
    assign $next\shift 1'0
    assign $next\shift $373
    sync init
    sync always
      update \shift $next\shift
  end
  wire width 1 $375
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:208"
  cell $eq $376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'101
    connect \Y $375
  end
  process $group_24
    assign $next\direction 1'0
    assign $next\direction $375
    sync init
    sync always
      update \direction $next\direction
  end
  wire width 1 $377
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:209"
  cell $eq $378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \funct7
    connect \B 6'100000
    connect \Y $377
  end
  process $group_25
    assign $next\sext 1'0
    assign $next\sext $377
    sync init
    sync always
      update \sext $next\sext
  end
  wire width 1 $379
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:211"
  cell $eq $380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1101
    connect \Y $379
  end
  process $group_26
    assign $next\lui 1'0
    assign $next\lui $379
    sync init
    sync always
      update \lui $next\lui
  end
  wire width 1 $381
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:212"
  cell $eq $382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 3'101
    connect \Y $381
  end
  process $group_27
    assign $next\auipc 1'0
    assign $next\auipc $381
    sync init
    sync always
      update \auipc $next\auipc
  end
  wire width 1 $383
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11011
    connect \Y $383
  end
  wire width 1 $385
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $383
    connect \B 1'1
    connect \Y $385
  end
  wire width 1 $387
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $385
    connect \B 1'1
    connect \Y $387
  end
  wire width 1 $389
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $387
    connect \B 1'1
    connect \Y $389
  end
  wire width 1 $391
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11001
    connect \Y $391
  end
  wire width 1 $393
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'0
    connect \Y $393
  end
  wire width 1 $395
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $391
    connect \B $393
    connect \Y $395
  end
  wire width 1 $397
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $395
    connect \B 1'1
    connect \Y $397
  end
  wire width 1 $399
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $397
    connect \B 1'1
    connect \Y $399
  end
  wire width 1 $401
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $389
    connect \B $399
    connect \Y $401
  end
  process $group_28
    assign $next\jump 1'0
    assign $next\jump $401
    sync init
    sync always
      update \jump $next\jump
  end
  wire width 1 $403
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 1'0
    connect \Y $403
  end
  wire width 1 $405
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'0
    connect \Y $405
  end
  wire width 1 $407
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $403
    connect \B $405
    connect \Y $407
  end
  wire width 1 $409
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $407
    connect \B 1'1
    connect \Y $409
  end
  wire width 1 $411
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $412
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $409
    connect \B 1'1
    connect \Y $411
  end
  wire width 1 $413
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 1'0
    connect \Y $413
  end
  wire width 1 $415
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'100
    connect \Y $415
  end
  wire width 1 $417
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $413
    connect \B $415
    connect \Y $417
  end
  wire width 1 $419
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $420
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $417
    connect \B 1'1
    connect \Y $419
  end
  wire width 1 $421
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $419
    connect \B 1'1
    connect \Y $421
  end
  wire width 1 $423
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $411
    connect \B $421
    connect \Y $423
  end
  wire width 1 $425
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 1'0
    connect \Y $425
  end
  wire width 1 $427
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'1
    connect \Y $427
  end
  wire width 1 $429
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $425
    connect \B $427
    connect \Y $429
  end
  wire width 1 $431
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $429
    connect \B 1'1
    connect \Y $431
  end
  wire width 1 $433
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $431
    connect \B 1'1
    connect \Y $433
  end
  wire width 1 $435
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $423
    connect \B $433
    connect \Y $435
  end
  wire width 1 $437
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 1'0
    connect \Y $437
  end
  wire width 1 $439
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $440
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'101
    connect \Y $439
  end
  wire width 1 $441
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $437
    connect \B $439
    connect \Y $441
  end
  wire width 1 $443
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $441
    connect \B 1'1
    connect \Y $443
  end
  wire width 1 $445
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $443
    connect \B 1'1
    connect \Y $445
  end
  wire width 1 $447
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $435
    connect \B $445
    connect \Y $447
  end
  wire width 1 $449
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 1'0
    connect \Y $449
  end
  wire width 1 $451
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $452
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 2'10
    connect \Y $451
  end
  wire width 1 $453
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $449
    connect \B $451
    connect \Y $453
  end
  wire width 1 $455
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $456
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $453
    connect \B 1'1
    connect \Y $455
  end
  wire width 1 $457
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $455
    connect \B 1'1
    connect \Y $457
  end
  wire width 1 $459
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $447
    connect \B $457
    connect \Y $459
  end
  process $group_29
    assign $next\load 1'0
    assign $next\load $459
    sync init
    sync always
      update \load $next\load
  end
  wire width 1 $461
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $462
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1000
    connect \Y $461
  end
  wire width 1 $463
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'0
    connect \Y $463
  end
  wire width 1 $465
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $466
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $461
    connect \B $463
    connect \Y $465
  end
  wire width 1 $467
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $465
    connect \B 1'1
    connect \Y $467
  end
  wire width 1 $469
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $467
    connect \B 1'1
    connect \Y $469
  end
  wire width 1 $471
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1000
    connect \Y $471
  end
  wire width 1 $473
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'1
    connect \Y $473
  end
  wire width 1 $475
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $476
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $471
    connect \B $473
    connect \Y $475
  end
  wire width 1 $477
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $475
    connect \B 1'1
    connect \Y $477
  end
  wire width 1 $479
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $480
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $477
    connect \B 1'1
    connect \Y $479
  end
  wire width 1 $481
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $469
    connect \B $479
    connect \Y $481
  end
  wire width 1 $483
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 4'1000
    connect \Y $483
  end
  wire width 1 $485
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 2'10
    connect \Y $485
  end
  wire width 1 $487
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $483
    connect \B $485
    connect \Y $487
  end
  wire width 1 $489
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $487
    connect \B 1'1
    connect \Y $489
  end
  wire width 1 $491
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $489
    connect \B 1'1
    connect \Y $491
  end
  wire width 1 $493
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $481
    connect \B $491
    connect \Y $493
  end
  process $group_30
    assign $next\store 1'0
    assign $next\store $493
    sync init
    sync always
      update \store $next\store
  end
  wire width 1 $495
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 2'11
    connect \Y $495
  end
  wire width 1 $497
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'1
    connect \Y $497
  end
  wire width 1 $499
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $495
    connect \B $497
    connect \Y $499
  end
  wire width 1 $501
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $499
    connect \B 1'1
    connect \Y $501
  end
  wire width 1 $503
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $501
    connect \B 1'1
    connect \Y $503
  end
  process $group_31
    assign $next\fence_i 1'0
    assign $next\fence_i $503
    sync init
    sync always
      update \fence_i $next\fence_i
  end
  wire width 1 $505
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11100
    connect \Y $505
  end
  wire width 1 $507
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'1
    connect \Y $507
  end
  wire width 1 $509
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $505
    connect \B $507
    connect \Y $509
  end
  wire width 1 $511
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $509
    connect \B 1'1
    connect \Y $511
  end
  wire width 1 $513
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $511
    connect \B 1'1
    connect \Y $513
  end
  wire width 1 $515
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11100
    connect \Y $515
  end
  wire width 1 $517
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 2'10
    connect \Y $517
  end
  wire width 1 $519
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $515
    connect \B $517
    connect \Y $519
  end
  wire width 1 $521
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $519
    connect \B 1'1
    connect \Y $521
  end
  wire width 1 $523
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $521
    connect \B 1'1
    connect \Y $523
  end
  wire width 1 $525
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $513
    connect \B $523
    connect \Y $525
  end
  wire width 1 $527
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11100
    connect \Y $527
  end
  wire width 1 $529
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 2'11
    connect \Y $529
  end
  wire width 1 $531
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $527
    connect \B $529
    connect \Y $531
  end
  wire width 1 $533
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $531
    connect \B 1'1
    connect \Y $533
  end
  wire width 1 $535
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $533
    connect \B 1'1
    connect \Y $535
  end
  wire width 1 $537
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $525
    connect \B $535
    connect \Y $537
  end
  wire width 1 $539
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11100
    connect \Y $539
  end
  wire width 1 $541
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'101
    connect \Y $541
  end
  wire width 1 $543
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $539
    connect \B $541
    connect \Y $543
  end
  wire width 1 $545
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $543
    connect \B 1'1
    connect \Y $545
  end
  wire width 1 $547
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $545
    connect \B 1'1
    connect \Y $547
  end
  wire width 1 $549
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $537
    connect \B $547
    connect \Y $549
  end
  wire width 1 $551
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11100
    connect \Y $551
  end
  wire width 1 $553
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'110
    connect \Y $553
  end
  wire width 1 $555
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $551
    connect \B $553
    connect \Y $555
  end
  wire width 1 $557
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $555
    connect \B 1'1
    connect \Y $557
  end
  wire width 1 $559
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $557
    connect \B 1'1
    connect \Y $559
  end
  wire width 1 $561
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $549
    connect \B $559
    connect \Y $561
  end
  wire width 1 $563
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11100
    connect \Y $563
  end
  wire width 1 $565
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $eq $566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 3'111
    connect \Y $565
  end
  wire width 1 $567
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $563
    connect \B $565
    connect \Y $567
  end
  wire width 1 $569
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $570
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $567
    connect \B 1'1
    connect \Y $569
  end
  wire width 1 $571
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:146"
  cell $and $572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $569
    connect \B 1'1
    connect \Y $571
  end
  wire width 1 $573
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:147"
  cell $or $574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $561
    connect \B $571
    connect \Y $573
  end
  process $group_32
    assign $next\csr 1'0
    assign $next\csr $573
    sync init
    sync always
      update \csr $next\csr
  end
  wire width 1 $575
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:244"
  cell $not $576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1 [1]
    connect \Y $575
  end
  wire width 1 $577
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:244"
  cell $ne $578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rs1
    connect \B 1'0
    connect \Y $577
  end
  wire width 1 $579
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:244"
  cell $or $580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $575
    connect \B $577
    connect \Y $579
  end
  process $group_33
    assign $next\csr_we 1'0
    assign $next\csr_we $579
    sync init
    sync always
      update \csr_we $next\csr_we
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:55"
  wire width 1 \privileged
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:55"
  wire width 1 $next\privileged
  wire width 1 $581
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:246"
  cell $eq $582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \opcode
    connect \B 5'11100
    connect \Y $581
  end
  wire width 1 $583
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:246"
  cell $eq $584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct3$1
    connect \B 1'0
    connect \Y $583
  end
  wire width 1 $585
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:246"
  cell $and $586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $581
    connect \B $583
    connect \Y $585
  end
  process $group_34
    assign $next\privileged 1'0
    assign $next\privileged $585
    sync init
    sync always
      update \privileged $next\privileged
  end
  wire width 1 $587
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:247"
  cell $eq $588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct12
    connect \B 1'0
    connect \Y $587
  end
  wire width 1 $589
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:247"
  cell $and $590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \privileged
    connect \B $587
    connect \Y $589
  end
  process $group_35
    assign $next\ecall 1'0
    assign $next\ecall $589
    sync init
    sync always
      update \ecall $next\ecall
  end
  wire width 1 $591
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:248"
  cell $eq $592
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \funct12
    connect \B 1'1
    connect \Y $591
  end
  wire width 1 $593
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:248"
  cell $and $594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \privileged
    connect \B $591
    connect \Y $593
  end
  process $group_36
    assign $next\ebreak 1'0
    assign $next\ebreak $593
    sync init
    sync always
      update \ebreak $next\ebreak
  end
  wire width 1 $595
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:249"
  cell $eq $596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \funct12
    connect \B 10'1100000010
    connect \Y $595
  end
  wire width 1 $597
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:249"
  cell $and $598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \privileged
    connect \B $595
    connect \Y $597
  end
  process $group_37
    assign $next\mret 1'0
    assign $next\mret $597
    sync init
    sync always
      update \mret $next\mret
  end
  wire width 1 $599
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:251"
  cell $or $600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \adder
    connect \B \logic
    connect \Y $599
  end
  wire width 1 $601
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:251"
  cell $or $602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $599
    connect \B \lui
    connect \Y $601
  end
  wire width 1 $603
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:251"
  cell $or $604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $601
    connect \B \auipc
    connect \Y $603
  end
  wire width 1 $605
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:251"
  cell $or $606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $603
    connect \B \csr
    connect \Y $605
  end
  process $group_38
    assign $next\bypass_x 1'0
    assign $next\bypass_x $605
    sync init
    sync always
      update \bypass_x $next\bypass_x
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:44"
  wire width 1 \divide
  wire width 1 $607
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:252"
  cell $or $608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \compare
    connect \B \divide
    connect \Y $607
  end
  wire width 1 $609
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:252"
  cell $or $610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $607
    connect \B \shift
    connect \Y $609
  end
  process $group_39
    assign $next\bypass_m 1'0
    assign $next\bypass_m $609
    sync init
    sync always
      update \bypass_m $next\bypass_m
  end
  wire width 1 $611
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:254"
  cell $ne $612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instruction [1:0]
    connect \B 2'11
    connect \Y $611
  end
  wire width 1 $613
  wire width 1 $614
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:257"
  cell $or $615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \compare
    connect \B \branch
    connect \Y $614
  end
  wire width 1 $616
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:257"
  cell $or $617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $614
    connect \B \adder
    connect \Y $616
  end
  wire width 1 $618
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:257"
  cell $or $619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $616
    connect \B \logic
    connect \Y $618
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:43"
  wire width 1 \multiply
  wire width 1 $620
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:257"
  cell $or $621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $618
    connect \B \multiply
    connect \Y $620
  end
  wire width 1 $622
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:257"
  cell $or $623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $620
    connect \B \divide
    connect \Y $622
  end
  wire width 1 $624
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:257"
  cell $or $625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $622
    connect \B \shift
    connect \Y $624
  end
  wire width 1 $626
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:257"
  cell $or $627
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $624
    connect \B \lui
    connect \Y $626
  end
  wire width 1 $628
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:257"
  cell $or $629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $626
    connect \B \auipc
    connect \Y $628
  end
  wire width 1 $630
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:257"
  cell $or $631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $628
    connect \B \jump
    connect \Y $630
  end
  wire width 1 $632
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:257"
  cell $or $633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $630
    connect \B \load
    connect \Y $632
  end
  wire width 1 $634
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:257"
  cell $or $635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $632
    connect \B \store
    connect \Y $634
  end
  wire width 1 $636
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:257"
  cell $or $637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $634
    connect \B \csr
    connect \Y $636
  end
  wire width 1 $638
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:257"
  cell $or $639
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $636
    connect \B \ecall
    connect \Y $638
  end
  wire width 1 $640
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:257"
  cell $or $641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $638
    connect \B \ebreak
    connect \Y $640
  end
  wire width 1 $642
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:257"
  cell $or $643
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $640
    connect \B \mret
    connect \Y $642
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:257"
  cell $not $644
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $642
    connect \Y $613
  end
  wire width 1 $645
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:257"
  cell $or $646
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $611
    connect \B $613
    connect \Y $645
  end
  process $group_40
    assign $next\illegal 1'0
    assign $next\illegal $645
    sync init
    sync always
      update \illegal $next\illegal
  end
  connect \divide 1'0
  connect \multiply 1'0
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.exception.trap_pe"
module \trap_pe
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:75"
  wire width 16 input 0 \i
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:77"
  wire width 1 output 1 \n
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:77"
  wire width 1 $next\n
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:76"
  wire width 4 output 2 \o
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:76"
  wire width 4 $next\o
  process $group_0
    assign $next\o 4'0000
    switch { \i [15] }
      case 1'1
        assign $next\o 4'1111
    end
    switch { \i [14] }
      case 1'1
        assign $next\o 4'1110
    end
    switch { \i [13] }
      case 1'1
        assign $next\o 4'1101
    end
    switch { \i [12] }
      case 1'1
        assign $next\o 4'1100
    end
    switch { \i [11] }
      case 1'1
        assign $next\o 4'1011
    end
    switch { \i [10] }
      case 1'1
        assign $next\o 4'1010
    end
    switch { \i [9] }
      case 1'1
        assign $next\o 4'1001
    end
    switch { \i [8] }
      case 1'1
        assign $next\o 4'1000
    end
    switch { \i [7] }
      case 1'1
        assign $next\o 4'0111
    end
    switch { \i [6] }
      case 1'1
        assign $next\o 4'0110
    end
    switch { \i [5] }
      case 1'1
        assign $next\o 4'0101
    end
    switch { \i [4] }
      case 1'1
        assign $next\o 4'0100
    end
    switch { \i [3] }
      case 1'1
        assign $next\o 4'0011
    end
    switch { \i [2] }
      case 1'1
        assign $next\o 4'0010
    end
    switch { \i [1] }
      case 1'1
        assign $next\o 4'0001
    end
    switch { \i [0] }
      case 1'1
        assign $next\o 4'0000
    end
    sync init
    sync always
      update \o $next\o
  end
  wire width 1 $1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:84"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i
    connect \B 1'0
    connect \Y $1
  end
  process $group_1
    assign $next\n 1'0
    assign $next\n $1
    sync init
    sync always
      update \n $next\n
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.exception.interrupt_pe"
module \interrupt_pe
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:75"
  wire width 16 input 0 \i
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:77"
  wire width 1 output 1 \n
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:77"
  wire width 1 $next\n
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:76"
  wire width 4 output 2 \o
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:76"
  wire width 4 $next\o
  process $group_0
    assign $next\o 4'0000
    switch { \i [15] }
      case 1'1
        assign $next\o 4'1111
    end
    switch { \i [14] }
      case 1'1
        assign $next\o 4'1110
    end
    switch { \i [13] }
      case 1'1
        assign $next\o 4'1101
    end
    switch { \i [12] }
      case 1'1
        assign $next\o 4'1100
    end
    switch { \i [11] }
      case 1'1
        assign $next\o 4'1011
    end
    switch { \i [10] }
      case 1'1
        assign $next\o 4'1010
    end
    switch { \i [9] }
      case 1'1
        assign $next\o 4'1001
    end
    switch { \i [8] }
      case 1'1
        assign $next\o 4'1000
    end
    switch { \i [7] }
      case 1'1
        assign $next\o 4'0111
    end
    switch { \i [6] }
      case 1'1
        assign $next\o 4'0110
    end
    switch { \i [5] }
      case 1'1
        assign $next\o 4'0101
    end
    switch { \i [4] }
      case 1'1
        assign $next\o 4'0100
    end
    switch { \i [3] }
      case 1'1
        assign $next\o 4'0011
    end
    switch { \i [2] }
      case 1'1
        assign $next\o 4'0010
    end
    switch { \i [1] }
      case 1'1
        assign $next\o 4'0001
    end
    switch { \i [0] }
      case 1'1
        assign $next\o 4'0000
    end
    sync init
    sync always
      update \o $next\o
  end
  wire width 1 $1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:84"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i
    connect \B 1'0
    connect \Y $1
  end
  process $group_1
    assign $next\n 1'0
    assign $next\n $1
    sync init
    sync always
      update \n $next\n
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.exception"
module \exception
  attribute \src "minerv.py:11"
  wire width 1 input 0 \clk
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 output 1 \mtvec_r__base
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 $next\mtvec_r__base
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 output 2 \mepc_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\mepc_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:24"
  wire width 32 input 3 \external_interrupt
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:25"
  wire width 1 input 4 \timer_interrupt
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:26"
  wire width 30 input 5 \x_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:28"
  wire width 1 input 6 \x_ecall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:29"
  wire width 1 input 7 \x_misaligned_fetch
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:30"
  wire width 1 input 8 \x_bus_error
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:31"
  wire width 1 input 9 \x_illegal
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:32"
  wire width 1 input 10 \x_mret
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:33"
  wire width 1 input 11 \x_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:34"
  wire width 1 input 12 \x_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:27"
  wire width 1 input 13 \x_ebreak
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:36"
  wire width 1 output 14 \x_raise
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:36"
  wire width 1 $next\x_raise
  attribute \src "minerv.py:10"
  wire width 1 input 15 \rst
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 16 \mstatus_r__uie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_r__uie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 17 \mstatus_r__sie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_r__sie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 18 \mstatus_r__mie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_r__mie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 19 \mstatus_r__upie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_r__upie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 20 \mstatus_r__spie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_r__spie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 21 \mstatus_r__mpie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_r__mpie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 22 \mstatus_r__spp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_r__spp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 output 23 \mstatus_r__mpp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\mstatus_r__mpp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 output 24 \mstatus_r__fs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\mstatus_r__fs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 output 25 \mstatus_r__xs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\mstatus_r__xs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 26 \mstatus_r__mprv
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_r__mprv
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 27 \mstatus_r__sum
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_r__sum
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 28 \mstatus_r__mxr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_r__mxr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 29 \mstatus_r__tvm
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_r__tvm
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 30 \mstatus_r__tw
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_r__tw
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 31 \mstatus_r__tsr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_r__tsr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 32 \mstatus_r__sd
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_r__sd
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 26 output 33 \misa_r__extensions
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 26 $next\misa_r__extensions
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 output 34 \misa_r__mxl
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\misa_r__mxl
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 35 \mie_r__usie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_r__usie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 36 \mie_r__ssie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_r__ssie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 37 \mie_r__msie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_r__msie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 38 \mie_r__utie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_r__utie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 39 \mie_r__stie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_r__stie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 40 \mie_r__mtie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_r__mtie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 41 \mie_r__ueie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_r__ueie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 42 \mie_r__seie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_r__seie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 43 \mie_r__meie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_r__meie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 output 44 \mtvec_r__mode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\mtvec_r__mode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 output 45 \mscratch_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\mscratch_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 31 output 46 \mcause_r__ecode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 31 $next\mcause_r__ecode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 47 \mcause_r__interrupt
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mcause_r__interrupt
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 48 \mip_r__usip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_r__usip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 49 \mip_r__ssip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_r__ssip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 50 \mip_r__msip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_r__msip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 51 \mip_r__utip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_r__utip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 52 \mip_r__stip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_r__stip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 53 \mip_r__mtip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_r__mtip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 54 \mip_r__ueip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_r__ueip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 55 \mip_r__seip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_r__seip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 56 \mip_r__meip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_r__meip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 output 57 \irq_mask_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\irq_mask_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 output 58 \irq_pending_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\irq_pending_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 59 \mstatus_w__uie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 60 \mstatus_w__sie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 61 \mstatus_w__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 62 \mstatus_r__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_r__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 63 \mstatus_w__mie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 64 \mstatus_w__upie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 65 \mstatus_w__spie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 66 \mstatus_w__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 67 \mstatus_r__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mstatus_r__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 68 \mstatus_w__mpie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 69 \mstatus_w__spp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 input 70 \mstatus_w__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 output 71 \mstatus_r__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\mstatus_r__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 input 72 \mstatus_w__mpp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 input 73 \mstatus_w__fs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 input 74 \mstatus_w__xs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 75 \mstatus_w__mprv
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 76 \mstatus_w__sum
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 77 \mstatus_w__mxr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 78 \mstatus_w__tvm
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 79 \mstatus_w__tw
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 80 \mstatus_w__tsr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 8 input 81 \mstatus_w__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 8 output 82 \mstatus_r__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 8 $next\mstatus_r__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 83 \mstatus_w__sd
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 input 84 \mstatus_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 26 input 85 \misa_w__extensions
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 input 86 \misa_w__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 output 87 \misa_r__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 $next\misa_r__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 input 88 \misa_w__mxl
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 input 89 \misa_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 90 \mie_w__usie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 91 \mie_w__ssie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 92 \mie_w__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 93 \mie_r__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_r__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 94 \mie_w__msie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 95 \mie_w__utie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 96 \mie_w__stie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 97 \mie_w__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 98 \mie_r__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_r__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 99 \mie_w__mtie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 100 \mie_w__ueie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 101 \mie_w__seie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 102 \mie_w__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 103 \mie_r__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mie_r__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 104 \mie_w__meie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 input 105 \mie_w__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 output 106 \mie_r__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 $next\mie_r__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 input 107 \mie_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 input 108 \mtvec_w__mode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 input 109 \mtvec_w__base
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 input 110 \mtvec_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 input 111 \mscratch_w__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 input 112 \mscratch_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 input 113 \mepc_w__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 input 114 \mepc_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 31 input 115 \mcause_w__ecode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 116 \mcause_w__interrupt
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 input 117 \mcause_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 118 \mip_w__usip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 119 \mip_w__ssip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 120 \mip_w__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 121 \mip_r__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_r__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 122 \mip_w__msip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 123 \mip_w__utip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 124 \mip_w__stip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 125 \mip_w__wiri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 126 \mip_r__wiri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_r__wiri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 127 \mip_w__mtip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 128 \mip_w__ueip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 129 \mip_w__seip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 130 \mip_w__wiri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 131 \mip_r__wiri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\mip_r__wiri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 132 \mip_w__meip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 input 133 \mip_w__wiri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 output 134 \mip_r__wiri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 $next\mip_r__wiri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 input 135 \mip_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 input 136 \irq_mask_w__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 input 137 \irq_mask_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 input 138 \irq_pending_w__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 input 139 \irq_pending_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:75"
  wire width 16 \trap_pe_i
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:75"
  wire width 16 $next\trap_pe_i
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:77"
  wire width 1 \trap_pe_n
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:76"
  wire width 4 \trap_pe_o
  cell \trap_pe \trap_pe
    connect \i \trap_pe_i
    connect \n \trap_pe_n
    connect \o \trap_pe_o
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:75"
  wire width 16 \interrupt_pe_i
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:75"
  wire width 16 $next\interrupt_pe_i
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:77"
  wire width 1 \interrupt_pe_n
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:76"
  wire width 4 \interrupt_pe_o
  cell \interrupt_pe \interrupt_pe
    connect \i \interrupt_pe_i
    connect \n \interrupt_pe_n
    connect \o \interrupt_pe_o
  end
  wire width 1 $1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:69"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $1
  end
  wire width 1 $3
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:69"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_valid
    connect \B $1
    connect \Y $3
  end
  process $group_0
    assign $next\mstatus_r__uie \mstatus_r__uie
    assign $next\mstatus_r__sie \mstatus_r__sie
    assign $next\mstatus_r__wpri0 \mstatus_r__wpri0
    assign $next\mstatus_r__mie \mstatus_r__mie
    assign $next\mstatus_r__upie \mstatus_r__upie
    assign $next\mstatus_r__spie \mstatus_r__spie
    assign $next\mstatus_r__wpri1 \mstatus_r__wpri1
    assign $next\mstatus_r__mpie \mstatus_r__mpie
    assign $next\mstatus_r__spp \mstatus_r__spp
    assign $next\mstatus_r__wpri2 \mstatus_r__wpri2
    assign $next\mstatus_r__mpp \mstatus_r__mpp
    assign $next\mstatus_r__fs \mstatus_r__fs
    assign $next\mstatus_r__xs \mstatus_r__xs
    assign $next\mstatus_r__mprv \mstatus_r__mprv
    assign $next\mstatus_r__sum \mstatus_r__sum
    assign $next\mstatus_r__mxr \mstatus_r__mxr
    assign $next\mstatus_r__tvm \mstatus_r__tvm
    assign $next\mstatus_r__tw \mstatus_r__tw
    assign $next\mstatus_r__tsr \mstatus_r__tsr
    assign $next\mstatus_r__wpri3 \mstatus_r__wpri3
    assign $next\mstatus_r__sd \mstatus_r__sd
    switch { \mstatus_we }
      case 1'1
        assign { $next\mstatus_r__sd $next\mstatus_r__wpri3 $next\mstatus_r__tsr $next\mstatus_r__tw $next\mstatus_r__tvm $next\mstatus_r__mxr $next\mstatus_r__sum $next\mstatus_r__mprv $next\mstatus_r__xs $next\mstatus_r__fs $next\mstatus_r__mpp $next\mstatus_r__wpri2 $next\mstatus_r__spp $next\mstatus_r__mpie $next\mstatus_r__wpri1 $next\mstatus_r__spie $next\mstatus_r__upie $next\mstatus_r__mie $next\mstatus_r__wpri0 $next\mstatus_r__sie $next\mstatus_r__uie } { \mstatus_w__sd \mstatus_w__wpri3 \mstatus_w__tsr \mstatus_w__tw \mstatus_w__tvm \mstatus_w__mxr \mstatus_w__sum \mstatus_w__mprv \mstatus_w__xs \mstatus_w__fs \mstatus_w__mpp \mstatus_w__wpri2 \mstatus_w__spp \mstatus_w__mpie \mstatus_w__wpri1 \mstatus_w__spie \mstatus_w__upie \mstatus_w__mie \mstatus_w__wpri0 \mstatus_w__sie \mstatus_w__uie }
    end
    switch { $3 }
      case 1'1
        switch { \x_mret \x_raise }
          case 2'-1
            assign $next\mstatus_r__mpie \mstatus_r__mie
            assign $next\mstatus_r__mie 1'0
          case 2'1-
            assign $next\mstatus_r__mie \mstatus_r__mpie
        end
    end
    switch \rst
      case 1'1
        assign $next\mstatus_r__uie 1'0
        assign $next\mstatus_r__sie 1'0
        assign $next\mstatus_r__wpri0 1'0
        assign $next\mstatus_r__mie 1'0
        assign $next\mstatus_r__upie 1'0
        assign $next\mstatus_r__spie 1'0
        assign $next\mstatus_r__wpri1 1'0
        assign $next\mstatus_r__mpie 1'0
        assign $next\mstatus_r__spp 1'0
        assign $next\mstatus_r__wpri2 2'00
        assign $next\mstatus_r__mpp 2'00
        assign $next\mstatus_r__fs 2'00
        assign $next\mstatus_r__xs 2'00
        assign $next\mstatus_r__mprv 1'0
        assign $next\mstatus_r__sum 1'0
        assign $next\mstatus_r__mxr 1'0
        assign $next\mstatus_r__tvm 1'0
        assign $next\mstatus_r__tw 1'0
        assign $next\mstatus_r__tsr 1'0
        assign $next\mstatus_r__wpri3 8'00000000
        assign $next\mstatus_r__sd 1'0
    end
    sync init
      update \mstatus_r__uie 1'0
      update \mstatus_r__sie 1'0
      update \mstatus_r__wpri0 1'0
      update \mstatus_r__mie 1'0
      update \mstatus_r__upie 1'0
      update \mstatus_r__spie 1'0
      update \mstatus_r__wpri1 1'0
      update \mstatus_r__mpie 1'0
      update \mstatus_r__spp 1'0
      update \mstatus_r__wpri2 2'00
      update \mstatus_r__mpp 2'00
      update \mstatus_r__fs 2'00
      update \mstatus_r__xs 2'00
      update \mstatus_r__mprv 1'0
      update \mstatus_r__sum 1'0
      update \mstatus_r__mxr 1'0
      update \mstatus_r__tvm 1'0
      update \mstatus_r__tw 1'0
      update \mstatus_r__tsr 1'0
      update \mstatus_r__wpri3 8'00000000
      update \mstatus_r__sd 1'0
    sync posedge \clk
      update \mstatus_r__uie $next\mstatus_r__uie
      update \mstatus_r__sie $next\mstatus_r__sie
      update \mstatus_r__wpri0 $next\mstatus_r__wpri0
      update \mstatus_r__mie $next\mstatus_r__mie
      update \mstatus_r__upie $next\mstatus_r__upie
      update \mstatus_r__spie $next\mstatus_r__spie
      update \mstatus_r__wpri1 $next\mstatus_r__wpri1
      update \mstatus_r__mpie $next\mstatus_r__mpie
      update \mstatus_r__spp $next\mstatus_r__spp
      update \mstatus_r__wpri2 $next\mstatus_r__wpri2
      update \mstatus_r__mpp $next\mstatus_r__mpp
      update \mstatus_r__fs $next\mstatus_r__fs
      update \mstatus_r__xs $next\mstatus_r__xs
      update \mstatus_r__mprv $next\mstatus_r__mprv
      update \mstatus_r__sum $next\mstatus_r__sum
      update \mstatus_r__mxr $next\mstatus_r__mxr
      update \mstatus_r__tvm $next\mstatus_r__tvm
      update \mstatus_r__tw $next\mstatus_r__tw
      update \mstatus_r__tsr $next\mstatus_r__tsr
      update \mstatus_r__wpri3 $next\mstatus_r__wpri3
      update \mstatus_r__sd $next\mstatus_r__sd
  end
  process $group_21
    assign $next\misa_r__extensions \misa_r__extensions
    assign $next\misa_r__wiri0 \misa_r__wiri0
    assign $next\misa_r__mxl \misa_r__mxl
    switch { \misa_we }
      case 1'1
        assign { $next\misa_r__mxl $next\misa_r__wiri0 $next\misa_r__extensions } { \misa_w__mxl \misa_w__wiri0 \misa_w__extensions }
    end
    switch \rst
      case 1'1
        assign $next\misa_r__extensions 26'00000000000000000000000000
        assign $next\misa_r__wiri0 4'0000
        assign $next\misa_r__mxl 2'00
    end
    sync init
      update \misa_r__extensions 26'00000000000000000000000000
      update \misa_r__wiri0 4'0000
      update \misa_r__mxl 2'00
    sync posedge \clk
      update \misa_r__extensions $next\misa_r__extensions
      update \misa_r__wiri0 $next\misa_r__wiri0
      update \misa_r__mxl $next\misa_r__mxl
  end
  process $group_24
    assign $next\mie_r__usie \mie_r__usie
    assign $next\mie_r__ssie \mie_r__ssie
    assign $next\mie_r__wpri0 \mie_r__wpri0
    assign $next\mie_r__msie \mie_r__msie
    assign $next\mie_r__utie \mie_r__utie
    assign $next\mie_r__stie \mie_r__stie
    assign $next\mie_r__wpri1 \mie_r__wpri1
    assign $next\mie_r__mtie \mie_r__mtie
    assign $next\mie_r__ueie \mie_r__ueie
    assign $next\mie_r__seie \mie_r__seie
    assign $next\mie_r__wpri2 \mie_r__wpri2
    assign $next\mie_r__meie \mie_r__meie
    assign $next\mie_r__wpri3 \mie_r__wpri3
    switch { \mie_we }
      case 1'1
        assign { $next\mie_r__wpri3 $next\mie_r__meie $next\mie_r__wpri2 $next\mie_r__seie $next\mie_r__ueie $next\mie_r__mtie $next\mie_r__wpri1 $next\mie_r__stie $next\mie_r__utie $next\mie_r__msie $next\mie_r__wpri0 $next\mie_r__ssie $next\mie_r__usie } { \mie_w__wpri3 \mie_w__meie \mie_w__wpri2 \mie_w__seie \mie_w__ueie \mie_w__mtie \mie_w__wpri1 \mie_w__stie \mie_w__utie \mie_w__msie \mie_w__wpri0 \mie_w__ssie \mie_w__usie }
    end
    switch \rst
      case 1'1
        assign $next\mie_r__usie 1'0
        assign $next\mie_r__ssie 1'0
        assign $next\mie_r__wpri0 1'0
        assign $next\mie_r__msie 1'0
        assign $next\mie_r__utie 1'0
        assign $next\mie_r__stie 1'0
        assign $next\mie_r__wpri1 1'0
        assign $next\mie_r__mtie 1'0
        assign $next\mie_r__ueie 1'0
        assign $next\mie_r__seie 1'0
        assign $next\mie_r__wpri2 1'0
        assign $next\mie_r__meie 1'0
        assign $next\mie_r__wpri3 20'00000000000000000000
    end
    sync init
      update \mie_r__usie 1'0
      update \mie_r__ssie 1'0
      update \mie_r__wpri0 1'0
      update \mie_r__msie 1'0
      update \mie_r__utie 1'0
      update \mie_r__stie 1'0
      update \mie_r__wpri1 1'0
      update \mie_r__mtie 1'0
      update \mie_r__ueie 1'0
      update \mie_r__seie 1'0
      update \mie_r__wpri2 1'0
      update \mie_r__meie 1'0
      update \mie_r__wpri3 20'00000000000000000000
    sync posedge \clk
      update \mie_r__usie $next\mie_r__usie
      update \mie_r__ssie $next\mie_r__ssie
      update \mie_r__wpri0 $next\mie_r__wpri0
      update \mie_r__msie $next\mie_r__msie
      update \mie_r__utie $next\mie_r__utie
      update \mie_r__stie $next\mie_r__stie
      update \mie_r__wpri1 $next\mie_r__wpri1
      update \mie_r__mtie $next\mie_r__mtie
      update \mie_r__ueie $next\mie_r__ueie
      update \mie_r__seie $next\mie_r__seie
      update \mie_r__wpri2 $next\mie_r__wpri2
      update \mie_r__meie $next\mie_r__meie
      update \mie_r__wpri3 $next\mie_r__wpri3
  end
  process $group_37
    assign $next\mtvec_r__mode \mtvec_r__mode
    assign $next\mtvec_r__base \mtvec_r__base
    switch { \mtvec_we }
      case 1'1
        assign { $next\mtvec_r__base $next\mtvec_r__mode } { \mtvec_w__base \mtvec_w__mode }
    end
    switch \rst
      case 1'1
        assign $next\mtvec_r__mode 2'00
        assign $next\mtvec_r__base 30'000000000000000000000000000000
    end
    sync init
      update \mtvec_r__mode 2'00
      update \mtvec_r__base 30'000000000000000000000000000000
    sync posedge \clk
      update \mtvec_r__mode $next\mtvec_r__mode
      update \mtvec_r__base $next\mtvec_r__base
  end
  process $group_39
    assign $next\mscratch_r__value \mscratch_r__value
    switch { \mscratch_we }
      case 1'1
        assign { $next\mscratch_r__value } { \mscratch_w__value }
    end
    switch \rst
      case 1'1
        assign $next\mscratch_r__value 32'00000000000000000000000000000000
    end
    sync init
      update \mscratch_r__value 32'00000000000000000000000000000000
    sync posedge \clk
      update \mscratch_r__value $next\mscratch_r__value
  end
  wire width 1 $5
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:69"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $5
  end
  wire width 1 $7
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:69"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_valid
    connect \B $5
    connect \Y $7
  end
  wire width 1 $9
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:75"
  cell $not $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \trap_pe_n
    connect \Y $9
  end
  wire width 34 $11
  wire width 1 $12
  wire width 1 $13
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:79"
  cell $or $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_ebreak
    connect \B \x_ecall
    connect \Y $13
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:79"
  cell $not $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $13
    connect \Y $12
  end
  wire width 31 $16
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:79"
  cell $add $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 31
    connect \A \x_pc
    connect \B $12
    connect \Y $16
  end
  wire width 34 $18
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:79"
  cell $sshl $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 34
    connect \A $16
    connect \B 2'10
    connect \Y $18
  end
  connect $11 $18
  wire width 33 $20
  wire width 33 $21
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:85"
  cell $sshl $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 33
    connect \A \x_pc
    connect \B 2'10
    connect \Y $21
  end
  connect $20 $21
  process $group_40
    assign $next\mepc_r__value \mepc_r__value
    switch { \mepc_we }
      case 1'1
        assign { $next\mepc_r__value } { \mepc_w__value }
    end
    switch { $7 }
      case 1'1
        switch { \x_mret \x_raise }
          case 2'-1
            switch { $9 }
              case 1'1
                assign { $next\mepc_r__value } $11 [31:0]
              case 1'-
                assign { $next\mepc_r__value } $20 [31:0]
            end
          case 2'1-
        end
    end
    switch \rst
      case 1'1
        assign $next\mepc_r__value 32'00000000000000000000000000000000
    end
    sync init
      update \mepc_r__value 32'00000000000000000000000000000000
    sync posedge \clk
      update \mepc_r__value $next\mepc_r__value
  end
  wire width 1 $23
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:69"
  cell $not $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $23
  end
  wire width 1 $25
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:69"
  cell $and $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_valid
    connect \B $23
    connect \Y $25
  end
  wire width 1 $27
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:75"
  cell $not $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \trap_pe_n
    connect \Y $27
  end
  wire width 31 $29
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:76"
  cell $pos $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 31
    connect \A \trap_pe_o
    connect \Y $29
  end
  wire width 31 $31
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/lib/coding.py:76"
  cell $pos $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 31
    connect \A \interrupt_pe_o
    connect \Y $31
  end
  process $group_41
    assign $next\mcause_r__ecode \mcause_r__ecode
    assign $next\mcause_r__interrupt \mcause_r__interrupt
    switch { \mcause_we }
      case 1'1
        assign { $next\mcause_r__interrupt $next\mcause_r__ecode } { \mcause_w__interrupt \mcause_w__ecode }
    end
    switch { $25 }
      case 1'1
        switch { \x_mret \x_raise }
          case 2'-1
            switch { $27 }
              case 1'1
                assign $next\mcause_r__ecode $29
                assign $next\mcause_r__interrupt 1'0
              case 1'-
                assign $next\mcause_r__ecode $31
                assign $next\mcause_r__interrupt 1'1
            end
          case 2'1-
        end
    end
    switch \rst
      case 1'1
        assign $next\mcause_r__ecode 31'0000000000000000000000000000000
        assign $next\mcause_r__interrupt 1'0
    end
    sync init
      update \mcause_r__ecode 31'0000000000000000000000000000000
      update \mcause_r__interrupt 1'0
    sync posedge \clk
      update \mcause_r__ecode $next\mcause_r__ecode
      update \mcause_r__interrupt $next\mcause_r__interrupt
  end
  wire width 1 $33
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:57"
  cell $reduce_bool $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { \irq_pending_r__value }
    connect \Y $33
  end
  process $group_43
    assign $next\mip_r__usip \mip_r__usip
    assign $next\mip_r__ssip \mip_r__ssip
    assign $next\mip_r__wiri0 \mip_r__wiri0
    assign $next\mip_r__msip \mip_r__msip
    assign $next\mip_r__utip \mip_r__utip
    assign $next\mip_r__stip \mip_r__stip
    assign $next\mip_r__wiri1 \mip_r__wiri1
    assign $next\mip_r__mtip \mip_r__mtip
    assign $next\mip_r__ueip \mip_r__ueip
    assign $next\mip_r__seip \mip_r__seip
    assign $next\mip_r__wiri2 \mip_r__wiri2
    assign $next\mip_r__meip \mip_r__meip
    assign $next\mip_r__wiri3 \mip_r__wiri3
    switch { \mip_we }
      case 1'1
        assign { $next\mip_r__wiri3 $next\mip_r__meip $next\mip_r__wiri2 $next\mip_r__seip $next\mip_r__ueip $next\mip_r__mtip $next\mip_r__wiri1 $next\mip_r__stip $next\mip_r__utip $next\mip_r__msip $next\mip_r__wiri0 $next\mip_r__ssip $next\mip_r__usip } { \mip_w__wiri3 \mip_w__meip \mip_w__wiri2 \mip_w__seip \mip_w__ueip \mip_w__mtip \mip_w__wiri1 \mip_w__stip \mip_w__utip \mip_w__msip \mip_w__wiri0 \mip_w__ssip \mip_w__usip }
    end
    assign $next\mip_r__mtip \timer_interrupt
    assign $next\mip_r__meip $33
    switch \rst
      case 1'1
        assign $next\mip_r__usip 1'0
        assign $next\mip_r__ssip 1'0
        assign $next\mip_r__wiri0 1'0
        assign $next\mip_r__msip 1'0
        assign $next\mip_r__utip 1'0
        assign $next\mip_r__stip 1'0
        assign $next\mip_r__wiri1 1'0
        assign $next\mip_r__mtip 1'0
        assign $next\mip_r__ueip 1'0
        assign $next\mip_r__seip 1'0
        assign $next\mip_r__wiri2 1'0
        assign $next\mip_r__meip 1'0
        assign $next\mip_r__wiri3 20'00000000000000000000
    end
    sync init
      update \mip_r__usip 1'0
      update \mip_r__ssip 1'0
      update \mip_r__wiri0 1'0
      update \mip_r__msip 1'0
      update \mip_r__utip 1'0
      update \mip_r__stip 1'0
      update \mip_r__wiri1 1'0
      update \mip_r__mtip 1'0
      update \mip_r__ueip 1'0
      update \mip_r__seip 1'0
      update \mip_r__wiri2 1'0
      update \mip_r__meip 1'0
      update \mip_r__wiri3 20'00000000000000000000
    sync posedge \clk
      update \mip_r__usip $next\mip_r__usip
      update \mip_r__ssip $next\mip_r__ssip
      update \mip_r__wiri0 $next\mip_r__wiri0
      update \mip_r__msip $next\mip_r__msip
      update \mip_r__utip $next\mip_r__utip
      update \mip_r__stip $next\mip_r__stip
      update \mip_r__wiri1 $next\mip_r__wiri1
      update \mip_r__mtip $next\mip_r__mtip
      update \mip_r__ueip $next\mip_r__ueip
      update \mip_r__seip $next\mip_r__seip
      update \mip_r__wiri2 $next\mip_r__wiri2
      update \mip_r__meip $next\mip_r__meip
      update \mip_r__wiri3 $next\mip_r__wiri3
  end
  process $group_56
    assign $next\irq_mask_r__value \irq_mask_r__value
    switch { \irq_mask_we }
      case 1'1
        assign { $next\irq_mask_r__value } { \irq_mask_w__value }
    end
    switch \rst
      case 1'1
        assign $next\irq_mask_r__value 32'00000000000000000000000000000000
    end
    sync init
      update \irq_mask_r__value 32'00000000000000000000000000000000
    sync posedge \clk
      update \irq_mask_r__value $next\irq_mask_r__value
  end
  wire width 32 $35
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:55"
  cell $and $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \external_interrupt
    connect \B { \irq_mask_r__value }
    connect \Y $35
  end
  process $group_57
    assign $next\irq_pending_r__value \irq_pending_r__value
    switch { \irq_pending_we }
      case 1'1
        assign { $next\irq_pending_r__value } { \irq_pending_w__value }
    end
    assign { $next\irq_pending_r__value } $35
    switch \rst
      case 1'1
        assign $next\irq_pending_r__value 32'00000000000000000000000000000000
    end
    sync init
      update \irq_pending_r__value 32'00000000000000000000000000000000
    sync posedge \clk
      update \irq_pending_r__value $next\irq_pending_r__value
  end
  process $group_58
    assign $next\trap_pe_i 16'0000000000000000
    assign $next\trap_pe_i [0] \x_misaligned_fetch
    assign $next\trap_pe_i [1] \x_bus_error
    assign $next\trap_pe_i [2] \x_illegal
    assign $next\trap_pe_i [3] \x_ebreak
    assign $next\trap_pe_i [11] \x_ecall
    sync init
    sync always
      update \trap_pe_i $next\trap_pe_i
  end
  wire width 1 $37
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:62"
  cell $and $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mip_r__msip
    connect \B \mie_r__msie
    connect \Y $37
  end
  wire width 1 $39
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:63"
  cell $and $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mip_r__mtip
    connect \B \mie_r__mtie
    connect \Y $39
  end
  wire width 1 $41
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:64"
  cell $and $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mip_r__meip
    connect \B \mie_r__meie
    connect \Y $41
  end
  process $group_59
    assign $next\interrupt_pe_i 16'0000000000000000
    assign $next\interrupt_pe_i [3] $37
    assign $next\interrupt_pe_i [7] $39
    assign $next\interrupt_pe_i [11] $41
    sync init
    sync always
      update \interrupt_pe_i $next\interrupt_pe_i
  end
  wire width 1 $43
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:67"
  cell $not $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \trap_pe_n
    connect \Y $43
  end
  wire width 1 $45
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:67"
  cell $not $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \interrupt_pe_n
    connect \Y $45
  end
  wire width 1 $47
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:67"
  cell $and $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $45
    connect \B \mstatus_r__mie
    connect \Y $47
  end
  wire width 1 $49
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:67"
  cell $or $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $43
    connect \B $47
    connect \Y $49
  end
  process $group_60
    assign $next\x_raise 1'0
    assign $next\x_raise $49
    sync init
    sync always
      update \x_raise $next\x_raise
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.fetch.anonymous"
module \anonymous
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:15"
  wire width 30 input 0 \f_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:17"
  wire width 1 input 1 \d_branch_predict_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:18"
  wire width 32 input 2 \d_branch_target
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:19"
  wire width 1 input 3 \d_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:20"
  wire width 30 input 4 \x_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:23"
  wire width 1 input 5 \m_branch_predict_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:21"
  wire width 1 input 6 \m_branch_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:24"
  wire width 1 input 7 \m_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:22"
  wire width 32 input 8 \m_branch_target
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:26"
  wire width 30 output 9 \a_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:26"
  wire width 30 $next\a_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:27"
  wire width 1 output 10 \a_misaligned_fetch
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:27"
  wire width 1 $next\a_misaligned_fetch
  wire width 1 $1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:34"
  cell $and $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_branch_predict_taken
    connect \B \d_valid
    connect \Y $1
  end
  wire width 1 $3
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:39"
  cell $not $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_branch_taken
    connect \Y $3
  end
  wire width 1 $5
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:39"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_branch_predict_taken
    connect \B $3
    connect \Y $5
  end
  wire width 1 $7
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:39"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $5
    connect \B \m_valid
    connect \Y $7
  end
  wire width 1 $9
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:41"
  cell $not $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_branch_predict_taken
    connect \Y $9
  end
  wire width 1 $11
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:41"
  cell $and $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $9
    connect \B \m_branch_taken
    connect \Y $11
  end
  wire width 1 $13
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:41"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $11
    connect \B \m_valid
    connect \Y $13
  end
  wire width 31 $15
  wire width 31 $16
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:47"
  cell $add $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 31
    connect \A \f_pc
    connect \B 1'1
    connect \Y $16
  end
  connect $15 $16
  process $group_0
    assign $next\a_pc 30'000000000000000000000000000000
    switch { $13 $7 $1 }
      case 3'--1
        assign $next\a_pc \d_branch_target [31:2]
      case 3'-1-
        assign $next\a_pc \x_pc
      case 3'1--
        assign $next\a_pc \m_branch_target [31:2]
      case 3'---
        assign $next\a_pc $15 [29:0]
    end
    sync init
    sync always
      update \a_pc $next\a_pc
  end
  wire width 1 $18
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:34"
  cell $and $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_branch_predict_taken
    connect \B \d_valid
    connect \Y $18
  end
  wire width 1 $20
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:39"
  cell $not $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_branch_taken
    connect \Y $20
  end
  wire width 1 $22
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:39"
  cell $and $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_branch_predict_taken
    connect \B $20
    connect \Y $22
  end
  wire width 1 $24
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:39"
  cell $and $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $22
    connect \B \m_valid
    connect \Y $24
  end
  wire width 1 $26
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:41"
  cell $not $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_branch_predict_taken
    connect \Y $26
  end
  wire width 1 $28
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:41"
  cell $and $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $26
    connect \B \m_branch_taken
    connect \Y $28
  end
  wire width 1 $30
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:41"
  cell $and $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $28
    connect \B \m_valid
    connect \Y $30
  end
  wire width 1 $32
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:37"
  cell $reduce_bool $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \d_branch_target [1:0]
    connect \Y $32
  end
  wire width 1 $34
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:44"
  cell $reduce_bool $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \m_branch_target [1:0]
    connect \Y $34
  end
  process $group_1
    assign $next\a_misaligned_fetch 1'0
    switch { $30 $24 $18 }
      case 3'--1
        assign $next\a_misaligned_fetch $32
      case 3'-1-
      case 3'1--
        assign $next\a_misaligned_fetch $34
      case 3'---
    end
    sync init
    sync always
      update \a_misaligned_fetch $next\a_misaligned_fetch
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.fetch"
module \fetch
  attribute \src "minerv.py:11"
  wire width 1 input 0 \clk
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 output 1 \ibus__adr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 $next\ibus__adr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 input 2 \ibus__dat_r
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 3 \ibus__cyc
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\ibus__cyc
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 4 \ibus__stb
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\ibus__stb
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 5 \ibus__ack
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 6 \ibus__err
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:14"
  wire width 1 input 7 \a_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:15"
  wire width 30 input 8 \f_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:16"
  wire width 1 input 9 \f_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:17"
  wire width 1 input 10 \d_branch_predict_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:18"
  wire width 32 input 11 \d_branch_target
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:19"
  wire width 1 input 12 \d_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:20"
  wire width 30 input 13 \x_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:23"
  wire width 1 input 14 \m_branch_predict_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:21"
  wire width 1 input 15 \m_branch_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:24"
  wire width 1 input 16 \m_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:22"
  wire width 32 input 17 \m_branch_target
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:28"
  wire width 32 output 18 \f_instruction
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:28"
  wire width 32 $next\f_instruction
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:26"
  wire width 30 output 19 \a_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:27"
  wire width 1 output 20 \a_misaligned_fetch
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:29"
  wire width 1 output 21 \f_bus_error
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:29"
  wire width 1 $next\f_bus_error
  attribute \src "minerv.py:10"
  wire width 1 input 22 \rst
  cell \anonymous $1
    connect \f_pc \f_pc
    connect \d_branch_predict_taken \d_branch_predict_taken
    connect \d_branch_target \d_branch_target
    connect \d_valid \d_valid
    connect \x_pc \x_pc
    connect \m_branch_predict_taken \m_branch_predict_taken
    connect \m_branch_taken \m_branch_taken
    connect \m_valid \m_valid
    connect \m_branch_target \m_branch_target
    connect \a_pc \a_pc
    connect \a_misaligned_fetch \a_misaligned_fetch
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:58"
  wire width 32 \f_instruction_r
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:58"
  wire width 32 $next\f_instruction_r
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:57"
  wire width 32 \f_instruction$2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:57"
  wire width 32 $next\f_instruction$2
  wire width 32 $3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $4
    parameter \WIDTH 32
    connect \A \f_instruction$2
    connect \B \f_instruction_r
    connect \S \f_stall
    connect \Y $3
  end
  process $group_0
    assign $next\f_instruction 32'00000000000000000000000000000000
    assign $next\f_instruction $3
    sync init
    sync always
      update \f_instruction $next\f_instruction
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:60"
  wire width 1 \f_bus_error_r
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:60"
  wire width 1 $next\f_bus_error_r
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:59"
  wire width 1 \f_bus_error$5
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:59"
  wire width 1 $next\f_bus_error$5
  wire width 1 $6
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $7
    parameter \WIDTH 1
    connect \A \f_bus_error$5
    connect \B \f_bus_error_r
    connect \S \f_stall
    connect \Y $6
  end
  process $group_1
    assign $next\f_bus_error 1'0
    assign $next\f_bus_error $6
    sync init
    sync always
      update \f_bus_error $next\f_bus_error
  end
  wire width 1 $8
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:75"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_stall
    connect \Y $8
  end
  wire width 1 $10
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:68"
  cell $or $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ibus__ack
    connect \B \ibus__err
    connect \Y $10
  end
  process $group_2
    assign $next\ibus__cyc \ibus__cyc
    switch { $8 \ibus__cyc }
      case 2'-1
        switch { $10 }
          case 1'1
            assign $next\ibus__cyc 1'0
        end
      case 2'1-
        assign $next\ibus__cyc 1'1
    end
    switch \rst
      case 1'1
        assign $next\ibus__cyc 1'0
    end
    sync init
      update \ibus__cyc 1'0
    sync posedge \clk
      update \ibus__cyc $next\ibus__cyc
  end
  wire width 1 $12
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:75"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_stall
    connect \Y $12
  end
  wire width 1 $14
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:68"
  cell $or $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ibus__ack
    connect \B \ibus__err
    connect \Y $14
  end
  process $group_3
    assign $next\ibus__stb \ibus__stb
    switch { $12 \ibus__cyc }
      case 2'-1
        switch { $14 }
          case 1'1
            assign $next\ibus__stb 1'0
        end
      case 2'1-
        assign $next\ibus__stb 1'1
    end
    switch \rst
      case 1'1
        assign $next\ibus__stb 1'0
    end
    sync init
      update \ibus__stb 1'0
    sync posedge \clk
      update \ibus__stb $next\ibus__stb
  end
  wire width 1 $16
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:75"
  cell $not $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_stall
    connect \Y $16
  end
  wire width 1 $18
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:68"
  cell $or $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ibus__ack
    connect \B \ibus__err
    connect \Y $18
  end
  process $group_4
    assign $next\f_instruction$2 \f_instruction$2
    switch { $16 \ibus__cyc }
      case 2'-1
        switch { $18 }
          case 1'1
            assign $next\f_instruction$2 \ibus__dat_r
        end
      case 2'1-
    end
    switch \rst
      case 1'1
        assign $next\f_instruction$2 32'00000000000000000000000000000000
    end
    sync init
      update \f_instruction$2 32'00000000000000000000000000000000
    sync posedge \clk
      update \f_instruction$2 $next\f_instruction$2
  end
  wire width 1 $20
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:75"
  cell $not $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_stall
    connect \Y $20
  end
  wire width 1 $22
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:68"
  cell $or $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ibus__ack
    connect \B \ibus__err
    connect \Y $22
  end
  process $group_5
    assign $next\f_bus_error$5 \f_bus_error$5
    switch { $20 \ibus__cyc }
      case 2'-1
        switch { $22 }
          case 1'1
            assign $next\f_bus_error$5 \ibus__err
        end
      case 2'1-
    end
    switch \rst
      case 1'1
        assign $next\f_bus_error$5 1'0
    end
    sync init
      update \f_bus_error$5 1'0
    sync posedge \clk
      update \f_bus_error$5 $next\f_bus_error$5
  end
  wire width 1 $24
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:75"
  cell $not $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_stall
    connect \Y $24
  end
  process $group_6
    assign $next\ibus__adr \ibus__adr
    switch { $24 \ibus__cyc }
      case 2'-1
      case 2'1-
        assign $next\ibus__adr \a_pc
    end
    switch \rst
      case 1'1
        assign $next\ibus__adr 30'000000000000000000000000000000
    end
    sync init
      update \ibus__adr 30'000000000000000000000000000000
    sync posedge \clk
      update \ibus__adr $next\ibus__adr
  end
  wire width 1 $26
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:75"
  cell $not $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_stall
    connect \Y $26
  end
  process $group_7
    assign $next\f_instruction_r \f_instruction_r
    switch { $26 \ibus__cyc }
      case 2'-1
      case 2'1-
        assign $next\f_instruction_r \f_instruction$2
    end
    switch \rst
      case 1'1
        assign $next\f_instruction_r 32'00000000000000000000000000000000
    end
    sync init
      update \f_instruction_r 32'00000000000000000000000000000000
    sync posedge \clk
      update \f_instruction_r $next\f_instruction_r
  end
  wire width 1 $28
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:75"
  cell $not $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_stall
    connect \Y $28
  end
  process $group_8
    assign $next\f_bus_error_r \f_bus_error_r
    switch { $28 \ibus__cyc }
      case 2'-1
      case 2'1-
        assign $next\f_bus_error_r \f_bus_error$5
    end
    switch \rst
      case 1'1
        assign $next\f_bus_error_r 1'0
    end
    sync init
      update \f_bus_error_r 1'0
    sync posedge \clk
      update \f_bus_error_r $next\f_bus_error_r
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.loadstore.anonymous"
module \anonymous$1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:19"
  wire width 32 input 0 \x_address
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:22"
  wire width 32 input 1 \x_store_operand
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:23"
  wire width 3 input 2 \x_mask
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:26"
  wire width 32 input 3 \w_address
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:27"
  wire width 3 input 4 \w_load_mask
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:28"
  wire width 32 input 5 \w_load_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:34"
  wire width 32 output 6 \w_load_result
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:34"
  wire width 32 $next\w_load_result
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:30"
  wire width 4 output 7 \x_dbus_sel
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:30"
  wire width 4 $next\x_dbus_sel
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:31"
  wire width 32 output 8 \x_store_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:31"
  wire width 32 $next\x_store_data
  wire width 1 $1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:51"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_address [1]
    connect \Y $1
  end
  process $group_0
    assign $next\x_dbus_sel 4'0000
    switch \x_mask [1:0]
      case 2'00
        switch \x_address [1:0]
          case 2'00
            assign $next\x_dbus_sel 4'0001
          case 2'01
            assign $next\x_dbus_sel 4'0010
          case 2'10
            assign $next\x_dbus_sel 4'0100
          case 2'11
            assign $next\x_dbus_sel 4'1000
        end
      case 2'01
        switch { $1 }
          case 1'1
            assign $next\x_dbus_sel 4'0011
          case 1'-
            assign $next\x_dbus_sel 4'1100
        end
      case 2'10
        assign $next\x_dbus_sel 4'1111
    end
    sync init
    sync always
      update \x_dbus_sel $next\x_dbus_sel
  end
  process $group_1
    assign $next\x_store_data 32'00000000000000000000000000000000
    switch \x_mask
      case 3'000
        assign $next\x_store_data { \x_store_operand [7:0] \x_store_operand [7:0] \x_store_operand [7:0] \x_store_operand [7:0] }
      case 3'001
        assign $next\x_store_data { \x_store_operand [15:0] \x_store_operand [15:0] }
      case 3'010
        assign $next\x_store_data \x_store_operand
    end
    sync init
    sync always
      update \x_store_data $next\x_store_data
  end
  wire width 32 $3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ast.py:123"
  cell $pos $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 32
    connect \A \w_load_data [7:0]
    connect \Y $3
  end
  wire width 32 $5
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ast.py:123"
  cell $pos $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 32
    connect \A \w_load_data [15:8]
    connect \Y $5
  end
  wire width 32 $7
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ast.py:123"
  cell $pos $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 32
    connect \A \w_load_data [23:16]
    connect \Y $7
  end
  wire width 32 $9
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ast.py:123"
  cell $pos $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 32
    connect \A \w_load_data [31:24]
    connect \Y $9
  end
  wire width 1 $11
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:81"
  cell $not $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_address [1]
    connect \Y $11
  end
  wire width 1 $13
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:90"
  cell $not $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_address [1]
    connect \Y $13
  end
  wire width 32 $15
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ast.py:123"
  cell $pos $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A \w_load_data [15:0]
    connect \Y $15
  end
  wire width 32 $17
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ast.py:123"
  cell $pos $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A \w_load_data [31:16]
    connect \Y $17
  end
  process $group_2
    assign $next\w_load_result 32'00000000000000000000000000000000
    switch \w_load_mask
      case 3'000
        switch \w_address [1:0]
          case 2'00
            assign $next\w_load_result { { \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] \w_load_data [7] } \w_load_data [7:0] }
          case 2'01
            assign $next\w_load_result { { \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] } \w_load_data [15:8] }
          case 2'10
            assign $next\w_load_result { { \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] \w_load_data [23] } \w_load_data [23:16] }
          case 2'11
            assign $next\w_load_result { { \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] } \w_load_data [31:24] }
        end
      case 3'100
        switch \w_address [1:0]
          case 2'00
            assign $next\w_load_result $3
          case 2'01
            assign $next\w_load_result $5
          case 2'10
            assign $next\w_load_result $7
          case 2'11
            assign $next\w_load_result $9
        end
      case 3'001
        switch { $11 }
          case 1'1
            assign $next\w_load_result { { \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] \w_load_data [15] } \w_load_data [15:0] }
          case 1'-
            assign $next\w_load_result { { \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] \w_load_data [31] } \w_load_data [31:16] }
        end
      case 3'101
        switch { $13 }
          case 1'1
            assign $next\w_load_result $15
          case 1'-
            assign $next\w_load_result $17
        end
      case 3'010
        assign $next\w_load_result \w_load_data
    end
    sync init
    sync always
      update \w_load_result $next\w_load_result
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.loadstore"
module \loadstore
  attribute \src "minerv.py:11"
  wire width 1 input 0 \clk
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:19"
  wire width 32 input 1 \x_address
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:20"
  wire width 1 input 2 \x_load
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:21"
  wire width 1 input 3 \x_store
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:22"
  wire width 32 input 4 \x_store_operand
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:23"
  wire width 3 input 5 \x_mask
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:24"
  wire width 1 input 6 \x_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:25"
  wire width 1 input 7 \x_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:26"
  wire width 32 input 8 \w_address
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:27"
  wire width 3 input 9 \w_load_mask
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:28"
  wire width 32 input 10 \w_load_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 output 11 \dbus__adr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 $next\dbus__adr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 output 12 \dbus__dat_w
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\dbus__dat_w
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 input 13 \dbus__dat_r
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 output 14 \dbus__sel
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 $next\dbus__sel
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 15 \dbus__cyc
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dbus__cyc
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 16 \dbus__stb
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dbus__stb
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 17 \dbus__ack
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 output 18 \dbus__we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dbus__we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 input 19 \dbus__err
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:34"
  wire width 32 output 20 \w_load_result
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:30"
  wire width 4 output 21 \x_dbus_sel
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:31"
  wire width 32 output 22 \x_store_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:33"
  wire width 32 output 23 \m_load_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:33"
  wire width 32 $next\m_load_data
  attribute \src "minerv.py:10"
  wire width 1 input 24 \rst
  cell \anonymous$1 $1
    connect \x_address \x_address
    connect \x_store_operand \x_store_operand
    connect \x_mask \x_mask
    connect \w_address \w_address
    connect \w_load_mask \w_load_mask
    connect \w_load_data \w_load_data
    connect \w_load_result \w_load_result
    connect \x_dbus_sel \x_dbus_sel
    connect \x_store_data \x_store_data
  end
  wire width 1 $2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:115"
  cell $not $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $2
  end
  wire width 1 $4
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:115"
  cell $and $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_valid
    connect \B $2
    connect \Y $4
  end
  wire width 1 $6
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:108"
  cell $or $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dbus__ack
    connect \B \dbus__err
    connect \Y $6
  end
  process $group_0
    assign $next\dbus__cyc \dbus__cyc
    switch { $4 \dbus__cyc }
      case 2'-1
        switch { $6 }
          case 1'1
            assign $next\dbus__cyc 1'0
        end
      case 2'1-
        switch { \x_load \x_store }
          case 2'-1
            assign $next\dbus__cyc 1'1
          case 2'1-
            assign $next\dbus__cyc 1'1
        end
    end
    switch \rst
      case 1'1
        assign $next\dbus__cyc 1'0
    end
    sync init
      update \dbus__cyc 1'0
    sync posedge \clk
      update \dbus__cyc $next\dbus__cyc
  end
  wire width 1 $8
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:115"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $8
  end
  wire width 1 $10
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:115"
  cell $and $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_valid
    connect \B $8
    connect \Y $10
  end
  wire width 1 $12
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:108"
  cell $or $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dbus__ack
    connect \B \dbus__err
    connect \Y $12
  end
  process $group_1
    assign $next\dbus__stb \dbus__stb
    switch { $10 \dbus__cyc }
      case 2'-1
        switch { $12 }
          case 1'1
            assign $next\dbus__stb 1'0
        end
      case 2'1-
        switch { \x_load \x_store }
          case 2'-1
            assign $next\dbus__stb 1'1
          case 2'1-
            assign $next\dbus__stb 1'1
        end
    end
    switch \rst
      case 1'1
        assign $next\dbus__stb 1'0
    end
    sync init
      update \dbus__stb 1'0
    sync posedge \clk
      update \dbus__stb $next\dbus__stb
  end
  wire width 1 $14
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:115"
  cell $not $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $14
  end
  wire width 1 $16
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:115"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_valid
    connect \B $14
    connect \Y $16
  end
  wire width 1 $18
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:108"
  cell $or $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dbus__ack
    connect \B \dbus__err
    connect \Y $18
  end
  process $group_2
    assign $next\m_load_data \m_load_data
    switch { $16 \dbus__cyc }
      case 2'-1
        switch { $18 }
          case 1'1
            assign $next\m_load_data \dbus__dat_r
        end
      case 2'1-
    end
    switch \rst
      case 1'1
        assign $next\m_load_data 32'00000000000000000000000000000000
    end
    sync init
      update \m_load_data 32'00000000000000000000000000000000
    sync posedge \clk
      update \m_load_data $next\m_load_data
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:32"
  wire width 1 \m_bus_error
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:32"
  wire width 1 $next\m_bus_error
  wire width 1 $20
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:115"
  cell $not $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $20
  end
  wire width 1 $22
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:115"
  cell $and $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_valid
    connect \B $20
    connect \Y $22
  end
  process $group_3
    assign $next\m_bus_error \m_bus_error
    switch { $22 \dbus__cyc }
      case 2'-1
        assign $next\m_bus_error \dbus__err
      case 2'1-
    end
    switch \rst
      case 1'1
        assign $next\m_bus_error 1'0
    end
    sync init
      update \m_bus_error 1'0
    sync posedge \clk
      update \m_bus_error $next\m_bus_error
  end
  wire width 1 $24
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:115"
  cell $not $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $24
  end
  wire width 1 $26
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:115"
  cell $and $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_valid
    connect \B $24
    connect \Y $26
  end
  process $group_4
    assign $next\dbus__we \dbus__we
    switch { $26 \dbus__cyc }
      case 2'-1
      case 2'1-
        switch { \x_load \x_store }
          case 2'-1
            assign $next\dbus__we 1'1
          case 2'1-
            assign $next\dbus__we 1'0
        end
    end
    switch \rst
      case 1'1
        assign $next\dbus__we 1'0
    end
    sync init
      update \dbus__we 1'0
    sync posedge \clk
      update \dbus__we $next\dbus__we
  end
  wire width 1 $28
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:115"
  cell $not $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $28
  end
  wire width 1 $30
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:115"
  cell $and $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_valid
    connect \B $28
    connect \Y $30
  end
  process $group_5
    assign $next\dbus__adr \dbus__adr
    switch { $30 \dbus__cyc }
      case 2'-1
      case 2'1-
        switch { \x_load \x_store }
          case 2'-1
            assign $next\dbus__adr \x_address [31:2]
          case 2'1-
            assign $next\dbus__adr \x_address [31:2]
        end
    end
    switch \rst
      case 1'1
        assign $next\dbus__adr 30'000000000000000000000000000000
    end
    sync init
      update \dbus__adr 30'000000000000000000000000000000
    sync posedge \clk
      update \dbus__adr $next\dbus__adr
  end
  wire width 1 $32
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:115"
  cell $not $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $32
  end
  wire width 1 $34
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:115"
  cell $and $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_valid
    connect \B $32
    connect \Y $34
  end
  process $group_6
    assign $next\dbus__dat_w \dbus__dat_w
    switch { $34 \dbus__cyc }
      case 2'-1
      case 2'1-
        switch { \x_load \x_store }
          case 2'-1
            assign $next\dbus__dat_w \x_store_data
          case 2'1-
        end
    end
    switch \rst
      case 1'1
        assign $next\dbus__dat_w 32'00000000000000000000000000000000
    end
    sync init
      update \dbus__dat_w 32'00000000000000000000000000000000
    sync posedge \clk
      update \dbus__dat_w $next\dbus__dat_w
  end
  wire width 1 $36
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:115"
  cell $not $37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $36
  end
  wire width 1 $38
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:115"
  cell $and $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_valid
    connect \B $36
    connect \Y $38
  end
  process $group_7
    assign $next\dbus__sel \dbus__sel
    switch { $38 \dbus__cyc }
      case 2'-1
      case 2'1-
        switch { \x_load \x_store }
          case 2'-1
            assign $next\dbus__sel \x_dbus_sel
          case 2'1-
            assign $next\dbus__sel \x_dbus_sel
        end
    end
    switch \rst
      case 1'1
        assign $next\dbus__sel 4'0000
    end
    sync init
      update \dbus__sel 4'0000
    sync posedge \clk
      update \dbus__sel $next\dbus__sel
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.logic"
module \logic
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/logic.py:11"
  wire width 3 input 0 \op
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/logic.py:12"
  wire width 32 input 1 \src1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/logic.py:13"
  wire width 32 input 2 \src2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/logic.py:15"
  wire width 32 output 3 \result
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/logic.py:15"
  wire width 32 $next\result
  wire width 32 $1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/logic.py:22"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \src1
    connect \B \src2
    connect \Y $1
  end
  wire width 32 $3
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/logic.py:24"
  cell $or $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \src1
    connect \B \src2
    connect \Y $3
  end
  wire width 32 $5
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/logic.py:26"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \src1
    connect \B \src2
    connect \Y $5
  end
  process $group_0
    assign $next\result 32'00000000000000000000000000000000
    switch \op
      case 3'100
        assign $next\result $1
      case 3'110
        assign $next\result $3
      case 3'111
        assign $next\result $5
    end
    sync init
    sync always
      update \result $next\result
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.predict"
module \predict
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:15"
  wire width 1 output 0 \d_branch_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:15"
  wire width 1 $next\d_branch_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:16"
  wire width 32 output 1 \d_branch_target
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:16"
  wire width 32 $next\d_branch_target
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:9"
  wire width 1 input 2 \d_branch
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:10"
  wire width 1 input 3 \d_jump
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:11"
  wire width 32 input 4 \d_offset
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:12"
  wire width 30 input 5 \d_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:13"
  wire width 1 input 6 \d_rs1_re
  wire width 1 $1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:28"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_rs1_re
    connect \Y $1
  end
  wire width 1 $3
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:28"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_jump
    connect \B $1
    connect \Y $3
  end
  process $group_0
    assign $next\d_branch_taken 1'0
    switch { \d_branch }
      case 1'1
        assign $next\d_branch_taken \d_offset [31]
      case 1'-
        assign $next\d_branch_taken $3
    end
    sync init
    sync always
      update \d_branch_taken $next\d_branch_taken
  end
  wire width 35 $5
  wire width 33 $6
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:30"
  cell $sshl $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 33
    connect \A \d_pc
    connect \B 2'10
    connect \Y $6
  end
  wire width 33 $8
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:11"
  cell $pos $9
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A \d_offset
    connect \Y $8
  end
  wire width 35 $10
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:30"
  cell $add $11
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 35
    connect \A $6
    connect \B $8
    connect \Y $10
  end
  connect $5 $10
  process $group_1
    assign $next\d_branch_target 32'00000000000000000000000000000000
    assign $next\d_branch_target $5 [31:0]
    sync init
    sync always
      update \d_branch_target $next\d_branch_target
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva.shifter"
module \shifter
  attribute \src "minerv.py:11"
  wire width 1 input 0 \clk
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:9"
  wire width 1 input 1 \x_direction
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:10"
  wire width 1 input 2 \x_sext
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:11"
  wire width 5 input 3 \x_shamt
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:12"
  wire width 32 input 4 \x_src1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:13"
  wire width 1 input 5 \x_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:15"
  wire width 32 output 6 \m_result
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:15"
  wire width 32 $next\m_result
  attribute \src "minerv.py:10"
  wire width 1 input 7 \rst
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:20"
  wire width 32 \x_operand
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:20"
  wire width 32 $next\x_operand
  wire width 32 $1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $2
    parameter \WIDTH 32
    connect \A { \x_src1 [0] \x_src1 [1] \x_src1 [2] \x_src1 [3] \x_src1 [4] \x_src1 [5] \x_src1 [6] \x_src1 [7] \x_src1 [8] \x_src1 [9] \x_src1 [10] \x_src1 [11] \x_src1 [12] \x_src1 [13] \x_src1 [14] \x_src1 [15] \x_src1 [16] \x_src1 [17] \x_src1 [18] \x_src1 [19] \x_src1 [20] \x_src1 [21] \x_src1 [22] \x_src1 [23] \x_src1 [24] \x_src1 [25] \x_src1 [26] \x_src1 [27] \x_src1 [28] \x_src1 [29] \x_src1 [30] \x_src1 [31] }
    connect \B \x_src1
    connect \S \x_direction
    connect \Y $1
  end
  process $group_0
    assign $next\x_operand 32'00000000000000000000000000000000
    assign $next\x_operand $1
    sync init
    sync always
      update \x_operand $next\x_operand
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:21"
  wire width 1 \x_filler
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:21"
  wire width 1 $next\x_filler
  wire width 1 $3
  wire width 1 $4
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:28"
  cell $and $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_direction
    connect \B \x_sext
    connect \Y $4
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $6
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \x_src1 [31]
    connect \S $4
    connect \Y $3
  end
  process $group_1
    assign $next\x_filler 1'0
    assign $next\x_filler $3
    sync init
    sync always
      update \x_filler $next\x_filler
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:22"
  wire width 1 \m_direction
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:22"
  wire width 1 $next\m_direction
  wire width 1 $7
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:31"
  cell $not $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $7
  end
  process $group_2
    assign $next\m_direction \m_direction
    switch { $7 }
      case 1'1
        assign $next\m_direction \x_direction
    end
    switch \rst
      case 1'1
        assign $next\m_direction 1'0
    end
    sync init
      update \m_direction 1'0
    sync posedge \clk
      update \m_direction $next\m_direction
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:23"
  wire width 32 \m_result$9
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:23"
  wire width 32 $next\m_result$9
  wire width 1 $10
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:31"
  cell $not $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall
    connect \Y $10
  end
  wire width 64 $12
  wire width 64 $13
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:34"
  cell $sshr $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 64
    connect \A { { \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler \x_filler } \x_operand }
    connect \B \x_shamt
    connect \Y $13
  end
  connect $12 $13
  process $group_3
    assign $next\m_result$9 \m_result$9
    switch { $10 }
      case 1'1
        assign $next\m_result$9 $12 [31:0]
    end
    switch \rst
      case 1'1
        assign $next\m_result$9 32'00000000000000000000000000000000
    end
    sync init
      update \m_result$9 32'00000000000000000000000000000000
    sync posedge \clk
      update \m_result$9 $next\m_result$9
  end
  wire width 32 $15
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $16
    parameter \WIDTH 32
    connect \A { \m_result$9 [0] \m_result$9 [1] \m_result$9 [2] \m_result$9 [3] \m_result$9 [4] \m_result$9 [5] \m_result$9 [6] \m_result$9 [7] \m_result$9 [8] \m_result$9 [9] \m_result$9 [10] \m_result$9 [11] \m_result$9 [12] \m_result$9 [13] \m_result$9 [14] \m_result$9 [15] \m_result$9 [16] \m_result$9 [17] \m_result$9 [18] \m_result$9 [19] \m_result$9 [20] \m_result$9 [21] \m_result$9 [22] \m_result$9 [23] \m_result$9 [24] \m_result$9 [25] \m_result$9 [26] \m_result$9 [27] \m_result$9 [28] \m_result$9 [29] \m_result$9 [30] \m_result$9 [31] }
    connect \B \m_result$9
    connect \S \m_direction
    connect \Y $15
  end
  process $group_4
    assign $next\m_result 32'00000000000000000000000000000000
    assign $next\m_result $15
    sync init
    sync always
      update \m_result $next\m_result
  end
end
attribute \generator "nMigen"
attribute \nmigen.hierarchy "top.minerva"
module \minerva
  attribute \src "minerv.py:11"
  wire width 1 input 0 \clk
  attribute \src "minerv.py:10"
  wire width 1 \rst
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \a_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \a_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\a_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \a_kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \a_payload__branch_predict_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\a_payload__branch_predict_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 \a_valid$1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 $next\a_valid$1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:59"
  wire width 1 \a_stall$2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:21"
  wire width 1 \a_m_branch_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:21"
  wire width 1 $next\a_m_branch_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 \a_valid$3
  cell \a \a
    connect \clk \clk
    connect \valid \a_valid
    connect \stall \a_stall
    connect \kill \a_kill
    connect \payload__branch_predict_taken \a_payload__branch_predict_taken
    connect \valid$1 \a_valid$1
    connect \stall$2 \a_stall$2
    connect \m_branch_taken \a_m_branch_taken
    connect \valid$3 \a_valid$3
    connect \rst \rst
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \f_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\f_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \f_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \f_kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\f_kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \f_valid$4
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \f_stall$5
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\f_stall$5
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \f_kill$6
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \f_payload__branch_predict_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\f_payload__branch_predict_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:59"
  wire width 1 \f_stall$7
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 \f_valid$8
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:36"
  wire width 1 \f_x_raise
  cell \f \f
    connect \clk \clk
    connect \valid \f_valid
    connect \stall \f_stall
    connect \kill \f_kill
    connect \valid$1 \f_valid$4
    connect \stall$2 \f_stall$5
    connect \kill$3 \f_kill$6
    connect \payload__branch_predict_taken \f_payload__branch_predict_taken
    connect \payload__branch_predict_taken$4 \a_payload__branch_predict_taken
    connect \stall$5 \f_stall$7
    connect \m_branch_taken \a_m_branch_taken
    connect \valid$6 \a_valid$3
    connect \valid$7 \f_valid$8
    connect \x_raise \f_x_raise
    connect \rst \rst
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \d_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\d_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \d_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \d_kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\d_kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \d_valid$9
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \d_stall$10
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\d_stall$10
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \d_kill$11
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 \d_valid$12
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:424"
  wire width 1 \d_x_lock
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:424"
  wire width 1 $next\d_x_lock
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:425"
  wire width 1 \d_m_lock
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:425"
  wire width 1 $next\d_m_lock
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:59"
  wire width 1 \d_stall$13
  cell \d \d
    connect \clk \clk
    connect \valid \d_valid
    connect \stall \d_stall
    connect \kill \d_kill
    connect \valid$1 \d_valid$9
    connect \stall$2 \d_stall$10
    connect \kill$3 \d_kill$11
    connect \payload__branch_predict_taken \a_payload__branch_predict_taken
    connect \valid$4 \d_valid$12
    connect \m_branch_taken \a_m_branch_taken
    connect \valid$5 \a_valid$3
    connect \valid$6 \f_valid$8
    connect \x_lock \d_x_lock
    connect \m_lock \d_m_lock
    connect \stall$7 \d_stall$13
    connect \rst \rst
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \x_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\x_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \x_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \x_kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\x_kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \x_valid$14
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \x_stall$15
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\x_stall$15
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \x_kill$16
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:59"
  wire width 1 \x_stall$17
  cell \x \x
    connect \clk \clk
    connect \valid \x_valid
    connect \stall \x_stall
    connect \kill \x_kill
    connect \valid$1 \x_valid$14
    connect \stall$2 \x_stall$15
    connect \kill$3 \x_kill$16
    connect \stall$4 \x_stall$17
    connect \valid$5 \f_valid$8
    connect \rst \rst
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \m_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\m_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \m_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \m_kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\m_kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \m_valid$18
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \m_stall$19
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\m_stall$19
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \m_kill$20
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \m_ibus__cyc
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\m_ibus__cyc
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \m_dbus__cyc
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\m_dbus__cyc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:59"
  wire width 1 \m_stall$21
  cell \m \m
    connect \clk \clk
    connect \valid \m_valid
    connect \stall \m_stall
    connect \kill \m_kill
    connect \valid$1 \m_valid$18
    connect \stall$2 \m_stall$19
    connect \kill$3 \m_kill$20
    connect \ibus__cyc \m_ibus__cyc
    connect \valid$4 \a_valid$3
    connect \dbus__cyc \m_dbus__cyc
    connect \stall$5 \m_stall$21
    connect \rst \rst
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \w_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\w_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \w_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \w_kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\w_kill
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/stage.py:60"
  wire width 1 \w_valid$22
  cell \w \w
    connect \valid \w_valid
    connect \stall \w_stall
    connect \kill \w_kill
    connect \valid$1 \w_valid$22
  end
  memory width 32 size 32 \gprf
  cell $meminit $23
    parameter \MEMID "\\gprf"
    parameter \ABITS 6
    parameter \WIDTH 32
    parameter \WORDS 32
    parameter \PRIORITY 0
    connect \ADDR 6'000000
    connect \DATA 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:81"
  wire width 5 \gprf_r_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:81"
  wire width 5 $next\gprf_r_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:83"
  wire width 32 \gprf_r_data
  cell $memrd $24
    parameter \MEMID "\\gprf"
    parameter \ABITS 5
    parameter \WIDTH 32
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 1
    connect \CLK \clk
    connect \EN 1'1
    connect \ADDR \gprf_r_addr
    connect \DATA \gprf_r_data
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:81"
  wire width 5 \gprf_r_addr$25
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:81"
  wire width 5 $next\gprf_r_addr$25
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:83"
  wire width 32 \gprf_r_data$26
  cell $memrd $27
    parameter \MEMID "\\gprf"
    parameter \ABITS 5
    parameter \WIDTH 32
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 1
    connect \CLK \clk
    connect \EN 1'1
    connect \ADDR \gprf_r_addr$25
    connect \DATA \gprf_r_data$26
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:150"
  wire width 1 \gprf_w_en
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:150"
  wire width 1 $next\gprf_w_en
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:146"
  wire width 5 \gprf_w_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:146"
  wire width 5 $next\gprf_w_addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:148"
  wire width 32 \gprf_w_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/mem.py:148"
  wire width 32 $next\gprf_w_data
  cell $memwr $28
    parameter \MEMID "\\gprf"
    parameter \ABITS 5
    parameter \WIDTH 32
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \clk
    connect \EN { { \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en \gprf_w_en } }
    connect \ADDR \gprf_w_addr
    connect \DATA \gprf_w_data
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 \csrf_mtvec_r__base
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \csrf_mepc_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 13 \csrf_port__addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 13 $next\csrf_port__addr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_port__en
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\csrf_port__en
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_port__en$29
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\csrf_port__en$29
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 13 \csrf_port__addr$30
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 13 $next\csrf_port__addr$30
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \csrf_port__data
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\csrf_port__data
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \csrf_port__data$31
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_r__uie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_r__sie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_r__mie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_r__upie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_r__spie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_r__mpie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_r__spp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \csrf_mstatus_r__mpp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \csrf_mstatus_r__fs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \csrf_mstatus_r__xs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_r__mprv
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_r__sum
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_r__mxr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_r__tvm
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_r__tw
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_r__tsr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_r__sd
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 26 \csrf_misa_r__extensions
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \csrf_misa_r__mxl
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_r__usie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_r__ssie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_r__msie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_r__utie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_r__stie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_r__mtie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_r__ueie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_r__seie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_r__meie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \csrf_mtvec_r__mode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \csrf_mscratch_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 31 \csrf_mcause_r__ecode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mcause_r__interrupt
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_r__usip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_r__ssip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_r__msip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_r__utip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_r__stip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_r__mtip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_r__ueip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_r__seip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_r__meip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \csrf_irq_mask_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \csrf_irq_pending_r__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_w__uie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_w__sie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_w__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_r__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_w__mie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_w__upie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_w__spie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_w__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_r__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_w__mpie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_w__spp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \csrf_mstatus_w__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \csrf_mstatus_r__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \csrf_mstatus_w__mpp
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \csrf_mstatus_w__fs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \csrf_mstatus_w__xs
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_w__mprv
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_w__sum
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_w__mxr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_w__tvm
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_w__tw
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_w__tsr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 8 \csrf_mstatus_w__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 8 \csrf_mstatus_r__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mstatus_w__sd
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 \csrf_mstatus_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 26 \csrf_misa_w__extensions
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 \csrf_misa_w__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 \csrf_misa_r__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \csrf_misa_w__mxl
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 \csrf_misa_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_w__usie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_w__ssie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_w__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_r__wpri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_w__msie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_w__utie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_w__stie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_w__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_r__wpri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_w__mtie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_w__ueie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_w__seie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_w__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_r__wpri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mie_w__meie
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 \csrf_mie_w__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 \csrf_mie_r__wpri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 \csrf_mie_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \csrf_mtvec_w__mode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 \csrf_mtvec_w__base
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 \csrf_mtvec_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \csrf_mscratch_w__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 \csrf_mscratch_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \csrf_mepc_w__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 \csrf_mepc_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 31 \csrf_mcause_w__ecode
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mcause_w__interrupt
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 \csrf_mcause_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_w__usip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_w__ssip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_w__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_r__wiri0
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_w__msip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_w__utip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_w__stip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_w__wiri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_r__wiri1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_w__mtip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_w__ueip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_w__seip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_w__wiri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_r__wiri2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \csrf_mip_w__meip
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 \csrf_mip_w__wiri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 20 \csrf_mip_r__wiri3
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 \csrf_mip_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \csrf_irq_mask_w__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 \csrf_irq_mask_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \csrf_irq_pending_w__value
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/csr.py:30"
  wire width 1 \csrf_irq_pending_we
  cell \csrf \csrf
    connect \mtvec_r__base \csrf_mtvec_r__base
    connect \mepc_r__value \csrf_mepc_r__value
    connect \port__addr \csrf_port__addr
    connect \port__en \csrf_port__en
    connect \port__en$1 \csrf_port__en$29
    connect \port__addr$2 \csrf_port__addr$30
    connect \port__data \csrf_port__data
    connect \port__data$3 \csrf_port__data$31
    connect \mstatus_r__uie \csrf_mstatus_r__uie
    connect \mstatus_r__sie \csrf_mstatus_r__sie
    connect \mstatus_r__mie \csrf_mstatus_r__mie
    connect \mstatus_r__upie \csrf_mstatus_r__upie
    connect \mstatus_r__spie \csrf_mstatus_r__spie
    connect \mstatus_r__mpie \csrf_mstatus_r__mpie
    connect \mstatus_r__spp \csrf_mstatus_r__spp
    connect \mstatus_r__mpp \csrf_mstatus_r__mpp
    connect \mstatus_r__fs \csrf_mstatus_r__fs
    connect \mstatus_r__xs \csrf_mstatus_r__xs
    connect \mstatus_r__mprv \csrf_mstatus_r__mprv
    connect \mstatus_r__sum \csrf_mstatus_r__sum
    connect \mstatus_r__mxr \csrf_mstatus_r__mxr
    connect \mstatus_r__tvm \csrf_mstatus_r__tvm
    connect \mstatus_r__tw \csrf_mstatus_r__tw
    connect \mstatus_r__tsr \csrf_mstatus_r__tsr
    connect \mstatus_r__sd \csrf_mstatus_r__sd
    connect \misa_r__extensions \csrf_misa_r__extensions
    connect \misa_r__mxl \csrf_misa_r__mxl
    connect \mie_r__usie \csrf_mie_r__usie
    connect \mie_r__ssie \csrf_mie_r__ssie
    connect \mie_r__msie \csrf_mie_r__msie
    connect \mie_r__utie \csrf_mie_r__utie
    connect \mie_r__stie \csrf_mie_r__stie
    connect \mie_r__mtie \csrf_mie_r__mtie
    connect \mie_r__ueie \csrf_mie_r__ueie
    connect \mie_r__seie \csrf_mie_r__seie
    connect \mie_r__meie \csrf_mie_r__meie
    connect \mtvec_r__mode \csrf_mtvec_r__mode
    connect \mscratch_r__value \csrf_mscratch_r__value
    connect \mcause_r__ecode \csrf_mcause_r__ecode
    connect \mcause_r__interrupt \csrf_mcause_r__interrupt
    connect \mip_r__usip \csrf_mip_r__usip
    connect \mip_r__ssip \csrf_mip_r__ssip
    connect \mip_r__msip \csrf_mip_r__msip
    connect \mip_r__utip \csrf_mip_r__utip
    connect \mip_r__stip \csrf_mip_r__stip
    connect \mip_r__mtip \csrf_mip_r__mtip
    connect \mip_r__ueip \csrf_mip_r__ueip
    connect \mip_r__seip \csrf_mip_r__seip
    connect \mip_r__meip \csrf_mip_r__meip
    connect \irq_mask_r__value \csrf_irq_mask_r__value
    connect \irq_pending_r__value \csrf_irq_pending_r__value
    connect \mstatus_w__uie \csrf_mstatus_w__uie
    connect \mstatus_w__sie \csrf_mstatus_w__sie
    connect \mstatus_w__wpri0 \csrf_mstatus_w__wpri0
    connect \mstatus_r__wpri0 \csrf_mstatus_r__wpri0
    connect \mstatus_w__mie \csrf_mstatus_w__mie
    connect \mstatus_w__upie \csrf_mstatus_w__upie
    connect \mstatus_w__spie \csrf_mstatus_w__spie
    connect \mstatus_w__wpri1 \csrf_mstatus_w__wpri1
    connect \mstatus_r__wpri1 \csrf_mstatus_r__wpri1
    connect \mstatus_w__mpie \csrf_mstatus_w__mpie
    connect \mstatus_w__spp \csrf_mstatus_w__spp
    connect \mstatus_w__wpri2 \csrf_mstatus_w__wpri2
    connect \mstatus_r__wpri2 \csrf_mstatus_r__wpri2
    connect \mstatus_w__mpp \csrf_mstatus_w__mpp
    connect \mstatus_w__fs \csrf_mstatus_w__fs
    connect \mstatus_w__xs \csrf_mstatus_w__xs
    connect \mstatus_w__mprv \csrf_mstatus_w__mprv
    connect \mstatus_w__sum \csrf_mstatus_w__sum
    connect \mstatus_w__mxr \csrf_mstatus_w__mxr
    connect \mstatus_w__tvm \csrf_mstatus_w__tvm
    connect \mstatus_w__tw \csrf_mstatus_w__tw
    connect \mstatus_w__tsr \csrf_mstatus_w__tsr
    connect \mstatus_w__wpri3 \csrf_mstatus_w__wpri3
    connect \mstatus_r__wpri3 \csrf_mstatus_r__wpri3
    connect \mstatus_w__sd \csrf_mstatus_w__sd
    connect \mstatus_we \csrf_mstatus_we
    connect \misa_w__extensions \csrf_misa_w__extensions
    connect \misa_w__wiri0 \csrf_misa_w__wiri0
    connect \misa_r__wiri0 \csrf_misa_r__wiri0
    connect \misa_w__mxl \csrf_misa_w__mxl
    connect \misa_we \csrf_misa_we
    connect \mie_w__usie \csrf_mie_w__usie
    connect \mie_w__ssie \csrf_mie_w__ssie
    connect \mie_w__wpri0 \csrf_mie_w__wpri0
    connect \mie_r__wpri0 \csrf_mie_r__wpri0
    connect \mie_w__msie \csrf_mie_w__msie
    connect \mie_w__utie \csrf_mie_w__utie
    connect \mie_w__stie \csrf_mie_w__stie
    connect \mie_w__wpri1 \csrf_mie_w__wpri1
    connect \mie_r__wpri1 \csrf_mie_r__wpri1
    connect \mie_w__mtie \csrf_mie_w__mtie
    connect \mie_w__ueie \csrf_mie_w__ueie
    connect \mie_w__seie \csrf_mie_w__seie
    connect \mie_w__wpri2 \csrf_mie_w__wpri2
    connect \mie_r__wpri2 \csrf_mie_r__wpri2
    connect \mie_w__meie \csrf_mie_w__meie
    connect \mie_w__wpri3 \csrf_mie_w__wpri3
    connect \mie_r__wpri3 \csrf_mie_r__wpri3
    connect \mie_we \csrf_mie_we
    connect \mtvec_w__mode \csrf_mtvec_w__mode
    connect \mtvec_w__base \csrf_mtvec_w__base
    connect \mtvec_we \csrf_mtvec_we
    connect \mscratch_w__value \csrf_mscratch_w__value
    connect \mscratch_we \csrf_mscratch_we
    connect \mepc_w__value \csrf_mepc_w__value
    connect \mepc_we \csrf_mepc_we
    connect \mcause_w__ecode \csrf_mcause_w__ecode
    connect \mcause_w__interrupt \csrf_mcause_w__interrupt
    connect \mcause_we \csrf_mcause_we
    connect \mip_w__usip \csrf_mip_w__usip
    connect \mip_w__ssip \csrf_mip_w__ssip
    connect \mip_w__wiri0 \csrf_mip_w__wiri0
    connect \mip_r__wiri0 \csrf_mip_r__wiri0
    connect \mip_w__msip \csrf_mip_w__msip
    connect \mip_w__utip \csrf_mip_w__utip
    connect \mip_w__stip \csrf_mip_w__stip
    connect \mip_w__wiri1 \csrf_mip_w__wiri1
    connect \mip_r__wiri1 \csrf_mip_r__wiri1
    connect \mip_w__mtip \csrf_mip_w__mtip
    connect \mip_w__ueip \csrf_mip_w__ueip
    connect \mip_w__seip \csrf_mip_w__seip
    connect \mip_w__wiri2 \csrf_mip_w__wiri2
    connect \mip_r__wiri2 \csrf_mip_r__wiri2
    connect \mip_w__meip \csrf_mip_w__meip
    connect \mip_w__wiri3 \csrf_mip_w__wiri3
    connect \mip_r__wiri3 \csrf_mip_r__wiri3
    connect \mip_we \csrf_mip_we
    connect \irq_mask_w__value \csrf_irq_mask_w__value
    connect \irq_mask_we \csrf_irq_mask_we
    connect \irq_pending_w__value \csrf_irq_pending_w__value
    connect \irq_pending_we \csrf_irq_pending_we
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:9"
  wire width 1 \adder_sub
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:9"
  wire width 1 $next\adder_sub
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:10"
  wire width 32 \adder_src1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:10"
  wire width 32 $next\adder_src1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:11"
  wire width 32 \adder_src2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:11"
  wire width 32 $next\adder_src2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:13"
  wire width 32 \adder_result
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:15"
  wire width 1 \adder_overflow
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/adder.py:14"
  wire width 1 \adder_carry
  cell \adder \adder
    connect \sub \adder_sub
    connect \src1 \adder_src1
    connect \src2 \adder_src2
    connect \result \adder_result
    connect \overflow \adder_overflow
    connect \carry \adder_carry
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:11"
  wire width 3 \compare_op
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:11"
  wire width 3 $next\compare_op
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:12"
  wire width 1 \compare_zero
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:12"
  wire width 1 $next\compare_zero
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:13"
  wire width 1 \compare_negative
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:13"
  wire width 1 $next\compare_negative
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:14"
  wire width 1 \compare_overflow
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:14"
  wire width 1 $next\compare_overflow
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:15"
  wire width 1 \compare_carry
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:15"
  wire width 1 $next\compare_carry
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/compare.py:17"
  wire width 1 \compare_condition_met
  cell \compare \compare
    connect \op \compare_op
    connect \zero \compare_zero
    connect \negative \compare_negative
    connect \overflow \compare_overflow
    connect \carry \compare_carry
    connect \condition_met \compare_condition_met
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:26"
  wire width 32 \decoder_instruction
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:26"
  wire width 32 $next\decoder_instruction
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:53"
  wire width 1 \decoder_csr
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:30"
  wire width 5 \decoder_rs1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:32"
  wire width 5 \decoder_rs2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:34"
  wire width 32 \decoder_immediate
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:31"
  wire width 1 \decoder_rs1_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:33"
  wire width 1 \decoder_rs2_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:48"
  wire width 1 \decoder_lui
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:49"
  wire width 1 \decoder_auipc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:51"
  wire width 1 \decoder_branch
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:50"
  wire width 1 \decoder_jump
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:28"
  wire width 5 \decoder_rd
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:29"
  wire width 1 \decoder_rd_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:35"
  wire width 1 \decoder_bypass_x
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:36"
  wire width 1 \decoder_bypass_m
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:59"
  wire width 3 \decoder_funct3
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:37"
  wire width 1 \decoder_load
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:38"
  wire width 1 \decoder_store
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:41"
  wire width 1 \decoder_adder_sub
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:52"
  wire width 1 \decoder_compare
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:42"
  wire width 1 \decoder_logic
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:45"
  wire width 1 \decoder_shift
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:46"
  wire width 1 \decoder_direction
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:47"
  wire width 1 \decoder_sext
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:39"
  wire width 1 \decoder_fence_i
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:54"
  wire width 1 \decoder_csr_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:56"
  wire width 1 \decoder_ecall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:57"
  wire width 1 \decoder_ebreak
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:58"
  wire width 1 \decoder_mret
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/decoder.py:60"
  wire width 1 \decoder_illegal
  cell \decoder \decoder
    connect \instruction \decoder_instruction
    connect \csr \decoder_csr
    connect \rs1 \decoder_rs1
    connect \rs2 \decoder_rs2
    connect \immediate \decoder_immediate
    connect \rs1_re \decoder_rs1_re
    connect \rs2_re \decoder_rs2_re
    connect \lui \decoder_lui
    connect \auipc \decoder_auipc
    connect \branch \decoder_branch
    connect \jump \decoder_jump
    connect \rd \decoder_rd
    connect \rd_we \decoder_rd_we
    connect \bypass_x \decoder_bypass_x
    connect \bypass_m \decoder_bypass_m
    connect \funct3 \decoder_funct3
    connect \load \decoder_load
    connect \store \decoder_store
    connect \adder_sub \decoder_adder_sub
    connect \compare \decoder_compare
    connect \logic \decoder_logic
    connect \shift \decoder_shift
    connect \direction \decoder_direction
    connect \sext \decoder_sext
    connect \fence_i \decoder_fence_i
    connect \csr_we \decoder_csr_we
    connect \ecall \decoder_ecall
    connect \ebreak \decoder_ebreak
    connect \mret \decoder_mret
    connect \illegal \decoder_illegal
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:24"
  wire width 32 \exception_external_interrupt
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:24"
  wire width 32 $next\exception_external_interrupt
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:25"
  wire width 1 \exception_timer_interrupt
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:25"
  wire width 1 $next\exception_timer_interrupt
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:26"
  wire width 30 \exception_x_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:26"
  wire width 30 $next\exception_x_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:28"
  wire width 1 \exception_x_ecall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:28"
  wire width 1 $next\exception_x_ecall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:29"
  wire width 1 \exception_x_misaligned_fetch
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:29"
  wire width 1 $next\exception_x_misaligned_fetch
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:30"
  wire width 1 \exception_x_bus_error
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:30"
  wire width 1 $next\exception_x_bus_error
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:31"
  wire width 1 \exception_x_illegal
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:31"
  wire width 1 $next\exception_x_illegal
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:32"
  wire width 1 \exception_x_mret
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:32"
  wire width 1 $next\exception_x_mret
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:33"
  wire width 1 \exception_x_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:33"
  wire width 1 $next\exception_x_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:34"
  wire width 1 \exception_x_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:34"
  wire width 1 $next\exception_x_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:27"
  wire width 1 \exception_x_ebreak
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/exception.py:27"
  wire width 1 $next\exception_x_ebreak
  cell \exception \exception
    connect \clk \clk
    connect \mtvec_r__base \csrf_mtvec_r__base
    connect \mepc_r__value \csrf_mepc_r__value
    connect \external_interrupt \exception_external_interrupt
    connect \timer_interrupt \exception_timer_interrupt
    connect \x_pc \exception_x_pc
    connect \x_ecall \exception_x_ecall
    connect \x_misaligned_fetch \exception_x_misaligned_fetch
    connect \x_bus_error \exception_x_bus_error
    connect \x_illegal \exception_x_illegal
    connect \x_mret \exception_x_mret
    connect \x_stall \exception_x_stall
    connect \x_valid \exception_x_valid
    connect \x_ebreak \exception_x_ebreak
    connect \x_raise \f_x_raise
    connect \rst \rst
    connect \mstatus_r__uie \csrf_mstatus_r__uie
    connect \mstatus_r__sie \csrf_mstatus_r__sie
    connect \mstatus_r__mie \csrf_mstatus_r__mie
    connect \mstatus_r__upie \csrf_mstatus_r__upie
    connect \mstatus_r__spie \csrf_mstatus_r__spie
    connect \mstatus_r__mpie \csrf_mstatus_r__mpie
    connect \mstatus_r__spp \csrf_mstatus_r__spp
    connect \mstatus_r__mpp \csrf_mstatus_r__mpp
    connect \mstatus_r__fs \csrf_mstatus_r__fs
    connect \mstatus_r__xs \csrf_mstatus_r__xs
    connect \mstatus_r__mprv \csrf_mstatus_r__mprv
    connect \mstatus_r__sum \csrf_mstatus_r__sum
    connect \mstatus_r__mxr \csrf_mstatus_r__mxr
    connect \mstatus_r__tvm \csrf_mstatus_r__tvm
    connect \mstatus_r__tw \csrf_mstatus_r__tw
    connect \mstatus_r__tsr \csrf_mstatus_r__tsr
    connect \mstatus_r__sd \csrf_mstatus_r__sd
    connect \misa_r__extensions \csrf_misa_r__extensions
    connect \misa_r__mxl \csrf_misa_r__mxl
    connect \mie_r__usie \csrf_mie_r__usie
    connect \mie_r__ssie \csrf_mie_r__ssie
    connect \mie_r__msie \csrf_mie_r__msie
    connect \mie_r__utie \csrf_mie_r__utie
    connect \mie_r__stie \csrf_mie_r__stie
    connect \mie_r__mtie \csrf_mie_r__mtie
    connect \mie_r__ueie \csrf_mie_r__ueie
    connect \mie_r__seie \csrf_mie_r__seie
    connect \mie_r__meie \csrf_mie_r__meie
    connect \mtvec_r__mode \csrf_mtvec_r__mode
    connect \mscratch_r__value \csrf_mscratch_r__value
    connect \mcause_r__ecode \csrf_mcause_r__ecode
    connect \mcause_r__interrupt \csrf_mcause_r__interrupt
    connect \mip_r__usip \csrf_mip_r__usip
    connect \mip_r__ssip \csrf_mip_r__ssip
    connect \mip_r__msip \csrf_mip_r__msip
    connect \mip_r__utip \csrf_mip_r__utip
    connect \mip_r__stip \csrf_mip_r__stip
    connect \mip_r__mtip \csrf_mip_r__mtip
    connect \mip_r__ueip \csrf_mip_r__ueip
    connect \mip_r__seip \csrf_mip_r__seip
    connect \mip_r__meip \csrf_mip_r__meip
    connect \irq_mask_r__value \csrf_irq_mask_r__value
    connect \irq_pending_r__value \csrf_irq_pending_r__value
    connect \mstatus_w__uie \csrf_mstatus_w__uie
    connect \mstatus_w__sie \csrf_mstatus_w__sie
    connect \mstatus_w__wpri0 \csrf_mstatus_w__wpri0
    connect \mstatus_r__wpri0 \csrf_mstatus_r__wpri0
    connect \mstatus_w__mie \csrf_mstatus_w__mie
    connect \mstatus_w__upie \csrf_mstatus_w__upie
    connect \mstatus_w__spie \csrf_mstatus_w__spie
    connect \mstatus_w__wpri1 \csrf_mstatus_w__wpri1
    connect \mstatus_r__wpri1 \csrf_mstatus_r__wpri1
    connect \mstatus_w__mpie \csrf_mstatus_w__mpie
    connect \mstatus_w__spp \csrf_mstatus_w__spp
    connect \mstatus_w__wpri2 \csrf_mstatus_w__wpri2
    connect \mstatus_r__wpri2 \csrf_mstatus_r__wpri2
    connect \mstatus_w__mpp \csrf_mstatus_w__mpp
    connect \mstatus_w__fs \csrf_mstatus_w__fs
    connect \mstatus_w__xs \csrf_mstatus_w__xs
    connect \mstatus_w__mprv \csrf_mstatus_w__mprv
    connect \mstatus_w__sum \csrf_mstatus_w__sum
    connect \mstatus_w__mxr \csrf_mstatus_w__mxr
    connect \mstatus_w__tvm \csrf_mstatus_w__tvm
    connect \mstatus_w__tw \csrf_mstatus_w__tw
    connect \mstatus_w__tsr \csrf_mstatus_w__tsr
    connect \mstatus_w__wpri3 \csrf_mstatus_w__wpri3
    connect \mstatus_r__wpri3 \csrf_mstatus_r__wpri3
    connect \mstatus_w__sd \csrf_mstatus_w__sd
    connect \mstatus_we \csrf_mstatus_we
    connect \misa_w__extensions \csrf_misa_w__extensions
    connect \misa_w__wiri0 \csrf_misa_w__wiri0
    connect \misa_r__wiri0 \csrf_misa_r__wiri0
    connect \misa_w__mxl \csrf_misa_w__mxl
    connect \misa_we \csrf_misa_we
    connect \mie_w__usie \csrf_mie_w__usie
    connect \mie_w__ssie \csrf_mie_w__ssie
    connect \mie_w__wpri0 \csrf_mie_w__wpri0
    connect \mie_r__wpri0 \csrf_mie_r__wpri0
    connect \mie_w__msie \csrf_mie_w__msie
    connect \mie_w__utie \csrf_mie_w__utie
    connect \mie_w__stie \csrf_mie_w__stie
    connect \mie_w__wpri1 \csrf_mie_w__wpri1
    connect \mie_r__wpri1 \csrf_mie_r__wpri1
    connect \mie_w__mtie \csrf_mie_w__mtie
    connect \mie_w__ueie \csrf_mie_w__ueie
    connect \mie_w__seie \csrf_mie_w__seie
    connect \mie_w__wpri2 \csrf_mie_w__wpri2
    connect \mie_r__wpri2 \csrf_mie_r__wpri2
    connect \mie_w__meie \csrf_mie_w__meie
    connect \mie_w__wpri3 \csrf_mie_w__wpri3
    connect \mie_r__wpri3 \csrf_mie_r__wpri3
    connect \mie_we \csrf_mie_we
    connect \mtvec_w__mode \csrf_mtvec_w__mode
    connect \mtvec_w__base \csrf_mtvec_w__base
    connect \mtvec_we \csrf_mtvec_we
    connect \mscratch_w__value \csrf_mscratch_w__value
    connect \mscratch_we \csrf_mscratch_we
    connect \mepc_w__value \csrf_mepc_w__value
    connect \mepc_we \csrf_mepc_we
    connect \mcause_w__ecode \csrf_mcause_w__ecode
    connect \mcause_w__interrupt \csrf_mcause_w__interrupt
    connect \mcause_we \csrf_mcause_we
    connect \mip_w__usip \csrf_mip_w__usip
    connect \mip_w__ssip \csrf_mip_w__ssip
    connect \mip_w__wiri0 \csrf_mip_w__wiri0
    connect \mip_r__wiri0 \csrf_mip_r__wiri0
    connect \mip_w__msip \csrf_mip_w__msip
    connect \mip_w__utip \csrf_mip_w__utip
    connect \mip_w__stip \csrf_mip_w__stip
    connect \mip_w__wiri1 \csrf_mip_w__wiri1
    connect \mip_r__wiri1 \csrf_mip_r__wiri1
    connect \mip_w__mtip \csrf_mip_w__mtip
    connect \mip_w__ueip \csrf_mip_w__ueip
    connect \mip_w__seip \csrf_mip_w__seip
    connect \mip_w__wiri2 \csrf_mip_w__wiri2
    connect \mip_r__wiri2 \csrf_mip_r__wiri2
    connect \mip_w__meip \csrf_mip_w__meip
    connect \mip_w__wiri3 \csrf_mip_w__wiri3
    connect \mip_r__wiri3 \csrf_mip_r__wiri3
    connect \mip_we \csrf_mip_we
    connect \irq_mask_w__value \csrf_irq_mask_w__value
    connect \irq_mask_we \csrf_irq_mask_we
    connect \irq_pending_w__value \csrf_irq_pending_w__value
    connect \irq_pending_we \csrf_irq_pending_we
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 \fetch_ibus__adr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \fetch_ibus__dat_r
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\fetch_ibus__dat_r
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \fetch_ibus__cyc
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \fetch_ibus__stb
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \fetch_ibus__ack
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\fetch_ibus__ack
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \fetch_ibus__err
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\fetch_ibus__err
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:14"
  wire width 1 \fetch_a_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:14"
  wire width 1 $next\fetch_a_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:15"
  wire width 30 \fetch_f_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:15"
  wire width 30 $next\fetch_f_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:16"
  wire width 1 \fetch_f_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:16"
  wire width 1 $next\fetch_f_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:17"
  wire width 1 \fetch_d_branch_predict_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:17"
  wire width 1 $next\fetch_d_branch_predict_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:18"
  wire width 32 \fetch_d_branch_target
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:18"
  wire width 32 $next\fetch_d_branch_target
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:19"
  wire width 1 \fetch_d_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:19"
  wire width 1 $next\fetch_d_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:20"
  wire width 30 \fetch_x_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:20"
  wire width 30 $next\fetch_x_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:23"
  wire width 1 \fetch_m_branch_predict_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:23"
  wire width 1 $next\fetch_m_branch_predict_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:24"
  wire width 1 \fetch_m_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:24"
  wire width 1 $next\fetch_m_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:22"
  wire width 32 \fetch_m_branch_target
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:22"
  wire width 32 $next\fetch_m_branch_target
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:28"
  wire width 32 \fetch_f_instruction
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:26"
  wire width 30 \fetch_a_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:27"
  wire width 1 \fetch_a_misaligned_fetch
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:29"
  wire width 1 \fetch_f_bus_error
  cell \fetch \fetch
    connect \clk \clk
    connect \ibus__adr \fetch_ibus__adr
    connect \ibus__dat_r \fetch_ibus__dat_r
    connect \ibus__cyc \fetch_ibus__cyc
    connect \ibus__stb \fetch_ibus__stb
    connect \ibus__ack \fetch_ibus__ack
    connect \ibus__err \fetch_ibus__err
    connect \a_stall \fetch_a_stall
    connect \f_pc \fetch_f_pc
    connect \f_stall \fetch_f_stall
    connect \d_branch_predict_taken \fetch_d_branch_predict_taken
    connect \d_branch_target \fetch_d_branch_target
    connect \d_valid \fetch_d_valid
    connect \x_pc \fetch_x_pc
    connect \m_branch_predict_taken \fetch_m_branch_predict_taken
    connect \m_branch_taken \a_m_branch_taken
    connect \m_valid \fetch_m_valid
    connect \m_branch_target \fetch_m_branch_target
    connect \f_instruction \fetch_f_instruction
    connect \a_pc \fetch_a_pc
    connect \a_misaligned_fetch \fetch_a_misaligned_fetch
    connect \f_bus_error \fetch_f_bus_error
    connect \rst \rst
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:19"
  wire width 32 \loadstore_x_address
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:19"
  wire width 32 $next\loadstore_x_address
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:20"
  wire width 1 \loadstore_x_load
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:20"
  wire width 1 $next\loadstore_x_load
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:21"
  wire width 1 \loadstore_x_store
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:21"
  wire width 1 $next\loadstore_x_store
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:22"
  wire width 32 \loadstore_x_store_operand
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:22"
  wire width 32 $next\loadstore_x_store_operand
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:23"
  wire width 3 \loadstore_x_mask
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:23"
  wire width 3 $next\loadstore_x_mask
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:24"
  wire width 1 \loadstore_x_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:24"
  wire width 1 $next\loadstore_x_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:25"
  wire width 1 \loadstore_x_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:25"
  wire width 1 $next\loadstore_x_valid
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:26"
  wire width 32 \loadstore_w_address
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:26"
  wire width 32 $next\loadstore_w_address
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:27"
  wire width 3 \loadstore_w_load_mask
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:27"
  wire width 3 $next\loadstore_w_load_mask
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:28"
  wire width 32 \loadstore_w_load_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:28"
  wire width 32 $next\loadstore_w_load_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 \loadstore_dbus__adr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \loadstore_dbus__dat_w
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \loadstore_dbus__dat_r
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\loadstore_dbus__dat_r
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 \loadstore_dbus__sel
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \loadstore_dbus__cyc
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \loadstore_dbus__stb
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \loadstore_dbus__ack
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\loadstore_dbus__ack
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \loadstore_dbus__we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \loadstore_dbus__err
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\loadstore_dbus__err
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:34"
  wire width 32 \loadstore_w_load_result
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:30"
  wire width 4 \loadstore_x_dbus_sel
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:31"
  wire width 32 \loadstore_x_store_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/loadstore.py:33"
  wire width 32 \loadstore_m_load_data
  cell \loadstore \loadstore
    connect \clk \clk
    connect \x_address \loadstore_x_address
    connect \x_load \loadstore_x_load
    connect \x_store \loadstore_x_store
    connect \x_store_operand \loadstore_x_store_operand
    connect \x_mask \loadstore_x_mask
    connect \x_stall \loadstore_x_stall
    connect \x_valid \loadstore_x_valid
    connect \w_address \loadstore_w_address
    connect \w_load_mask \loadstore_w_load_mask
    connect \w_load_data \loadstore_w_load_data
    connect \dbus__adr \loadstore_dbus__adr
    connect \dbus__dat_w \loadstore_dbus__dat_w
    connect \dbus__dat_r \loadstore_dbus__dat_r
    connect \dbus__sel \loadstore_dbus__sel
    connect \dbus__cyc \loadstore_dbus__cyc
    connect \dbus__stb \loadstore_dbus__stb
    connect \dbus__ack \loadstore_dbus__ack
    connect \dbus__we \loadstore_dbus__we
    connect \dbus__err \loadstore_dbus__err
    connect \w_load_result \loadstore_w_load_result
    connect \x_dbus_sel \loadstore_x_dbus_sel
    connect \x_store_data \loadstore_x_store_data
    connect \m_load_data \loadstore_m_load_data
    connect \rst \rst
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/logic.py:11"
  wire width 3 \logic_op
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/logic.py:11"
  wire width 3 $next\logic_op
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/logic.py:12"
  wire width 32 \logic_src1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/logic.py:12"
  wire width 32 $next\logic_src1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/logic.py:13"
  wire width 32 \logic_src2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/logic.py:13"
  wire width 32 $next\logic_src2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/logic.py:15"
  wire width 32 \logic_result
  cell \logic \logic
    connect \op \logic_op
    connect \src1 \logic_src1
    connect \src2 \logic_src2
    connect \result \logic_result
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:15"
  wire width 1 \predict_d_branch_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:16"
  wire width 32 \predict_d_branch_target
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:9"
  wire width 1 \predict_d_branch
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:9"
  wire width 1 $next\predict_d_branch
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:10"
  wire width 1 \predict_d_jump
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:10"
  wire width 1 $next\predict_d_jump
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:11"
  wire width 32 \predict_d_offset
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:11"
  wire width 32 $next\predict_d_offset
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:12"
  wire width 30 \predict_d_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:12"
  wire width 30 $next\predict_d_pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:13"
  wire width 1 \predict_d_rs1_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/predict.py:13"
  wire width 1 $next\predict_d_rs1_re
  cell \predict \predict
    connect \d_branch_taken \predict_d_branch_taken
    connect \d_branch_target \predict_d_branch_target
    connect \d_branch \predict_d_branch
    connect \d_jump \predict_d_jump
    connect \d_offset \predict_d_offset
    connect \d_pc \predict_d_pc
    connect \d_rs1_re \predict_d_rs1_re
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:9"
  wire width 1 \shifter_x_direction
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:9"
  wire width 1 $next\shifter_x_direction
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:10"
  wire width 1 \shifter_x_sext
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:10"
  wire width 1 $next\shifter_x_sext
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:11"
  wire width 5 \shifter_x_shamt
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:11"
  wire width 5 $next\shifter_x_shamt
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:12"
  wire width 32 \shifter_x_src1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:12"
  wire width 32 $next\shifter_x_src1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:13"
  wire width 1 \shifter_x_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:13"
  wire width 1 $next\shifter_x_stall
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/shifter.py:15"
  wire width 32 \shifter_m_result
  cell \shifter \shifter
    connect \clk \clk
    connect \x_direction \shifter_x_direction
    connect \x_sext \shifter_x_sext
    connect \x_shamt \shifter_x_shamt
    connect \x_src1 \shifter_x_src1
    connect \x_stall \shifter_x_stall
    connect \m_result \shifter_m_result
    connect \rst \rst
  end
  process $group_0
    assign $next\f_valid 1'0
    assign $next\f_valid \a_valid
    sync init
    sync always
      update \f_valid $next\f_valid
  end
  process $group_1
    assign $next\a_stall 1'0
    assign $next\a_stall \f_stall
    sync init
    sync always
      update \a_stall $next\a_stall
  end
  process $group_2
    assign $next\f_kill 1'0
    assign $next\f_kill \a_kill
    sync init
    sync always
      update \f_kill $next\f_kill
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 31 \payload__pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 31 $next\payload__pc
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 31 \payload__pc$32
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 31 $next\payload__pc$32
  process $group_3
    assign $next\payload__pc 31'0000000000000000000000000000000
    assign $next\payload__pc \payload__pc$32
    sync init
    sync always
      update \payload__pc $next\payload__pc
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__misaligned_fetch
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__misaligned_fetch
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__misaligned_fetch$33
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__misaligned_fetch$33
  process $group_4
    assign $next\payload__misaligned_fetch 1'0
    assign $next\payload__misaligned_fetch \payload__misaligned_fetch$33
    sync init
    sync always
      update \payload__misaligned_fetch $next\payload__misaligned_fetch
  end
  process $group_5
    assign $next\d_valid 1'0
    assign $next\d_valid \f_valid$4
    sync init
    sync always
      update \d_valid $next\d_valid
  end
  process $group_6
    assign $next\f_stall$5 1'0
    assign $next\f_stall$5 \d_stall
    sync init
    sync always
      update \f_stall$5 $next\f_stall$5
  end
  process $group_7
    assign $next\d_kill 1'0
    assign $next\d_kill \f_kill$6
    sync init
    sync always
      update \d_kill $next\d_kill
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 \payload__pc$34
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 $next\payload__pc$34
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 \payload__pc$35
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 $next\payload__pc$35
  process $group_8
    assign $next\payload__pc$34 30'000000000000000000000000000000
    assign $next\payload__pc$34 \payload__pc$35
    sync init
    sync always
      update \payload__pc$34 $next\payload__pc$34
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__misaligned_fetch$36
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__misaligned_fetch$36
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__misaligned_fetch$37
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__misaligned_fetch$37
  process $group_9
    assign $next\payload__misaligned_fetch$36 1'0
    assign $next\payload__misaligned_fetch$36 \payload__misaligned_fetch$37
    sync init
    sync always
      update \payload__misaligned_fetch$36 $next\payload__misaligned_fetch$36
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__instruction
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__instruction
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__instruction$38
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__instruction$38
  process $group_10
    assign $next\payload__instruction 32'00000000000000000000000000000000
    assign $next\payload__instruction \payload__instruction$38
    sync init
    sync always
      update \payload__instruction $next\payload__instruction
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__bus_error
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__bus_error
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__bus_error$39
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__bus_error$39
  process $group_11
    assign $next\payload__bus_error 1'0
    assign $next\payload__bus_error \payload__bus_error$39
    sync init
    sync always
      update \payload__bus_error $next\payload__bus_error
  end
  process $group_12
    assign $next\x_valid 1'0
    assign $next\x_valid \d_valid$9
    sync init
    sync always
      update \x_valid $next\x_valid
  end
  process $group_13
    assign $next\d_stall$10 1'0
    assign $next\d_stall$10 \x_stall
    sync init
    sync always
      update \d_stall$10 $next\d_stall$10
  end
  process $group_14
    assign $next\x_kill 1'0
    assign $next\x_kill \d_kill$11
    sync init
    sync always
      update \x_kill $next\x_kill
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 \payload__pc$40
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 $next\payload__pc$40
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 \payload__pc$41
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 $next\payload__pc$41
  process $group_15
    assign $next\payload__pc$40 30'000000000000000000000000000000
    assign $next\payload__pc$40 \payload__pc$41
    sync init
    sync always
      update \payload__pc$40 $next\payload__pc$40
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__misaligned_fetch$42
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__misaligned_fetch$42
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__misaligned_fetch$43
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__misaligned_fetch$43
  process $group_16
    assign $next\payload__misaligned_fetch$42 1'0
    assign $next\payload__misaligned_fetch$42 \payload__misaligned_fetch$43
    sync init
    sync always
      update \payload__misaligned_fetch$42 $next\payload__misaligned_fetch$42
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 5 \payload__rd
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 5 $next\payload__rd
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 5 \payload__rd$44
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 5 $next\payload__rd$44
  process $group_17
    assign $next\payload__rd 5'00000
    assign $next\payload__rd \payload__rd$44
    sync init
    sync always
      update \payload__rd $next\payload__rd
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 5 \payload__rs1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 5 $next\payload__rs1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 5 \payload__rs1$45
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 5 $next\payload__rs1$45
  process $group_18
    assign $next\payload__rs1 5'00000
    assign $next\payload__rs1 \payload__rs1$45
    sync init
    sync always
      update \payload__rs1 $next\payload__rs1
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__rd_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__rd_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__rd_we$46
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__rd_we$46
  process $group_19
    assign $next\payload__rd_we 1'0
    assign $next\payload__rd_we \payload__rd_we$46
    sync init
    sync always
      update \payload__rd_we $next\payload__rd_we
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__rs1_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__rs1_re
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__rs1_re$47
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__rs1_re$47
  process $group_20
    assign $next\payload__rs1_re 1'0
    assign $next\payload__rs1_re \payload__rs1_re$47
    sync init
    sync always
      update \payload__rs1_re $next\payload__rs1_re
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__src1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__src1
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__src1$48
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__src1$48
  process $group_21
    assign $next\payload__src1 32'00000000000000000000000000000000
    assign $next\payload__src1 \payload__src1$48
    sync init
    sync always
      update \payload__src1 $next\payload__src1
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__src2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__src2
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__src2$49
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__src2$49
  process $group_22
    assign $next\payload__src2 32'00000000000000000000000000000000
    assign $next\payload__src2 \payload__src2$49
    sync init
    sync always
      update \payload__src2 $next\payload__src2
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__immediate
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__immediate
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__immediate$50
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__immediate$50
  process $group_23
    assign $next\payload__immediate 32'00000000000000000000000000000000
    assign $next\payload__immediate \payload__immediate$50
    sync init
    sync always
      update \payload__immediate $next\payload__immediate
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__bypass_x
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__bypass_x
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__bypass_x$51
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__bypass_x$51
  process $group_24
    assign $next\payload__bypass_x 1'0
    assign $next\payload__bypass_x \payload__bypass_x$51
    sync init
    sync always
      update \payload__bypass_x $next\payload__bypass_x
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__bypass_m
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__bypass_m
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__bypass_m$52
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__bypass_m$52
  process $group_25
    assign $next\payload__bypass_m 1'0
    assign $next\payload__bypass_m \payload__bypass_m$52
    sync init
    sync always
      update \payload__bypass_m $next\payload__bypass_m
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 \payload__funct3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 $next\payload__funct3
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 \payload__funct3$53
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 $next\payload__funct3$53
  process $group_26
    assign $next\payload__funct3 3'000
    assign $next\payload__funct3 \payload__funct3$53
    sync init
    sync always
      update \payload__funct3 $next\payload__funct3
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__load
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__load
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__load$54
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__load$54
  process $group_27
    assign $next\payload__load 1'0
    assign $next\payload__load \payload__load$54
    sync init
    sync always
      update \payload__load $next\payload__load
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__store
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__store
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__store$55
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__store$55
  process $group_28
    assign $next\payload__store 1'0
    assign $next\payload__store \payload__store$55
    sync init
    sync always
      update \payload__store $next\payload__store
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__adder_sub
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__adder_sub
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__adder_sub$56
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__adder_sub$56
  process $group_29
    assign $next\payload__adder_sub 1'0
    assign $next\payload__adder_sub \payload__adder_sub$56
    sync init
    sync always
      update \payload__adder_sub $next\payload__adder_sub
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__logic
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__logic
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__logic$57
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__logic$57
  process $group_30
    assign $next\payload__logic 1'0
    assign $next\payload__logic \payload__logic$57
    sync init
    sync always
      update \payload__logic $next\payload__logic
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__multiply
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__multiply
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__multiply$58
  process $group_31
    assign $next\payload__multiply 1'0
    assign $next\payload__multiply \payload__multiply$58
    sync init
    sync always
      update \payload__multiply $next\payload__multiply
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__divide
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__divide
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__divide$59
  process $group_32
    assign $next\payload__divide 1'0
    assign $next\payload__divide \payload__divide$59
    sync init
    sync always
      update \payload__divide $next\payload__divide
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__shift
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__shift
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__shift$60
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__shift$60
  process $group_33
    assign $next\payload__shift 1'0
    assign $next\payload__shift \payload__shift$60
    sync init
    sync always
      update \payload__shift $next\payload__shift
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__direction
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__direction
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__direction$61
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__direction$61
  process $group_34
    assign $next\payload__direction 1'0
    assign $next\payload__direction \payload__direction$61
    sync init
    sync always
      update \payload__direction $next\payload__direction
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__sext
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__sext
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__sext$62
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__sext$62
  process $group_35
    assign $next\payload__sext 1'0
    assign $next\payload__sext \payload__sext$62
    sync init
    sync always
      update \payload__sext $next\payload__sext
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__jump
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__jump
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__jump$63
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__jump$63
  process $group_36
    assign $next\payload__jump 1'0
    assign $next\payload__jump \payload__jump$63
    sync init
    sync always
      update \payload__jump $next\payload__jump
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__compare
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__compare
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__compare$64
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__compare$64
  process $group_37
    assign $next\payload__compare 1'0
    assign $next\payload__compare \payload__compare$64
    sync init
    sync always
      update \payload__compare $next\payload__compare
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__branch
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__branch
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__branch$65
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__branch$65
  process $group_38
    assign $next\payload__branch 1'0
    assign $next\payload__branch \payload__branch$65
    sync init
    sync always
      update \payload__branch $next\payload__branch
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__branch_target
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__branch_target
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__branch_target$66
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__branch_target$66
  process $group_39
    assign $next\payload__branch_target 32'00000000000000000000000000000000
    assign $next\payload__branch_target \payload__branch_target$66
    sync init
    sync always
      update \payload__branch_target $next\payload__branch_target
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__branch_predict_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__branch_predict_taken
  process $group_40
    assign $next\f_payload__branch_predict_taken 1'0
    assign $next\f_payload__branch_predict_taken \payload__branch_predict_taken
    sync init
    sync always
      update \f_payload__branch_predict_taken $next\f_payload__branch_predict_taken
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__fence_i
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__fence_i
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__fence_i$67
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__fence_i$67
  process $group_41
    assign $next\payload__fence_i 1'0
    assign $next\payload__fence_i \payload__fence_i$67
    sync init
    sync always
      update \payload__fence_i $next\payload__fence_i
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__csr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__csr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__csr$68
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__csr$68
  process $group_42
    assign $next\payload__csr 1'0
    assign $next\payload__csr \payload__csr$68
    sync init
    sync always
      update \payload__csr $next\payload__csr
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 12 \payload__csr_adr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 12 $next\payload__csr_adr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 12 \payload__csr_adr$69
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 12 $next\payload__csr_adr$69
  process $group_43
    assign $next\payload__csr_adr 12'000000000000
    assign $next\payload__csr_adr \payload__csr_adr$69
    sync init
    sync always
      update \payload__csr_adr $next\payload__csr_adr
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__csr_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__csr_we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__csr_we$70
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__csr_we$70
  process $group_44
    assign $next\payload__csr_we 1'0
    assign $next\payload__csr_we \payload__csr_we$70
    sync init
    sync always
      update \payload__csr_we $next\payload__csr_we
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__bus_error$71
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__bus_error$71
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__bus_error$72
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__bus_error$72
  process $group_45
    assign $next\payload__bus_error$71 1'0
    assign $next\payload__bus_error$71 \payload__bus_error$72
    sync init
    sync always
      update \payload__bus_error$71 $next\payload__bus_error$71
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__ecall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__ecall
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__ecall$73
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__ecall$73
  process $group_46
    assign $next\payload__ecall 1'0
    assign $next\payload__ecall \payload__ecall$73
    sync init
    sync always
      update \payload__ecall $next\payload__ecall
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__ebreak
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__ebreak
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__ebreak$74
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__ebreak$74
  process $group_47
    assign $next\payload__ebreak 1'0
    assign $next\payload__ebreak \payload__ebreak$74
    sync init
    sync always
      update \payload__ebreak $next\payload__ebreak
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__mret
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__mret
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__mret$75
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__mret$75
  process $group_48
    assign $next\payload__mret 1'0
    assign $next\payload__mret \payload__mret$75
    sync init
    sync always
      update \payload__mret $next\payload__mret
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__illegal
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__illegal
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__illegal$76
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__illegal$76
  process $group_49
    assign $next\payload__illegal 1'0
    assign $next\payload__illegal \payload__illegal$76
    sync init
    sync always
      update \payload__illegal $next\payload__illegal
  end
  process $group_50
    assign $next\m_valid 1'0
    assign $next\m_valid \x_valid$14
    sync init
    sync always
      update \m_valid $next\m_valid
  end
  process $group_51
    assign $next\x_stall$15 1'0
    assign $next\x_stall$15 \m_stall
    sync init
    sync always
      update \x_stall$15 $next\x_stall$15
  end
  process $group_52
    assign $next\m_kill 1'0
    assign $next\m_kill \x_kill$16
    sync init
    sync always
      update \m_kill $next\m_kill
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 \payload__pc$77
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 $next\payload__pc$77
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 \payload__pc$78
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 $next\payload__pc$78
  process $group_53
    assign $next\payload__pc$77 30'000000000000000000000000000000
    assign $next\payload__pc$77 \payload__pc$78
    sync init
    sync always
      update \payload__pc$77 $next\payload__pc$77
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 5 \payload__rd$79
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 5 $next\payload__rd$79
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 5 \payload__rd$80
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 5 $next\payload__rd$80
  process $group_54
    assign $next\payload__rd$79 5'00000
    assign $next\payload__rd$79 \payload__rd$80
    sync init
    sync always
      update \payload__rd$79 $next\payload__rd$79
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__rd_we$81
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__rd_we$81
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__rd_we$82
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__rd_we$82
  process $group_55
    assign $next\payload__rd_we$81 1'0
    assign $next\payload__rd_we$81 \payload__rd_we$82
    sync init
    sync always
      update \payload__rd_we$81 $next\payload__rd_we$81
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__bypass_m$83
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__bypass_m$83
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__bypass_m$84
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__bypass_m$84
  process $group_56
    assign $next\payload__bypass_m$83 1'0
    assign $next\payload__bypass_m$83 \payload__bypass_m$84
    sync init
    sync always
      update \payload__bypass_m$83 $next\payload__bypass_m$83
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__result
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__result
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__result$85
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__result$85
  process $group_57
    assign $next\payload__result 32'00000000000000000000000000000000
    assign $next\payload__result \payload__result$85
    sync init
    sync always
      update \payload__result $next\payload__result
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__shift$86
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__shift$86
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__shift$87
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__shift$87
  process $group_58
    assign $next\payload__shift$86 1'0
    assign $next\payload__shift$86 \payload__shift$87
    sync init
    sync always
      update \payload__shift$86 $next\payload__shift$86
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__load$88
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__load$88
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__load$89
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__load$89
  process $group_59
    assign $next\payload__load$88 1'0
    assign $next\payload__load$88 \payload__load$89
    sync init
    sync always
      update \payload__load$88 $next\payload__load$88
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 \payload__load_mask
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 $next\payload__load_mask
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 \payload__load_mask$90
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 $next\payload__load_mask$90
  process $group_60
    assign $next\payload__load_mask 3'000
    assign $next\payload__load_mask \payload__load_mask$90
    sync init
    sync always
      update \payload__load_mask $next\payload__load_mask
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__store$91
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__store$91
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__store$92
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__store$92
  process $group_61
    assign $next\payload__store$91 1'0
    assign $next\payload__store$91 \payload__store$92
    sync init
    sync always
      update \payload__store$91 $next\payload__store$91
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 \payload__dbus_sel
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 $next\payload__dbus_sel
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 \payload__dbus_sel$93
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 $next\payload__dbus_sel$93
  process $group_62
    assign $next\payload__dbus_sel 4'0000
    assign $next\payload__dbus_sel \payload__dbus_sel$93
    sync init
    sync always
      update \payload__dbus_sel $next\payload__dbus_sel
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__store_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__store_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__store_data$94
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__store_data$94
  process $group_63
    assign $next\payload__store_data 32'00000000000000000000000000000000
    assign $next\payload__store_data \payload__store_data$94
    sync init
    sync always
      update \payload__store_data $next\payload__store_data
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__compare$95
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__compare$95
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__compare$96
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__compare$96
  process $group_64
    assign $next\payload__compare$95 1'0
    assign $next\payload__compare$95 \payload__compare$96
    sync init
    sync always
      update \payload__compare$95 $next\payload__compare$95
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__multiply$97
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__multiply$97
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__multiply$98
  process $group_65
    assign $next\payload__multiply$97 1'0
    assign $next\payload__multiply$97 \payload__multiply$98
    sync init
    sync always
      update \payload__multiply$97 $next\payload__multiply$97
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__divide$99
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__divide$99
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__divide$100
  process $group_66
    assign $next\payload__divide$99 1'0
    assign $next\payload__divide$99 \payload__divide$100
    sync init
    sync always
      update \payload__divide$99 $next\payload__divide$99
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__condition_met
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__condition_met
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__condition_met$101
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__condition_met$101
  process $group_67
    assign $next\payload__condition_met 1'0
    assign $next\payload__condition_met \payload__condition_met$101
    sync init
    sync always
      update \payload__condition_met $next\payload__condition_met
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__branch_target$102
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__branch_target$102
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__branch_target$103
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__branch_target$103
  process $group_68
    assign $next\payload__branch_target$102 32'00000000000000000000000000000000
    assign $next\payload__branch_target$102 \payload__branch_target$103
    sync init
    sync always
      update \payload__branch_target$102 $next\payload__branch_target$102
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__branch_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__branch_taken
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__branch_taken$104
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__branch_taken$104
  process $group_69
    assign $next\payload__branch_taken 1'0
    assign $next\payload__branch_taken \payload__branch_taken$104
    sync init
    sync always
      update \payload__branch_taken $next\payload__branch_taken
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__branch_predict_taken$105
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__branch_predict_taken$105
  process $group_70
    assign $next\a_payload__branch_predict_taken 1'0
    assign $next\a_payload__branch_predict_taken \payload__branch_predict_taken$105
    sync init
    sync always
      update \a_payload__branch_predict_taken $next\a_payload__branch_predict_taken
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__mret$106
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__mret$106
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__mret$107
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__mret$107
  process $group_71
    assign $next\payload__mret$106 1'0
    assign $next\payload__mret$106 \payload__mret$107
    sync init
    sync always
      update \payload__mret$106 $next\payload__mret$106
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__exception
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__exception
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__exception$108
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__exception$108
  process $group_72
    assign $next\payload__exception 1'0
    assign $next\payload__exception \payload__exception$108
    sync init
    sync always
      update \payload__exception $next\payload__exception
  end
  process $group_73
    assign $next\w_valid 1'0
    assign $next\w_valid \m_valid$18
    sync init
    sync always
      update \w_valid $next\w_valid
  end
  process $group_74
    assign $next\m_stall$19 1'0
    assign $next\m_stall$19 \w_stall
    sync init
    sync always
      update \m_stall$19 $next\m_stall$19
  end
  process $group_75
    assign $next\w_kill 1'0
    assign $next\w_kill \m_kill$20
    sync init
    sync always
      update \w_kill $next\w_kill
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 \payload__pc$109
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 $next\payload__pc$109
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 \payload__pc$110
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 $next\payload__pc$110
  process $group_76
    assign $next\payload__pc$109 30'000000000000000000000000000000
    assign $next\payload__pc$109 \payload__pc$110
    sync init
    sync always
      update \payload__pc$109 $next\payload__pc$109
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 5 \payload__rd$111
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 5 $next\payload__rd$111
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 5 \payload__rd$112
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 5 $next\payload__rd$112
  process $group_77
    assign $next\payload__rd$111 5'00000
    assign $next\payload__rd$111 \payload__rd$112
    sync init
    sync always
      update \payload__rd$111 $next\payload__rd$111
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__rd_we$113
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__rd_we$113
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__rd_we$114
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__rd_we$114
  process $group_78
    assign $next\payload__rd_we$113 1'0
    assign $next\payload__rd_we$113 \payload__rd_we$114
    sync init
    sync always
      update \payload__rd_we$113 $next\payload__rd_we$113
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__result$115
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__result$115
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__result$116
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__result$116
  process $group_79
    assign $next\payload__result$115 32'00000000000000000000000000000000
    assign $next\payload__result$115 \payload__result$116
    sync init
    sync always
      update \payload__result$115 $next\payload__result$115
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__load$117
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__load$117
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__load$118
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__load$118
  process $group_80
    assign $next\payload__load$117 1'0
    assign $next\payload__load$117 \payload__load$118
    sync init
    sync always
      update \payload__load$117 $next\payload__load$117
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 \payload__load_mask$119
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 $next\payload__load_mask$119
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 \payload__load_mask$120
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 $next\payload__load_mask$120
  process $group_81
    assign $next\payload__load_mask$119 3'000
    assign $next\payload__load_mask$119 \payload__load_mask$120
    sync init
    sync always
      update \payload__load_mask$119 $next\payload__load_mask$119
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__load_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__load_data
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \payload__load_data$121
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\payload__load_data$121
  process $group_82
    assign $next\payload__load_data 32'00000000000000000000000000000000
    assign $next\payload__load_data \payload__load_data$121
    sync init
    sync always
      update \payload__load_data $next\payload__load_data
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__multiply$122
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__multiply$122
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__multiply$123
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__multiply$123
  process $group_83
    assign $next\payload__multiply$122 1'0
    assign $next\payload__multiply$122 \payload__multiply$123
    sync init
    sync always
      update \payload__multiply$122 $next\payload__multiply$122
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__exception$124
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__exception$124
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \payload__exception$125
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\payload__exception$125
  process $group_84
    assign $next\payload__exception$124 1'0
    assign $next\payload__exception$124 \payload__exception$125
    sync init
    sync always
      update \payload__exception$124 $next\payload__exception$124
  end
  wire width 1 $verilog_initial_trigger
  process $group_85
    assign $next\a_valid$1 1'0
    assign $next\a_valid$1 1'1
    assign $verilog_initial_trigger $verilog_initial_trigger
    sync init
      update $verilog_initial_trigger 1'0
    sync always
      update \a_valid$1 $next\a_valid$1
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 \ibus__adr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 $next\ibus__adr
  process $group_86
    assign $next\ibus__adr 30'000000000000000000000000000000
    assign $next\ibus__adr \fetch_ibus__adr
    sync init
    sync always
      update \ibus__adr $next\ibus__adr
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \ibus__dat_w
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\ibus__dat_w
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \ibus__dat_w$126
  process $group_87
    assign $next\ibus__dat_w 32'00000000000000000000000000000000
    assign $next\ibus__dat_w \ibus__dat_w$126
    sync init
    sync always
      update \ibus__dat_w $next\ibus__dat_w
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \ibus__dat_r
  process $group_88
    assign $next\fetch_ibus__dat_r 32'00000000000000000000000000000000
    assign $next\fetch_ibus__dat_r \ibus__dat_r
    sync init
    sync always
      update \fetch_ibus__dat_r $next\fetch_ibus__dat_r
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 \ibus__sel
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 $next\ibus__sel
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 \ibus__sel$127
  process $group_89
    assign $next\ibus__sel 4'0000
    assign $next\ibus__sel \ibus__sel$127
    sync init
    sync always
      update \ibus__sel $next\ibus__sel
  end
  process $group_90
    assign $next\m_ibus__cyc 1'0
    assign $next\m_ibus__cyc \fetch_ibus__cyc
    sync init
    sync always
      update \m_ibus__cyc $next\m_ibus__cyc
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \ibus__stb
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\ibus__stb
  process $group_91
    assign $next\ibus__stb 1'0
    assign $next\ibus__stb \fetch_ibus__stb
    sync init
    sync always
      update \ibus__stb $next\ibus__stb
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \ibus__ack
  process $group_92
    assign $next\fetch_ibus__ack 1'0
    assign $next\fetch_ibus__ack \ibus__ack
    sync init
    sync always
      update \fetch_ibus__ack $next\fetch_ibus__ack
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \ibus__we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\ibus__we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \ibus__we$128
  process $group_93
    assign $next\ibus__we 1'0
    assign $next\ibus__we \ibus__we$128
    sync init
    sync always
      update \ibus__we $next\ibus__we
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 \ibus__cti
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 $next\ibus__cti
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 \ibus__cti$129
  process $group_94
    assign $next\ibus__cti 3'000
    assign $next\ibus__cti \ibus__cti$129
    sync init
    sync always
      update \ibus__cti $next\ibus__cti
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \ibus__bte
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\ibus__bte
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \ibus__bte$130
  process $group_95
    assign $next\ibus__bte 2'00
    assign $next\ibus__bte \ibus__bte$130
    sync init
    sync always
      update \ibus__bte $next\ibus__bte
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \ibus__err
  process $group_96
    assign $next\fetch_ibus__err 1'0
    assign $next\fetch_ibus__err \ibus__err
    sync init
    sync always
      update \fetch_ibus__err $next\fetch_ibus__err
  end
  process $group_97
    assign $next\fetch_a_stall 1'0
    assign $next\fetch_a_stall \a_stall$2
    sync init
    sync always
      update \fetch_a_stall $next\fetch_a_stall
  end
  process $group_98
    assign $next\fetch_f_pc 30'000000000000000000000000000000
    assign $next\fetch_f_pc \payload__pc [29:0]
    sync init
    sync always
      update \fetch_f_pc $next\fetch_f_pc
  end
  process $group_99
    assign $next\fetch_f_stall 1'0
    assign $next\fetch_f_stall \f_stall$7
    sync init
    sync always
      update \fetch_f_stall $next\fetch_f_stall
  end
  process $group_100
    assign $next\fetch_d_branch_predict_taken 1'0
    assign $next\fetch_d_branch_predict_taken \predict_d_branch_taken
    sync init
    sync always
      update \fetch_d_branch_predict_taken $next\fetch_d_branch_predict_taken
  end
  process $group_101
    assign $next\fetch_d_branch_target 32'00000000000000000000000000000000
    assign $next\fetch_d_branch_target \predict_d_branch_target
    sync init
    sync always
      update \fetch_d_branch_target $next\fetch_d_branch_target
  end
  process $group_102
    assign $next\fetch_d_valid 1'0
    assign $next\fetch_d_valid \d_valid$12
    sync init
    sync always
      update \fetch_d_valid $next\fetch_d_valid
  end
  process $group_103
    assign $next\fetch_x_pc 30'000000000000000000000000000000
    assign $next\fetch_x_pc \payload__pc$40
    sync init
    sync always
      update \fetch_x_pc $next\fetch_x_pc
  end
  process $group_104
    assign $next\fetch_m_branch_predict_taken 1'0
    assign $next\fetch_m_branch_predict_taken \a_payload__branch_predict_taken
    sync init
    sync always
      update \fetch_m_branch_predict_taken $next\fetch_m_branch_predict_taken
  end
  wire width 1 $131
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:252"
  cell $or $132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__branch_taken
    connect \B \payload__exception
    connect \Y $131
  end
  wire width 1 $133
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:252"
  cell $or $134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $131
    connect \B \payload__mret$106
    connect \Y $133
  end
  process $group_105
    assign $next\a_m_branch_taken 1'0
    assign $next\a_m_branch_taken $133
    sync init
    sync always
      update \a_m_branch_taken $next\a_m_branch_taken
  end
  process $group_106
    assign $next\fetch_m_valid 1'0
    assign $next\fetch_m_valid \a_valid$3
    sync init
    sync always
      update \fetch_m_valid $next\fetch_m_valid
  end
  wire width 33 $135
  wire width 33 $136
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:257"
  cell $sshl $137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 33
    connect \A \csrf_mtvec_r__base
    connect \B 2'10
    connect \Y $136
  end
  connect $135 $136
  process $group_107
    assign $next\fetch_m_branch_target 32'00000000000000000000000000000000
    switch { \payload__mret$106 \payload__exception }
      case 2'-1
        assign $next\fetch_m_branch_target $135 [31:0]
      case 2'1-
        assign $next\fetch_m_branch_target \csrf_mepc_r__value
      case 2'--
        assign $next\fetch_m_branch_target \payload__branch_target$102
    end
    sync init
    sync always
      update \fetch_m_branch_target $next\fetch_m_branch_target
  end
  process $group_108
    assign $next\decoder_instruction 32'00000000000000000000000000000000
    assign $next\decoder_instruction \payload__instruction
    sync init
    sync always
      update \decoder_instruction $next\decoder_instruction
  end
  process $group_109
    assign $next\gprf_r_addr 5'00000
    assign $next\gprf_r_addr \fetch_f_instruction [19:15]
    sync init
    sync always
      update \gprf_r_addr $next\gprf_r_addr
  end
  process $group_110
    assign $next\gprf_r_addr$25 5'00000
    assign $next\gprf_r_addr$25 \fetch_f_instruction [24:20]
    sync init
    sync always
      update \gprf_r_addr$25 $next\gprf_r_addr$25
  end
  wire width 1 $138
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:291"
  cell $not $139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_stall$7
    connect \Y $138
  end
  wire width 13 $140
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ast.py:123"
  cell $pos $141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 13
    connect \A \fetch_f_instruction [31:20]
    connect \Y $140
  end
  process $group_111
    assign $next\csrf_port__addr \csrf_port__addr
    switch { $138 }
      case 1'1
        assign $next\csrf_port__addr $140
    end
    switch \rst
      case 1'1
        assign $next\csrf_port__addr 13'0000000000000
    end
    sync init
      update \csrf_port__addr 13'0000000000000
    sync posedge \clk
      update \csrf_port__addr $next\csrf_port__addr
  end
  wire width 1 $142
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:293"
  cell $and $143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_csr
    connect \B \d_valid$12
    connect \Y $142
  end
  process $group_112
    assign $next\csrf_port__en 1'0
    assign $next\csrf_port__en $142
    sync init
    sync always
      update \csrf_port__en $next\csrf_port__en
  end
  wire width 3 $144
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:301"
  cell $or $145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 3
    connect \A \payload__funct3
    connect \B 3'100
    connect \Y $144
  end
  wire width 3 $146
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $147
    parameter \WIDTH 3
    connect \A \payload__funct3
    connect \B $144
    connect \S \payload__csr
    connect \Y $146
  end
  process $group_113
    assign $next\logic_op 3'000
    assign $next\logic_op $146
    sync init
    sync always
      update \logic_op $next\logic_op
  end
  wire width 32 $148
  wire width 32 $149
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  cell $pos $150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \payload__rs1
    connect \Y $149
  end
  wire width 32 $151
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $152
    parameter \WIDTH 32
    connect \A \payload__src1
    connect \B $149
    connect \S \payload__funct3 [2]
    connect \Y $151
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:300"
  cell $not $153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $151
    connect \Y $148
  end
  wire width 32 $154
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  cell $pos $155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \payload__rs1
    connect \Y $154
  end
  wire width 32 $156
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $157
    parameter \WIDTH 32
    connect \A \payload__src1
    connect \B $154
    connect \S \payload__funct3 [2]
    connect \Y $156
  end
  wire width 32 $158
  wire width 1 $159
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:297"
  cell $and $160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__funct3 [1]
    connect \B \payload__funct3 [0]
    connect \Y $159
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $161
    parameter \WIDTH 32
    connect \A $156
    connect \B $148
    connect \S $159
    connect \Y $158
  end
  wire width 32 $162
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $163
    parameter \WIDTH 32
    connect \A \payload__src1
    connect \B $158
    connect \S \payload__csr
    connect \Y $162
  end
  process $group_114
    assign $next\logic_src1 32'00000000000000000000000000000000
    assign $next\logic_src1 $162
    sync init
    sync always
      update \logic_src1 $next\logic_src1
  end
  process $group_115
    assign $next\logic_src2 32'00000000000000000000000000000000
    assign $next\logic_src2 \payload__src2
    sync init
    sync always
      update \logic_src2 $next\logic_src2
  end
  process $group_116
    assign $next\adder_sub 1'0
    assign $next\adder_sub \payload__adder_sub
    sync init
    sync always
      update \adder_sub $next\adder_sub
  end
  process $group_117
    assign $next\adder_src1 32'00000000000000000000000000000000
    assign $next\adder_src1 \payload__src1
    sync init
    sync always
      update \adder_src1 $next\adder_src1
  end
  wire width 32 $164
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $165
    parameter \WIDTH 32
    connect \A \payload__src2
    connect \B \payload__immediate
    connect \S \payload__store
    connect \Y $164
  end
  process $group_118
    assign $next\adder_src2 32'00000000000000000000000000000000
    assign $next\adder_src2 $164
    sync init
    sync always
      update \adder_src2 $next\adder_src2
  end
  process $group_119
    assign $next\shifter_x_direction 1'0
    assign $next\shifter_x_direction \payload__direction
    sync init
    sync always
      update \shifter_x_direction $next\shifter_x_direction
  end
  process $group_120
    assign $next\shifter_x_sext 1'0
    assign $next\shifter_x_sext \payload__sext
    sync init
    sync always
      update \shifter_x_sext $next\shifter_x_sext
  end
  process $group_121
    assign $next\shifter_x_shamt 5'00000
    assign $next\shifter_x_shamt \payload__src2 [4:0]
    sync init
    sync always
      update \shifter_x_shamt $next\shifter_x_shamt
  end
  process $group_122
    assign $next\shifter_x_src1 32'00000000000000000000000000000000
    assign $next\shifter_x_src1 \payload__src1
    sync init
    sync always
      update \shifter_x_src1 $next\shifter_x_src1
  end
  process $group_123
    assign $next\shifter_x_stall 1'0
    assign $next\shifter_x_stall \x_stall$17
    sync init
    sync always
      update \shifter_x_stall $next\shifter_x_stall
  end
  wire width 4 $166
  wire width 4 $167
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:343"
  cell $sshl $168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \payload__funct3
    connect \B 1'1
    connect \Y $167
  end
  wire width 4 $169
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  cell $pos $170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 4
    connect \A \payload__funct3
    connect \Y $169
  end
  wire width 4 $171
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $172
    parameter \WIDTH 4
    connect \A $169
    connect \B $167
    connect \S \payload__compare
    connect \Y $171
  end
  connect $166 $171
  process $group_124
    assign $next\compare_op 3'000
    assign $next\compare_op $166 [2:0]
    sync init
    sync always
      update \compare_op $next\compare_op
  end
  wire width 1 $173
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:344"
  cell $eq $174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \payload__src1
    connect \B \payload__src2
    connect \Y $173
  end
  process $group_125
    assign $next\compare_zero 1'0
    assign $next\compare_zero $173
    sync init
    sync always
      update \compare_zero $next\compare_zero
  end
  process $group_126
    assign $next\compare_negative 1'0
    assign $next\compare_negative \adder_result [31]
    sync init
    sync always
      update \compare_negative $next\compare_negative
  end
  process $group_127
    assign $next\compare_overflow 1'0
    assign $next\compare_overflow \adder_overflow
    sync init
    sync always
      update \compare_overflow $next\compare_overflow
  end
  process $group_128
    assign $next\compare_carry 1'0
    assign $next\compare_carry \adder_carry
    sync init
    sync always
      update \compare_carry $next\compare_carry
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:136"
  wire width 32 \external_interrupt
  process $group_129
    assign $next\exception_external_interrupt 32'00000000000000000000000000000000
    assign $next\exception_external_interrupt \external_interrupt
    sync init
    sync always
      update \exception_external_interrupt $next\exception_external_interrupt
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:137"
  wire width 1 \timer_interrupt
  process $group_130
    assign $next\exception_timer_interrupt 1'0
    assign $next\exception_timer_interrupt \timer_interrupt
    sync init
    sync always
      update \exception_timer_interrupt $next\exception_timer_interrupt
  end
  process $group_131
    assign $next\exception_x_pc 30'000000000000000000000000000000
    assign $next\exception_x_pc \payload__pc$40
    sync init
    sync always
      update \exception_x_pc $next\exception_x_pc
  end
  process $group_132
    assign $next\exception_x_ecall 1'0
    assign $next\exception_x_ecall \payload__ecall
    sync init
    sync always
      update \exception_x_ecall $next\exception_x_ecall
  end
  process $group_133
    assign $next\exception_x_misaligned_fetch 1'0
    assign $next\exception_x_misaligned_fetch \payload__misaligned_fetch$42
    sync init
    sync always
      update \exception_x_misaligned_fetch $next\exception_x_misaligned_fetch
  end
  process $group_134
    assign $next\exception_x_bus_error 1'0
    assign $next\exception_x_bus_error \payload__bus_error$71
    sync init
    sync always
      update \exception_x_bus_error $next\exception_x_bus_error
  end
  process $group_135
    assign $next\exception_x_illegal 1'0
    assign $next\exception_x_illegal \payload__illegal
    sync init
    sync always
      update \exception_x_illegal $next\exception_x_illegal
  end
  process $group_136
    assign $next\exception_x_mret 1'0
    assign $next\exception_x_mret \payload__mret
    sync init
    sync always
      update \exception_x_mret $next\exception_x_mret
  end
  process $group_137
    assign $next\exception_x_stall 1'0
    assign $next\exception_x_stall \x_stall
    sync init
    sync always
      update \exception_x_stall $next\exception_x_stall
  end
  process $group_138
    assign $next\exception_x_valid 1'0
    assign $next\exception_x_valid \f_valid$8
    sync init
    sync always
      update \exception_x_valid $next\exception_x_valid
  end
  process $group_139
    assign $next\exception_x_ebreak 1'0
    assign $next\exception_x_ebreak \payload__ebreak
    sync init
    sync always
      update \exception_x_ebreak $next\exception_x_ebreak
  end
  process $group_140
    assign $next\loadstore_x_address 32'00000000000000000000000000000000
    assign $next\loadstore_x_address \adder_result
    sync init
    sync always
      update \loadstore_x_address $next\loadstore_x_address
  end
  process $group_141
    assign $next\loadstore_x_load 1'0
    assign $next\loadstore_x_load \payload__load
    sync init
    sync always
      update \loadstore_x_load $next\loadstore_x_load
  end
  process $group_142
    assign $next\loadstore_x_store 1'0
    assign $next\loadstore_x_store \payload__store
    sync init
    sync always
      update \loadstore_x_store $next\loadstore_x_store
  end
  process $group_143
    assign $next\loadstore_x_store_operand 32'00000000000000000000000000000000
    assign $next\loadstore_x_store_operand \payload__src2
    sync init
    sync always
      update \loadstore_x_store_operand $next\loadstore_x_store_operand
  end
  process $group_144
    assign $next\loadstore_x_mask 3'000
    assign $next\loadstore_x_mask \payload__funct3
    sync init
    sync always
      update \loadstore_x_mask $next\loadstore_x_mask
  end
  process $group_145
    assign $next\loadstore_x_stall 1'0
    assign $next\loadstore_x_stall \x_stall$17
    sync init
    sync always
      update \loadstore_x_stall $next\loadstore_x_stall
  end
  wire width 1 $175
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:380"
  cell $not $176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_x_raise
    connect \Y $175
  end
  wire width 1 $177
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:380"
  cell $and $178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_valid$8
    connect \B $175
    connect \Y $177
  end
  process $group_146
    assign $next\loadstore_x_valid 1'0
    assign $next\loadstore_x_valid $177
    sync init
    sync always
      update \loadstore_x_valid $next\loadstore_x_valid
  end
  process $group_147
    assign $next\loadstore_w_address 32'00000000000000000000000000000000
    assign $next\loadstore_w_address \payload__result$115
    sync init
    sync always
      update \loadstore_w_address $next\loadstore_w_address
  end
  process $group_148
    assign $next\loadstore_w_load_mask 3'000
    assign $next\loadstore_w_load_mask \payload__load_mask$119
    sync init
    sync always
      update \loadstore_w_load_mask $next\loadstore_w_load_mask
  end
  process $group_149
    assign $next\loadstore_w_load_data 32'00000000000000000000000000000000
    assign $next\loadstore_w_load_data \payload__load_data
    sync init
    sync always
      update \loadstore_w_load_data $next\loadstore_w_load_data
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 \dbus__adr
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 30 $next\dbus__adr
  process $group_150
    assign $next\dbus__adr 30'000000000000000000000000000000
    assign $next\dbus__adr \loadstore_dbus__adr
    sync init
    sync always
      update \dbus__adr $next\dbus__adr
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \dbus__dat_w
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 $next\dbus__dat_w
  process $group_151
    assign $next\dbus__dat_w 32'00000000000000000000000000000000
    assign $next\dbus__dat_w \loadstore_dbus__dat_w
    sync init
    sync always
      update \dbus__dat_w $next\dbus__dat_w
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 32 \dbus__dat_r
  process $group_152
    assign $next\loadstore_dbus__dat_r 32'00000000000000000000000000000000
    assign $next\loadstore_dbus__dat_r \dbus__dat_r
    sync init
    sync always
      update \loadstore_dbus__dat_r $next\loadstore_dbus__dat_r
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 \dbus__sel
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 4 $next\dbus__sel
  process $group_153
    assign $next\dbus__sel 4'0000
    assign $next\dbus__sel \loadstore_dbus__sel
    sync init
    sync always
      update \dbus__sel $next\dbus__sel
  end
  process $group_154
    assign $next\m_dbus__cyc 1'0
    assign $next\m_dbus__cyc \loadstore_dbus__cyc
    sync init
    sync always
      update \m_dbus__cyc $next\m_dbus__cyc
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dbus__stb
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dbus__stb
  process $group_155
    assign $next\dbus__stb 1'0
    assign $next\dbus__stb \loadstore_dbus__stb
    sync init
    sync always
      update \dbus__stb $next\dbus__stb
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dbus__ack
  process $group_156
    assign $next\loadstore_dbus__ack 1'0
    assign $next\loadstore_dbus__ack \dbus__ack
    sync init
    sync always
      update \loadstore_dbus__ack $next\loadstore_dbus__ack
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dbus__we
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 $next\dbus__we
  process $group_157
    assign $next\dbus__we 1'0
    assign $next\dbus__we \loadstore_dbus__we
    sync init
    sync always
      update \dbus__we $next\dbus__we
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 \dbus__cti
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 $next\dbus__cti
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 3 \dbus__cti$179
  process $group_158
    assign $next\dbus__cti 3'000
    assign $next\dbus__cti \dbus__cti$179
    sync init
    sync always
      update \dbus__cti $next\dbus__cti
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \dbus__bte
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 $next\dbus__bte
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 2 \dbus__bte$180
  process $group_159
    assign $next\dbus__bte 2'00
    assign $next\dbus__bte \dbus__bte$180
    sync init
    sync always
      update \dbus__bte $next\dbus__bte
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \dbus__err
  process $group_160
    assign $next\loadstore_dbus__err 1'0
    assign $next\loadstore_dbus__err \dbus__err
    sync init
    sync always
      update \loadstore_dbus__err $next\loadstore_dbus__err
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:417"
  wire width 1 \x_raw_rs1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:417"
  wire width 1 $next\x_raw_rs1
  wire width 1 $181
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:428"
  cell $eq $182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \payload__rd
    connect \B \decoder_rs1
    connect \Y $181
  end
  wire width 1 $183
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:428"
  cell $and $184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $181
    connect \B \payload__rd_we
    connect \Y $183
  end
  process $group_161
    assign $next\x_raw_rs1 1'0
    assign $next\x_raw_rs1 $183
    sync init
    sync always
      update \x_raw_rs1 $next\x_raw_rs1
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:418"
  wire width 1 \m_raw_rs1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:418"
  wire width 1 $next\m_raw_rs1
  wire width 1 $185
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:429"
  cell $eq $186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \payload__rd$79
    connect \B \decoder_rs1
    connect \Y $185
  end
  wire width 1 $187
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:429"
  cell $and $188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $185
    connect \B \payload__rd_we$81
    connect \Y $187
  end
  process $group_162
    assign $next\m_raw_rs1 1'0
    assign $next\m_raw_rs1 $187
    sync init
    sync always
      update \m_raw_rs1 $next\m_raw_rs1
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:419"
  wire width 1 \w_raw_rs1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:419"
  wire width 1 $next\w_raw_rs1
  wire width 1 $189
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:430"
  cell $eq $190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \payload__rd$111
    connect \B \decoder_rs1
    connect \Y $189
  end
  wire width 1 $191
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:430"
  cell $and $192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $189
    connect \B \payload__rd_we$113
    connect \Y $191
  end
  process $group_163
    assign $next\w_raw_rs1 1'0
    assign $next\w_raw_rs1 $191
    sync init
    sync always
      update \w_raw_rs1 $next\w_raw_rs1
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:420"
  wire width 1 \x_raw_rs2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:420"
  wire width 1 $next\x_raw_rs2
  wire width 1 $193
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:432"
  cell $eq $194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \payload__rd
    connect \B \decoder_rs2
    connect \Y $193
  end
  wire width 1 $195
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:432"
  cell $and $196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $193
    connect \B \payload__rd_we
    connect \Y $195
  end
  process $group_164
    assign $next\x_raw_rs2 1'0
    assign $next\x_raw_rs2 $195
    sync init
    sync always
      update \x_raw_rs2 $next\x_raw_rs2
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:421"
  wire width 1 \m_raw_rs2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:421"
  wire width 1 $next\m_raw_rs2
  wire width 1 $197
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:433"
  cell $eq $198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \payload__rd$79
    connect \B \decoder_rs2
    connect \Y $197
  end
  wire width 1 $199
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:433"
  cell $and $200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $197
    connect \B \payload__rd_we$81
    connect \Y $199
  end
  process $group_165
    assign $next\m_raw_rs2 1'0
    assign $next\m_raw_rs2 $199
    sync init
    sync always
      update \m_raw_rs2 $next\m_raw_rs2
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:422"
  wire width 1 \w_raw_rs2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:422"
  wire width 1 $next\w_raw_rs2
  wire width 1 $201
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:434"
  cell $eq $202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \payload__rd$111
    connect \B \decoder_rs2
    connect \Y $201
  end
  wire width 1 $203
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:434"
  cell $and $204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $201
    connect \B \payload__rd_we$113
    connect \Y $203
  end
  process $group_166
    assign $next\w_raw_rs2 1'0
    assign $next\w_raw_rs2 $203
    sync init
    sync always
      update \w_raw_rs2 $next\w_raw_rs2
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:423"
  wire width 1 \x_raw_csr
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:423"
  wire width 1 $next\x_raw_csr
  wire width 32 $205
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  cell $pos $206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 32
    connect \A \payload__csr_adr
    connect \Y $205
  end
  wire width 1 $207
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:436"
  cell $eq $208
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $205
    connect \B \decoder_immediate
    connect \Y $207
  end
  wire width 1 $209
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:436"
  cell $and $210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $207
    connect \B \payload__csr_we
    connect \Y $209
  end
  process $group_167
    assign $next\x_raw_csr 1'0
    assign $next\x_raw_csr $209
    sync init
    sync always
      update \x_raw_csr $next\x_raw_csr
  end
  wire width 1 $211
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:438"
  cell $not $212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__bypass_x
    connect \Y $211
  end
  wire width 1 $213
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:438"
  cell $and $214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_rs1_re
    connect \B \x_raw_rs1
    connect \Y $213
  end
  wire width 1 $215
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:438"
  cell $and $216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_rs2_re
    connect \B \x_raw_rs2
    connect \Y $215
  end
  wire width 1 $217
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:438"
  cell $or $218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $213
    connect \B $215
    connect \Y $217
  end
  wire width 1 $219
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:438"
  cell $and $220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $211
    connect \B $217
    connect \Y $219
  end
  process $group_168
    assign $next\d_x_lock 1'0
    assign $next\d_x_lock $219
    sync init
    sync always
      update \d_x_lock $next\d_x_lock
  end
  wire width 1 $221
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:439"
  cell $not $222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__bypass_m$83
    connect \Y $221
  end
  wire width 1 $223
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:439"
  cell $and $224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_rs1_re
    connect \B \m_raw_rs1
    connect \Y $223
  end
  wire width 1 $225
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:439"
  cell $and $226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_rs2_re
    connect \B \m_raw_rs2
    connect \Y $225
  end
  wire width 1 $227
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:439"
  cell $or $228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $223
    connect \B $225
    connect \Y $227
  end
  wire width 1 $229
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:439"
  cell $and $230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $221
    connect \B $227
    connect \Y $229
  end
  process $group_169
    assign $next\d_m_lock 1'0
    assign $next\d_m_lock $229
    sync init
    sync always
      update \d_m_lock $next\d_m_lock
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:449"
  wire width 32 \x_result
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:449"
  wire width 32 $next\x_result
  wire width 34 $231
  wire width 31 $232
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:455"
  cell $add $233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 31
    connect \A \payload__pc$40
    connect \B 1'1
    connect \Y $232
  end
  wire width 34 $234
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:455"
  cell $sshl $235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 34
    connect \A $232
    connect \B 2'10
    connect \Y $234
  end
  connect $231 $234
  process $group_170
    assign $next\x_result 32'00000000000000000000000000000000
    switch { \payload__csr \payload__logic \payload__jump }
      case 3'--1
        assign $next\x_result $231 [31:0]
      case 3'-1-
        assign $next\x_result \logic_result
      case 3'1--
        assign $next\x_result \payload__src2
      case 3'---
        assign $next\x_result \adder_result
    end
    sync init
    sync always
      update \x_result $next\x_result
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:450"
  wire width 32 \m_result
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:450"
  wire width 32 $next\m_result
  wire width 32 $236
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  cell $pos $237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \payload__condition_met
    connect \Y $236
  end
  process $group_171
    assign $next\m_result 32'00000000000000000000000000000000
    switch { \payload__shift$86 \payload__compare$95 }
      case 2'-1
        assign $next\m_result $236
      case 2'1-
        assign $next\m_result \shifter_m_result
      case 2'--
        assign $next\m_result \payload__result
    end
    sync init
    sync always
      update \m_result $next\m_result
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:451"
  wire width 32 \w_result
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:451"
  wire width 32 $next\w_result
  process $group_172
    assign $next\w_result 32'00000000000000000000000000000000
    switch { \payload__load$117 }
      case 1'1
        assign $next\w_result \loadstore_w_load_result
      case 1'-
        assign $next\w_result \payload__result$115
    end
    sync init
    sync always
      update \w_result $next\w_result
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:452"
  wire width 32 \x_csr_result
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:452"
  wire width 32 $next\x_csr_result
  process $group_173
    assign $next\x_csr_result 32'00000000000000000000000000000000
    switch { \payload__funct3 [1] }
      case 1'1
        assign $next\x_csr_result \logic_result
      case 1'-
        assign $next\x_csr_result \payload__src1
    end
    sync init
    sync always
      update \x_csr_result $next\x_csr_result
  end
  wire width 1 $238
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:487"
  cell $and $239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__csr
    connect \B \payload__csr_we
    connect \Y $238
  end
  wire width 1 $240
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:487"
  cell $and $241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $238
    connect \B \f_valid$8
    connect \Y $240
  end
  wire width 1 $242
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:487"
  cell $not $243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_x_raise
    connect \Y $242
  end
  wire width 1 $244
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:487"
  cell $and $245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $240
    connect \B $242
    connect \Y $244
  end
  wire width 1 $246
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:487"
  cell $not $247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $246
  end
  wire width 1 $248
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:487"
  cell $and $249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $244
    connect \B $246
    connect \Y $248
  end
  process $group_174
    assign $next\csrf_port__en$29 1'0
    assign $next\csrf_port__en$29 $248
    sync init
    sync always
      update \csrf_port__en$29 $next\csrf_port__en$29
  end
  wire width 13 $250
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  cell $pos $251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 13
    connect \A \payload__csr_adr
    connect \Y $250
  end
  process $group_175
    assign $next\csrf_port__addr$30 13'0000000000000
    assign $next\csrf_port__addr$30 $250
    sync init
    sync always
      update \csrf_port__addr$30 $next\csrf_port__addr$30
  end
  process $group_176
    assign $next\csrf_port__data 32'00000000000000000000000000000000
    assign $next\csrf_port__data \x_csr_result
    sync init
    sync always
      update \csrf_port__data $next\csrf_port__data
  end
  wire width 1 $252
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:507"
  cell $ne $253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__rd$111
    connect \B 1'0
    connect \Y $252
  end
  wire width 1 $254
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:507"
  cell $and $255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $252
    connect \B \payload__rd_we$113
    connect \Y $254
  end
  wire width 1 $256
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:507"
  cell $and $257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $254
    connect \B \w_valid$22
    connect \Y $256
  end
  process $group_177
    assign $next\gprf_w_en 1'0
    assign $next\gprf_w_en $256
    sync init
    sync always
      update \gprf_w_en $next\gprf_w_en
  end
  process $group_178
    assign $next\gprf_w_addr 5'00000
    assign $next\gprf_w_addr \payload__rd$111
    sync init
    sync always
      update \gprf_w_addr $next\gprf_w_addr
  end
  process $group_179
    assign $next\gprf_w_data 32'00000000000000000000000000000000
    assign $next\gprf_w_data \w_result
    sync init
    sync always
      update \gprf_w_data $next\gprf_w_data
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:517"
  wire width 1 \w_valid_r
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:517"
  wire width 1 $next\w_valid_r
  wire width 1 $258
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:518"
  cell $not $259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$21
    connect \Y $258
  end
  process $group_180
    assign $next\w_valid_r \w_valid_r
    switch { $258 }
      case 1'1
        assign $next\w_valid_r \a_valid$3
    end
    switch \rst
      case 1'1
        assign $next\w_valid_r 1'0
    end
    sync init
      update \w_valid_r 1'0
    sync posedge \clk
      update \w_valid_r $next\w_valid_r
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:514"
  wire width 32 \d_src1
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:514"
  wire width 32 $next\d_src1
  wire width 1 $260
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:525"
  cell $eq $261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_rs1
    connect \B 1'0
    connect \Y $260
  end
  wire width 1 $262
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:525"
  cell $and $263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_rs1_re
    connect \B $260
    connect \Y $262
  end
  wire width 1 $264
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:527"
  cell $and $265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_raw_rs1
    connect \B \f_valid$8
    connect \Y $264
  end
  wire width 1 $266
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:529"
  cell $and $267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_raw_rs1
    connect \B \a_valid$3
    connect \Y $266
  end
  wire width 1 $268
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:531"
  cell $and $269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_raw_rs1
    connect \B \w_valid_r
    connect \Y $268
  end
  wire width 33 $270
  wire width 33 $271
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:524"
  cell $sshl $272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 33
    connect \A \payload__pc$34
    connect \B 2'10
    connect \Y $271
  end
  connect $270 $271
  process $group_181
    assign $next\d_src1 32'00000000000000000000000000000000
    switch { $268 $266 $264 $262 \decoder_auipc \decoder_lui }
      case 6'-----1
        assign $next\d_src1 32'00000000000000000000000000000000
      case 6'----1-
        assign $next\d_src1 $270 [31:0]
      case 6'---1--
        assign $next\d_src1 32'00000000000000000000000000000000
      case 6'--1---
        assign $next\d_src1 \x_result
      case 6'-1----
        assign $next\d_src1 \m_result
      case 6'1-----
        assign $next\d_src1 \w_result
      case 6'------
        assign $next\d_src1 \gprf_r_data
    end
    sync init
    sync always
      update \d_src1 $next\d_src1
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:515"
  wire width 32 \d_src2
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:515"
  wire width 32 $next\d_src2
  wire width 1 $273
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:541"
  cell $not $274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_rs2_re
    connect \Y $273
  end
  wire width 1 $275
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:543"
  cell $eq $276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \decoder_rs2
    connect \B 1'0
    connect \Y $275
  end
  wire width 1 $277
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:545"
  cell $and $278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_raw_rs2
    connect \B \f_valid$8
    connect \Y $277
  end
  wire width 1 $279
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:547"
  cell $and $280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_raw_rs2
    connect \B \a_valid$3
    connect \Y $279
  end
  wire width 1 $281
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:549"
  cell $and $282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_raw_rs2
    connect \B \w_valid_r
    connect \Y $281
  end
  wire width 1 $283
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:537"
  cell $and $284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_raw_csr
    connect \B \f_valid$8
    connect \Y $283
  end
  process $group_182
    assign $next\d_src2 32'00000000000000000000000000000000
    switch { $281 $279 $277 $275 $273 \decoder_csr }
      case 6'-----1
        switch { $283 }
          case 1'1
            assign $next\d_src2 \x_csr_result
          case 1'-
            assign $next\d_src2 \csrf_port__data$31
        end
      case 6'----1-
        assign $next\d_src2 \decoder_immediate
      case 6'---1--
        assign $next\d_src2 32'00000000000000000000000000000000
      case 6'--1---
        assign $next\d_src2 \x_result
      case 6'-1----
        assign $next\d_src2 \m_result
      case 6'1-----
        assign $next\d_src2 \w_result
      case 6'------
        assign $next\d_src2 \gprf_r_data$26
    end
    sync init
    sync always
      update \d_src2 $next\d_src2
  end
  process $group_183
    assign $next\predict_d_branch 1'0
    assign $next\predict_d_branch \decoder_branch
    sync init
    sync always
      update \predict_d_branch $next\predict_d_branch
  end
  process $group_184
    assign $next\predict_d_jump 1'0
    assign $next\predict_d_jump \decoder_jump
    sync init
    sync always
      update \predict_d_jump $next\predict_d_jump
  end
  process $group_185
    assign $next\predict_d_offset 32'00000000000000000000000000000000
    assign $next\predict_d_offset \decoder_immediate
    sync init
    sync always
      update \predict_d_offset $next\predict_d_offset
  end
  process $group_186
    assign $next\predict_d_pc 30'000000000000000000000000000000
    assign $next\predict_d_pc \payload__pc$34
    sync init
    sync always
      update \predict_d_pc $next\predict_d_pc
  end
  process $group_187
    assign $next\predict_d_rs1_re 1'0
    assign $next\predict_d_rs1_re \decoder_rs1_re
    sync init
    sync always
      update \predict_d_rs1_re $next\predict_d_rs1_re
  end
  wire width 1 $285
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:631"
  cell $not $286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_stall$2
    connect \Y $285
  end
  wire width 31 $287
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/units/fetch.py:26"
  cell $pos $288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 30
    parameter \Y_WIDTH 31
    connect \A \fetch_a_pc
    connect \Y $287
  end
  process $group_188
    assign $next\payload__pc$32 \payload__pc$32
    switch { $285 }
      case 1'1
        assign $next\payload__pc$32 $287
    end
    switch \rst
      case 1'1
        assign $next\payload__pc$32 31'1111111111111111111111111111111
    end
    sync init
      update \payload__pc$32 31'1111111111111111111111111111111
    sync posedge \clk
      update \payload__pc$32 $next\payload__pc$32
  end
  wire width 1 $289
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:631"
  cell $not $290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_stall$2
    connect \Y $289
  end
  process $group_189
    assign $next\payload__misaligned_fetch$33 \payload__misaligned_fetch$33
    switch { $289 }
      case 1'1
        assign $next\payload__misaligned_fetch$33 \fetch_a_misaligned_fetch
    end
    switch \rst
      case 1'1
        assign $next\payload__misaligned_fetch$33 1'0
    end
    sync init
      update \payload__misaligned_fetch$33 1'0
    sync posedge \clk
      update \payload__misaligned_fetch$33 $next\payload__misaligned_fetch$33
  end
  wire width 1 $291
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:638"
  cell $not $292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_stall$7
    connect \Y $291
  end
  process $group_190
    assign $next\payload__pc$35 \payload__pc$35
    switch { $291 }
      case 1'1
        assign $next\payload__pc$35 \payload__pc [29:0]
    end
    switch \rst
      case 1'1
        assign $next\payload__pc$35 30'000000000000000000000000000000
    end
    sync init
      update \payload__pc$35 30'000000000000000000000000000000
    sync posedge \clk
      update \payload__pc$35 $next\payload__pc$35
  end
  wire width 1 $293
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:638"
  cell $not $294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_stall$7
    connect \Y $293
  end
  process $group_191
    assign $next\payload__misaligned_fetch$37 \payload__misaligned_fetch$37
    switch { $293 }
      case 1'1
        assign $next\payload__misaligned_fetch$37 \payload__misaligned_fetch
    end
    switch \rst
      case 1'1
        assign $next\payload__misaligned_fetch$37 1'0
    end
    sync init
      update \payload__misaligned_fetch$37 1'0
    sync posedge \clk
      update \payload__misaligned_fetch$37 $next\payload__misaligned_fetch$37
  end
  wire width 1 $295
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:638"
  cell $not $296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_stall$7
    connect \Y $295
  end
  process $group_192
    assign $next\payload__instruction$38 \payload__instruction$38
    switch { $295 }
      case 1'1
        assign $next\payload__instruction$38 \fetch_f_instruction
    end
    switch \rst
      case 1'1
        assign $next\payload__instruction$38 32'00000000000000000000000000000000
    end
    sync init
      update \payload__instruction$38 32'00000000000000000000000000000000
    sync posedge \clk
      update \payload__instruction$38 $next\payload__instruction$38
  end
  wire width 1 $297
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:638"
  cell $not $298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_stall$7
    connect \Y $297
  end
  process $group_193
    assign $next\payload__bus_error$39 \payload__bus_error$39
    switch { $297 }
      case 1'1
        assign $next\payload__bus_error$39 \fetch_f_bus_error
    end
    switch \rst
      case 1'1
        assign $next\payload__bus_error$39 1'0
    end
    sync init
      update \payload__bus_error$39 1'0
    sync posedge \clk
      update \payload__bus_error$39 $next\payload__bus_error$39
  end
  wire width 1 $299
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $299
  end
  process $group_194
    assign $next\payload__pc$41 \payload__pc$41
    switch { $299 }
      case 1'1
        assign $next\payload__pc$41 \payload__pc$34
    end
    switch \rst
      case 1'1
        assign $next\payload__pc$41 30'000000000000000000000000000000
    end
    sync init
      update \payload__pc$41 30'000000000000000000000000000000
    sync posedge \clk
      update \payload__pc$41 $next\payload__pc$41
  end
  wire width 1 $301
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $301
  end
  process $group_195
    assign $next\payload__misaligned_fetch$43 \payload__misaligned_fetch$43
    switch { $301 }
      case 1'1
        assign $next\payload__misaligned_fetch$43 \payload__misaligned_fetch$36
    end
    switch \rst
      case 1'1
        assign $next\payload__misaligned_fetch$43 1'0
    end
    sync init
      update \payload__misaligned_fetch$43 1'0
    sync posedge \clk
      update \payload__misaligned_fetch$43 $next\payload__misaligned_fetch$43
  end
  wire width 1 $303
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $303
  end
  process $group_196
    assign $next\payload__bus_error$72 \payload__bus_error$72
    switch { $303 }
      case 1'1
        assign $next\payload__bus_error$72 \payload__bus_error
    end
    switch \rst
      case 1'1
        assign $next\payload__bus_error$72 1'0
    end
    sync init
      update \payload__bus_error$72 1'0
    sync posedge \clk
      update \payload__bus_error$72 $next\payload__bus_error$72
  end
  wire width 1 $305
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $305
  end
  process $group_197
    assign $next\payload__rd$44 \payload__rd$44
    switch { $305 }
      case 1'1
        assign $next\payload__rd$44 \decoder_rd
    end
    switch \rst
      case 1'1
        assign $next\payload__rd$44 5'00000
    end
    sync init
      update \payload__rd$44 5'00000
    sync posedge \clk
      update \payload__rd$44 $next\payload__rd$44
  end
  wire width 1 $307
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $307
  end
  process $group_198
    assign $next\payload__rs1$45 \payload__rs1$45
    switch { $307 }
      case 1'1
        assign $next\payload__rs1$45 \decoder_rs1
    end
    switch \rst
      case 1'1
        assign $next\payload__rs1$45 5'00000
    end
    sync init
      update \payload__rs1$45 5'00000
    sync posedge \clk
      update \payload__rs1$45 $next\payload__rs1$45
  end
  wire width 1 $309
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $309
  end
  process $group_199
    assign $next\payload__rd_we$46 \payload__rd_we$46
    switch { $309 }
      case 1'1
        assign $next\payload__rd_we$46 \decoder_rd_we
    end
    switch \rst
      case 1'1
        assign $next\payload__rd_we$46 1'0
    end
    sync init
      update \payload__rd_we$46 1'0
    sync posedge \clk
      update \payload__rd_we$46 $next\payload__rd_we$46
  end
  wire width 1 $311
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $311
  end
  process $group_200
    assign $next\payload__rs1_re$47 \payload__rs1_re$47
    switch { $311 }
      case 1'1
        assign $next\payload__rs1_re$47 \decoder_rs1_re
    end
    switch \rst
      case 1'1
        assign $next\payload__rs1_re$47 1'0
    end
    sync init
      update \payload__rs1_re$47 1'0
    sync posedge \clk
      update \payload__rs1_re$47 $next\payload__rs1_re$47
  end
  wire width 1 $313
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $313
  end
  process $group_201
    assign $next\payload__immediate$50 \payload__immediate$50
    switch { $313 }
      case 1'1
        assign $next\payload__immediate$50 \decoder_immediate
    end
    switch \rst
      case 1'1
        assign $next\payload__immediate$50 32'00000000000000000000000000000000
    end
    sync init
      update \payload__immediate$50 32'00000000000000000000000000000000
    sync posedge \clk
      update \payload__immediate$50 $next\payload__immediate$50
  end
  wire width 1 $315
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $315
  end
  process $group_202
    assign $next\payload__bypass_x$51 \payload__bypass_x$51
    switch { $315 }
      case 1'1
        assign $next\payload__bypass_x$51 \decoder_bypass_x
    end
    switch \rst
      case 1'1
        assign $next\payload__bypass_x$51 1'0
    end
    sync init
      update \payload__bypass_x$51 1'0
    sync posedge \clk
      update \payload__bypass_x$51 $next\payload__bypass_x$51
  end
  wire width 1 $317
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $317
  end
  process $group_203
    assign $next\payload__bypass_m$52 \payload__bypass_m$52
    switch { $317 }
      case 1'1
        assign $next\payload__bypass_m$52 \decoder_bypass_m
    end
    switch \rst
      case 1'1
        assign $next\payload__bypass_m$52 1'0
    end
    sync init
      update \payload__bypass_m$52 1'0
    sync posedge \clk
      update \payload__bypass_m$52 $next\payload__bypass_m$52
  end
  wire width 1 $319
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $319
  end
  process $group_204
    assign $next\payload__funct3$53 \payload__funct3$53
    switch { $319 }
      case 1'1
        assign $next\payload__funct3$53 \decoder_funct3
    end
    switch \rst
      case 1'1
        assign $next\payload__funct3$53 3'000
    end
    sync init
      update \payload__funct3$53 3'000
    sync posedge \clk
      update \payload__funct3$53 $next\payload__funct3$53
  end
  wire width 1 $321
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $321
  end
  process $group_205
    assign $next\payload__load$54 \payload__load$54
    switch { $321 }
      case 1'1
        assign $next\payload__load$54 \decoder_load
    end
    switch \rst
      case 1'1
        assign $next\payload__load$54 1'0
    end
    sync init
      update \payload__load$54 1'0
    sync posedge \clk
      update \payload__load$54 $next\payload__load$54
  end
  wire width 1 $323
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $323
  end
  process $group_206
    assign $next\payload__store$55 \payload__store$55
    switch { $323 }
      case 1'1
        assign $next\payload__store$55 \decoder_store
    end
    switch \rst
      case 1'1
        assign $next\payload__store$55 1'0
    end
    sync init
      update \payload__store$55 1'0
    sync posedge \clk
      update \payload__store$55 $next\payload__store$55
  end
  wire width 1 $325
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $325
  end
  process $group_207
    assign $next\payload__adder_sub$56 \payload__adder_sub$56
    switch { $325 }
      case 1'1
        assign $next\payload__adder_sub$56 \decoder_adder_sub
    end
    switch \rst
      case 1'1
        assign $next\payload__adder_sub$56 1'0
    end
    sync init
      update \payload__adder_sub$56 1'0
    sync posedge \clk
      update \payload__adder_sub$56 $next\payload__adder_sub$56
  end
  wire width 1 $327
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $327
  end
  process $group_208
    assign $next\payload__compare$64 \payload__compare$64
    switch { $327 }
      case 1'1
        assign $next\payload__compare$64 \decoder_compare
    end
    switch \rst
      case 1'1
        assign $next\payload__compare$64 1'0
    end
    sync init
      update \payload__compare$64 1'0
    sync posedge \clk
      update \payload__compare$64 $next\payload__compare$64
  end
  wire width 1 $329
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $329
  end
  process $group_209
    assign $next\payload__logic$57 \payload__logic$57
    switch { $329 }
      case 1'1
        assign $next\payload__logic$57 \decoder_logic
    end
    switch \rst
      case 1'1
        assign $next\payload__logic$57 1'0
    end
    sync init
      update \payload__logic$57 1'0
    sync posedge \clk
      update \payload__logic$57 $next\payload__logic$57
  end
  wire width 1 $331
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $331
  end
  process $group_210
    assign $next\payload__shift$60 \payload__shift$60
    switch { $331 }
      case 1'1
        assign $next\payload__shift$60 \decoder_shift
    end
    switch \rst
      case 1'1
        assign $next\payload__shift$60 1'0
    end
    sync init
      update \payload__shift$60 1'0
    sync posedge \clk
      update \payload__shift$60 $next\payload__shift$60
  end
  wire width 1 $333
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $333
  end
  process $group_211
    assign $next\payload__direction$61 \payload__direction$61
    switch { $333 }
      case 1'1
        assign $next\payload__direction$61 \decoder_direction
    end
    switch \rst
      case 1'1
        assign $next\payload__direction$61 1'0
    end
    sync init
      update \payload__direction$61 1'0
    sync posedge \clk
      update \payload__direction$61 $next\payload__direction$61
  end
  wire width 1 $335
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $335
  end
  process $group_212
    assign $next\payload__sext$62 \payload__sext$62
    switch { $335 }
      case 1'1
        assign $next\payload__sext$62 \decoder_sext
    end
    switch \rst
      case 1'1
        assign $next\payload__sext$62 1'0
    end
    sync init
      update \payload__sext$62 1'0
    sync posedge \clk
      update \payload__sext$62 $next\payload__sext$62
  end
  wire width 1 $337
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $337
  end
  process $group_213
    assign $next\payload__jump$63 \payload__jump$63
    switch { $337 }
      case 1'1
        assign $next\payload__jump$63 \decoder_jump
    end
    switch \rst
      case 1'1
        assign $next\payload__jump$63 1'0
    end
    sync init
      update \payload__jump$63 1'0
    sync posedge \clk
      update \payload__jump$63 $next\payload__jump$63
  end
  wire width 1 $339
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $339
  end
  process $group_214
    assign $next\payload__branch$65 \payload__branch$65
    switch { $339 }
      case 1'1
        assign $next\payload__branch$65 \decoder_branch
    end
    switch \rst
      case 1'1
        assign $next\payload__branch$65 1'0
    end
    sync init
      update \payload__branch$65 1'0
    sync posedge \clk
      update \payload__branch$65 $next\payload__branch$65
  end
  wire width 1 $341
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $341
  end
  process $group_215
    assign $next\payload__fence_i$67 \payload__fence_i$67
    switch { $341 }
      case 1'1
        assign $next\payload__fence_i$67 \decoder_fence_i
    end
    switch \rst
      case 1'1
        assign $next\payload__fence_i$67 1'0
    end
    sync init
      update \payload__fence_i$67 1'0
    sync posedge \clk
      update \payload__fence_i$67 $next\payload__fence_i$67
  end
  wire width 1 $343
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $343
  end
  process $group_216
    assign $next\payload__csr$68 \payload__csr$68
    switch { $343 }
      case 1'1
        assign $next\payload__csr$68 \decoder_csr
    end
    switch \rst
      case 1'1
        assign $next\payload__csr$68 1'0
    end
    sync init
      update \payload__csr$68 1'0
    sync posedge \clk
      update \payload__csr$68 $next\payload__csr$68
  end
  wire width 1 $345
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $345
  end
  process $group_217
    assign $next\payload__csr_adr$69 \payload__csr_adr$69
    switch { $345 }
      case 1'1
        assign $next\payload__csr_adr$69 \decoder_immediate [11:0]
    end
    switch \rst
      case 1'1
        assign $next\payload__csr_adr$69 12'000000000000
    end
    sync init
      update \payload__csr_adr$69 12'000000000000
    sync posedge \clk
      update \payload__csr_adr$69 $next\payload__csr_adr$69
  end
  wire width 1 $347
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $347
  end
  process $group_218
    assign $next\payload__csr_we$70 \payload__csr_we$70
    switch { $347 }
      case 1'1
        assign $next\payload__csr_we$70 \decoder_csr_we
    end
    switch \rst
      case 1'1
        assign $next\payload__csr_we$70 1'0
    end
    sync init
      update \payload__csr_we$70 1'0
    sync posedge \clk
      update \payload__csr_we$70 $next\payload__csr_we$70
  end
  wire width 1 $349
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $349
  end
  process $group_219
    assign $next\payload__ecall$73 \payload__ecall$73
    switch { $349 }
      case 1'1
        assign $next\payload__ecall$73 \decoder_ecall
    end
    switch \rst
      case 1'1
        assign $next\payload__ecall$73 1'0
    end
    sync init
      update \payload__ecall$73 1'0
    sync posedge \clk
      update \payload__ecall$73 $next\payload__ecall$73
  end
  wire width 1 $351
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $351
  end
  process $group_220
    assign $next\payload__ebreak$74 \payload__ebreak$74
    switch { $351 }
      case 1'1
        assign $next\payload__ebreak$74 \decoder_ebreak
    end
    switch \rst
      case 1'1
        assign $next\payload__ebreak$74 1'0
    end
    sync init
      update \payload__ebreak$74 1'0
    sync posedge \clk
      update \payload__ebreak$74 $next\payload__ebreak$74
  end
  wire width 1 $353
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $353
  end
  process $group_221
    assign $next\payload__mret$75 \payload__mret$75
    switch { $353 }
      case 1'1
        assign $next\payload__mret$75 \decoder_mret
    end
    switch \rst
      case 1'1
        assign $next\payload__mret$75 1'0
    end
    sync init
      update \payload__mret$75 1'0
    sync posedge \clk
      update \payload__mret$75 $next\payload__mret$75
  end
  wire width 1 $355
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $355
  end
  process $group_222
    assign $next\payload__illegal$76 \payload__illegal$76
    switch { $355 }
      case 1'1
        assign $next\payload__illegal$76 \decoder_illegal
    end
    switch \rst
      case 1'1
        assign $next\payload__illegal$76 1'0
    end
    sync init
      update \payload__illegal$76 1'0
    sync posedge \clk
      update \payload__illegal$76 $next\payload__illegal$76
  end
  wire width 1 $357
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $357
  end
  process $group_223
    assign $next\payload__src1$48 \payload__src1$48
    switch { $357 }
      case 1'1
        assign $next\payload__src1$48 \d_src1
    end
    switch \rst
      case 1'1
        assign $next\payload__src1$48 32'00000000000000000000000000000000
    end
    sync init
      update \payload__src1$48 32'00000000000000000000000000000000
    sync posedge \clk
      update \payload__src1$48 $next\payload__src1$48
  end
  wire width 1 $359
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $359
  end
  process $group_224
    assign $next\payload__src2$49 \payload__src2$49
    switch { $359 }
      case 1'1
        assign $next\payload__src2$49 \d_src2
    end
    switch \rst
      case 1'1
        assign $next\payload__src2$49 32'00000000000000000000000000000000
    end
    sync init
      update \payload__src2$49 32'00000000000000000000000000000000
    sync posedge \clk
      update \payload__src2$49 $next\payload__src2$49
  end
  wire width 1 $361
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $361
  end
  process $group_225
    assign $next\payload__branch_predict_taken \payload__branch_predict_taken
    switch { $361 }
      case 1'1
        assign $next\payload__branch_predict_taken \predict_d_branch_taken
    end
    switch \rst
      case 1'1
        assign $next\payload__branch_predict_taken 1'0
    end
    sync init
      update \payload__branch_predict_taken 1'0
    sync posedge \clk
      update \payload__branch_predict_taken $next\payload__branch_predict_taken
  end
  wire width 1 $363
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:647"
  cell $not $364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d_stall$13
    connect \Y $363
  end
  process $group_226
    assign $next\payload__branch_target$66 \payload__branch_target$66
    switch { $363 }
      case 1'1
        assign $next\payload__branch_target$66 \predict_d_branch_target
    end
    switch \rst
      case 1'1
        assign $next\payload__branch_target$66 32'00000000000000000000000000000000
    end
    sync init
      update \payload__branch_target$66 32'00000000000000000000000000000000
    sync posedge \clk
      update \payload__branch_target$66 $next\payload__branch_target$66
  end
  wire width 1 $365
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $365
  end
  process $group_227
    assign $next\payload__pc$78 \payload__pc$78
    switch { $365 }
      case 1'1
        assign $next\payload__pc$78 \payload__pc$40
    end
    switch \rst
      case 1'1
        assign $next\payload__pc$78 30'000000000000000000000000000000
    end
    sync init
      update \payload__pc$78 30'000000000000000000000000000000
    sync posedge \clk
      update \payload__pc$78 $next\payload__pc$78
  end
  wire width 1 $367
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $367
  end
  process $group_228
    assign $next\payload__rd$80 \payload__rd$80
    switch { $367 }
      case 1'1
        assign $next\payload__rd$80 \payload__rd
    end
    switch \rst
      case 1'1
        assign $next\payload__rd$80 5'00000
    end
    sync init
      update \payload__rd$80 5'00000
    sync posedge \clk
      update \payload__rd$80 $next\payload__rd$80
  end
  wire width 1 $369
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $369
  end
  wire width 1 $371
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:694"
  cell $not $372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_x_raise
    connect \Y $371
  end
  wire width 1 $373
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:694"
  cell $and $374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__rd_we
    connect \B $371
    connect \Y $373
  end
  process $group_229
    assign $next\payload__rd_we$82 \payload__rd_we$82
    switch { $369 }
      case 1'1
        assign $next\payload__rd_we$82 $373
    end
    switch \rst
      case 1'1
        assign $next\payload__rd_we$82 1'0
    end
    sync init
      update \payload__rd_we$82 1'0
    sync posedge \clk
      update \payload__rd_we$82 $next\payload__rd_we$82
  end
  wire width 1 $375
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $375
  end
  wire width 1 $377
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:695"
  cell $or $378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__bypass_m
    connect \B \payload__bypass_x
    connect \Y $377
  end
  process $group_230
    assign $next\payload__bypass_m$84 \payload__bypass_m$84
    switch { $375 }
      case 1'1
        assign $next\payload__bypass_m$84 $377
    end
    switch \rst
      case 1'1
        assign $next\payload__bypass_m$84 1'0
    end
    sync init
      update \payload__bypass_m$84 1'0
    sync posedge \clk
      update \payload__bypass_m$84 $next\payload__bypass_m$84
  end
  wire width 1 $379
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $379
  end
  process $group_231
    assign $next\payload__load$89 \payload__load$89
    switch { $379 }
      case 1'1
        assign $next\payload__load$89 \payload__load
    end
    switch \rst
      case 1'1
        assign $next\payload__load$89 1'0
    end
    sync init
      update \payload__load$89 1'0
    sync posedge \clk
      update \payload__load$89 $next\payload__load$89
  end
  wire width 1 $381
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $381
  end
  process $group_232
    assign $next\payload__load_mask$90 \payload__load_mask$90
    switch { $381 }
      case 1'1
        assign $next\payload__load_mask$90 \payload__funct3
    end
    switch \rst
      case 1'1
        assign $next\payload__load_mask$90 3'000
    end
    sync init
      update \payload__load_mask$90 3'000
    sync posedge \clk
      update \payload__load_mask$90 $next\payload__load_mask$90
  end
  wire width 1 $383
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $383
  end
  process $group_233
    assign $next\payload__store$92 \payload__store$92
    switch { $383 }
      case 1'1
        assign $next\payload__store$92 \payload__store
    end
    switch \rst
      case 1'1
        assign $next\payload__store$92 1'0
    end
    sync init
      update \payload__store$92 1'0
    sync posedge \clk
      update \payload__store$92 $next\payload__store$92
  end
  wire width 1 $385
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $385
  end
  process $group_234
    assign $next\payload__dbus_sel$93 \payload__dbus_sel$93
    switch { $385 }
      case 1'1
        assign $next\payload__dbus_sel$93 \loadstore_x_dbus_sel
    end
    switch \rst
      case 1'1
        assign $next\payload__dbus_sel$93 4'0000
    end
    sync init
      update \payload__dbus_sel$93 4'0000
    sync posedge \clk
      update \payload__dbus_sel$93 $next\payload__dbus_sel$93
  end
  wire width 1 $387
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $387
  end
  process $group_235
    assign $next\payload__store_data$94 \payload__store_data$94
    switch { $387 }
      case 1'1
        assign $next\payload__store_data$94 \loadstore_x_store_data
    end
    switch \rst
      case 1'1
        assign $next\payload__store_data$94 32'00000000000000000000000000000000
    end
    sync init
      update \payload__store_data$94 32'00000000000000000000000000000000
    sync posedge \clk
      update \payload__store_data$94 $next\payload__store_data$94
  end
  wire width 1 $389
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $389
  end
  process $group_236
    assign $next\payload__compare$96 \payload__compare$96
    switch { $389 }
      case 1'1
        assign $next\payload__compare$96 \payload__compare
    end
    switch \rst
      case 1'1
        assign $next\payload__compare$96 1'0
    end
    sync init
      update \payload__compare$96 1'0
    sync posedge \clk
      update \payload__compare$96 $next\payload__compare$96
  end
  wire width 1 $391
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $391
  end
  process $group_237
    assign $next\payload__shift$87 \payload__shift$87
    switch { $391 }
      case 1'1
        assign $next\payload__shift$87 \payload__shift
    end
    switch \rst
      case 1'1
        assign $next\payload__shift$87 1'0
    end
    sync init
      update \payload__shift$87 1'0
    sync posedge \clk
      update \payload__shift$87 $next\payload__shift$87
  end
  wire width 1 $393
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $393
  end
  process $group_238
    assign $next\payload__exception$108 \payload__exception$108
    switch { $393 }
      case 1'1
        assign $next\payload__exception$108 \f_x_raise
    end
    switch \rst
      case 1'1
        assign $next\payload__exception$108 1'0
    end
    sync init
      update \payload__exception$108 1'0
    sync posedge \clk
      update \payload__exception$108 $next\payload__exception$108
  end
  wire width 1 $395
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $395
  end
  process $group_239
    assign $next\payload__mret$107 \payload__mret$107
    switch { $395 }
      case 1'1
        assign $next\payload__mret$107 \payload__mret
    end
    switch \rst
      case 1'1
        assign $next\payload__mret$107 1'0
    end
    sync init
      update \payload__mret$107 1'0
    sync posedge \clk
      update \payload__mret$107 $next\payload__mret$107
  end
  wire width 1 $397
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $397
  end
  process $group_240
    assign $next\payload__condition_met$101 \payload__condition_met$101
    switch { $397 }
      case 1'1
        assign $next\payload__condition_met$101 \compare_condition_met
    end
    switch \rst
      case 1'1
        assign $next\payload__condition_met$101 1'0
    end
    sync init
      update \payload__condition_met$101 1'0
    sync posedge \clk
      update \payload__condition_met$101 $next\payload__condition_met$101
  end
  wire width 1 $399
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $399
  end
  wire width 1 $401
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:706"
  cell $and $402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__branch
    connect \B \compare_condition_met
    connect \Y $401
  end
  wire width 1 $403
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:706"
  cell $or $404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__jump
    connect \B $401
    connect \Y $403
  end
  process $group_241
    assign $next\payload__branch_taken$104 \payload__branch_taken$104
    switch { $399 }
      case 1'1
        assign $next\payload__branch_taken$104 $403
    end
    switch \rst
      case 1'1
        assign $next\payload__branch_taken$104 1'0
    end
    sync init
      update \payload__branch_taken$104 1'0
    sync posedge \clk
      update \payload__branch_taken$104 $next\payload__branch_taken$104
  end
  wire width 1 $405
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $405
  end
  wire width 32 $407
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:707"
  cell $sshl $408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \adder_result [31:1]
    connect \B 1'1
    connect \Y $407
  end
  wire width 32 $409
  wire width 1 $410
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:707"
  cell $and $411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \payload__jump
    connect \B \payload__rs1_re
    connect \Y $410
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/ir.py:56"
  cell $mux $412
    parameter \WIDTH 32
    connect \A \payload__branch_target
    connect \B $407
    connect \S $410
    connect \Y $409
  end
  process $group_242
    assign $next\payload__branch_target$103 \payload__branch_target$103
    switch { $405 }
      case 1'1
        assign $next\payload__branch_target$103 $409
    end
    switch \rst
      case 1'1
        assign $next\payload__branch_target$103 32'00000000000000000000000000000000
    end
    sync init
      update \payload__branch_target$103 32'00000000000000000000000000000000
    sync posedge \clk
      update \payload__branch_target$103 $next\payload__branch_target$103
  end
  wire width 1 $413
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $413
  end
  wire width 1 $415
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:708"
  cell $not $416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_x_raise
    connect \Y $415
  end
  wire width 1 $417
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:708"
  cell $and $418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_payload__branch_predict_taken
    connect \B $415
    connect \Y $417
  end
  process $group_243
    assign $next\payload__branch_predict_taken$105 \payload__branch_predict_taken$105
    switch { $413 }
      case 1'1
        assign $next\payload__branch_predict_taken$105 $417
    end
    switch \rst
      case 1'1
        assign $next\payload__branch_predict_taken$105 1'0
    end
    sync init
      update \payload__branch_predict_taken$105 1'0
    sync posedge \clk
      update \payload__branch_predict_taken$105 $next\payload__branch_predict_taken$105
  end
  wire width 1 $419
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:690"
  cell $not $420
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_stall$17
    connect \Y $419
  end
  process $group_244
    assign $next\payload__result$85 \payload__result$85
    switch { $419 }
      case 1'1
        assign $next\payload__result$85 \x_result
    end
    switch \rst
      case 1'1
        assign $next\payload__result$85 32'00000000000000000000000000000000
    end
    sync init
      update \payload__result$85 32'00000000000000000000000000000000
    sync posedge \clk
      update \payload__result$85 $next\payload__result$85
  end
  wire width 1 $421
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:718"
  cell $not $422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$21
    connect \Y $421
  end
  process $group_245
    assign $next\payload__pc$110 \payload__pc$110
    switch { $421 }
      case 1'1
        assign $next\payload__pc$110 \payload__pc$77
    end
    switch \rst
      case 1'1
        assign $next\payload__pc$110 30'000000000000000000000000000000
    end
    sync init
      update \payload__pc$110 30'000000000000000000000000000000
    sync posedge \clk
      update \payload__pc$110 $next\payload__pc$110
  end
  wire width 1 $423
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:718"
  cell $not $424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$21
    connect \Y $423
  end
  process $group_246
    assign $next\payload__rd$112 \payload__rd$112
    switch { $423 }
      case 1'1
        assign $next\payload__rd$112 \payload__rd$79
    end
    switch \rst
      case 1'1
        assign $next\payload__rd$112 5'00000
    end
    sync init
      update \payload__rd$112 5'00000
    sync posedge \clk
      update \payload__rd$112 $next\payload__rd$112
  end
  wire width 1 $425
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:718"
  cell $not $426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$21
    connect \Y $425
  end
  process $group_247
    assign $next\payload__load$118 \payload__load$118
    switch { $425 }
      case 1'1
        assign $next\payload__load$118 \payload__load$88
    end
    switch \rst
      case 1'1
        assign $next\payload__load$118 1'0
    end
    sync init
      update \payload__load$118 1'0
    sync posedge \clk
      update \payload__load$118 $next\payload__load$118
  end
  wire width 1 $427
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:718"
  cell $not $428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$21
    connect \Y $427
  end
  process $group_248
    assign $next\payload__load_mask$120 \payload__load_mask$120
    switch { $427 }
      case 1'1
        assign $next\payload__load_mask$120 \payload__load_mask
    end
    switch \rst
      case 1'1
        assign $next\payload__load_mask$120 3'000
    end
    sync init
      update \payload__load_mask$120 3'000
    sync posedge \clk
      update \payload__load_mask$120 $next\payload__load_mask$120
  end
  wire width 1 $429
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:718"
  cell $not $430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$21
    connect \Y $429
  end
  process $group_249
    assign $next\payload__load_data$121 \payload__load_data$121
    switch { $429 }
      case 1'1
        assign $next\payload__load_data$121 \loadstore_m_load_data
    end
    switch \rst
      case 1'1
        assign $next\payload__load_data$121 32'00000000000000000000000000000000
    end
    sync init
      update \payload__load_data$121 32'00000000000000000000000000000000
    sync posedge \clk
      update \payload__load_data$121 $next\payload__load_data$121
  end
  wire width 1 $431
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:718"
  cell $not $432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$21
    connect \Y $431
  end
  process $group_250
    assign $next\payload__rd_we$114 \payload__rd_we$114
    switch { $431 }
      case 1'1
        assign $next\payload__rd_we$114 \payload__rd_we$81
    end
    switch \rst
      case 1'1
        assign $next\payload__rd_we$114 1'0
    end
    sync init
      update \payload__rd_we$114 1'0
    sync posedge \clk
      update \payload__rd_we$114 $next\payload__rd_we$114
  end
  wire width 1 $433
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:718"
  cell $not $434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$21
    connect \Y $433
  end
  process $group_251
    assign $next\payload__result$116 \payload__result$116
    switch { $433 }
      case 1'1
        assign $next\payload__result$116 \m_result
    end
    switch \rst
      case 1'1
        assign $next\payload__result$116 32'00000000000000000000000000000000
    end
    sync init
      update \payload__result$116 32'00000000000000000000000000000000
    sync posedge \clk
      update \payload__result$116 $next\payload__result$116
  end
  wire width 1 $435
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:718"
  cell $not $436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$21
    connect \Y $435
  end
  process $group_252
    assign $next\payload__multiply$123 \payload__multiply$123
    switch { $435 }
      case 1'1
        assign $next\payload__multiply$123 \payload__multiply$97
    end
    switch \rst
      case 1'1
        assign $next\payload__multiply$123 1'0
    end
    sync init
      update \payload__multiply$123 1'0
    sync posedge \clk
      update \payload__multiply$123 $next\payload__multiply$123
  end
  wire width 1 $437
  attribute \src "/usr/local/lib/python3.6/dist-packages/minerva/core.py:718"
  cell $not $438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \m_stall$21
    connect \Y $437
  end
  process $group_253
    assign $next\payload__exception$125 \payload__exception$125
    switch { $437 }
      case 1'1
        assign $next\payload__exception$125 \payload__exception
    end
    switch \rst
      case 1'1
        assign $next\payload__exception$125 1'0
    end
    sync init
      update \payload__exception$125 1'0
    sync posedge \clk
      update \payload__exception$125 $next\payload__exception$125
  end
  connect \rst 1'0
  connect \payload__multiply$58 1'0
  connect \payload__divide$59 1'0
  connect \payload__multiply$98 1'0
  connect \payload__divide$100 1'0
  connect \ibus__dat_w$126 32'00000000000000000000000000000000
  connect \ibus__dat_r 32'00000000000000000000000000000000
  connect \ibus__sel$127 4'0000
  connect \ibus__ack 1'0
  connect \ibus__we$128 1'0
  connect \ibus__cti$129 3'000
  connect \ibus__bte$130 2'00
  connect \ibus__err 1'0
  connect \external_interrupt 32'00000000000000000000000000000000
  connect \timer_interrupt 1'0
  connect \dbus__dat_r 32'00000000000000000000000000000000
  connect \dbus__ack 1'0
  connect \dbus__cti$179 3'000
  connect \dbus__bte$180 2'00
  connect \dbus__err 1'0
end
attribute \generator "nMigen"
attribute \top 1
attribute \nmigen.hierarchy "top"
module \top
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 inout 0 \clk16_0__io
  attribute \src "minerv.py:11"
  wire width 1 \minerva_clk
  attribute \src "minerv.py:11"
  wire width 1 $next\minerva_clk
  cell \minerva \minerva
    connect \clk \minerva_clk
  end
  attribute \src "/usr/local/lib/python3.6/dist-packages/nmigen/hdl/rec.py:98"
  wire width 1 \clk16_0__i
  cell \SB_IO $1
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 1
    connect \PACKAGE_PIN \clk16_0__io
    connect \D_IN_0 \clk16_0__i
  end
  process $group_0
    assign $next\minerva_clk 1'0
    assign $next\minerva_clk \clk16_0__i
    sync init
    sync always
      update \minerva_clk $next\minerva_clk
  end
end
