{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1428091630673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1428091630674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 22:07:10 2015 " "Processing started: Fri Apr 03 22:07:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1428091630674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1428091630674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p4 -c p4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p4 -c p4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1428091630674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1428091631518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/12.1/tut2/seg7_4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/12.1/tut2/seg7_4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7_4decoder-seg7_4decoder_arch " "Found design unit 1: seg7_4decoder-seg7_4decoder_arch" {  } { { "../tut2/seg7_4decoder.vhd" "" { Text "C:/altera/12.1/tut2/seg7_4decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091632270 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7_4decoder " "Found entity 1: seg7_4decoder" {  } { { "../tut2/seg7_4decoder.vhd" "" { Text "C:/altera/12.1/tut2/seg7_4decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091632270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091632270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/12.1/tut21/mux4_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/12.1/tut21/mux4_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_2-mux4_2_arch " "Found design unit 1: mux4_2-mux4_2_arch" {  } { { "../tut21/mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091632276 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_2 " "Found entity 1: mux4_2" {  } { { "../tut21/mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091632276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091632276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/12.1/tut21/mux2state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/12.1/tut21/mux2state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2state-mux2state_arch " "Found design unit 1: mux2state-mux2state_arch" {  } { { "../tut21/mux2state.vhd" "" { Text "C:/altera/12.1/tut21/mux2state.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091632282 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2state " "Found entity 1: mux2state" {  } { { "../tut21/mux2state.vhd" "" { Text "C:/altera/12.1/tut21/mux2state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091632282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091632282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/12.1/tut21/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/12.1/tut21/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comparator_arch " "Found design unit 1: comparator-comparator_arch" {  } { { "../tut21/comparator.vhd" "" { Text "C:/altera/12.1/tut21/comparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091632287 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../tut21/comparator.vhd" "" { Text "C:/altera/12.1/tut21/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091632287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091632287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/12.1/tut21/a_4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/12.1/tut21/a_4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_4decoder-A_4decoder_arch " "Found design unit 1: A_4decoder-A_4decoder_arch" {  } { { "../tut21/A_4decoder.vhd" "" { Text "C:/altera/12.1/tut21/A_4decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091632292 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_4decoder " "Found entity 1: A_4decoder" {  } { { "../tut21/A_4decoder.vhd" "" { Text "C:/altera/12.1/tut21/A_4decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091632292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091632292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/12.1/lab_2_part3/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/12.1/lab_2_part3/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-full_adder_arch " "Found design unit 1: full_adder-full_adder_arch" {  } { { "../lab_2_part3/full_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part3/full_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091632298 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../lab_2_part3/full_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part3/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091632298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091632298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_2dec-bin_2dec_arch " "Found design unit 1: bin_2dec-bin_2dec_arch" {  } { { "bin_2dec.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/bin_2dec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091632303 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_2dec " "Found entity 1: bin_2dec" {  } { { "bin_2dec.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/bin_2dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091632303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091632303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_4bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_4bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_4bit_adder-full_4bit_adder_arch " "Found design unit 1: full_4bit_adder-full_4bit_adder_arch" {  } { { "full_4bit_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/full_4bit_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091632308 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_4bit_adder " "Found entity 1: full_4bit_adder" {  } { { "full_4bit_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/full_4bit_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091632308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091632308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file b_4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_4decoder-B_4decoder_arch " "Found design unit 1: B_4decoder-B_4decoder_arch" {  } { { "B_4decoder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/B_4decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091632314 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_4decoder " "Found entity 1: B_4decoder" {  } { { "B_4decoder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/B_4decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091632314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091632314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_adder-BCD_adder_arch " "Found design unit 1: BCD_adder-BCD_adder_arch" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428091632319 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_adder " "Found entity 1: BCD_adder" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428091632319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428091632319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD_adder " "Elaborating entity \"BCD_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1428091632383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_4bit_adder full_4bit_adder:adder " "Elaborating entity \"full_4bit_adder\" for hierarchy \"full_4bit_adder:adder\"" {  } { { "BCD_adder.vhd" "adder" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091632404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_4bit_adder:adder\|full_adder:adder1 " "Elaborating entity \"full_adder\" for hierarchy \"full_4bit_adder:adder\|full_adder:adder1\"" {  } { { "full_4bit_adder.vhd" "adder1" { Text "C:/altera/12.1/lab_2_part_4/full_4bit_adder.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091632408 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] full_adder.vhd(18) " "Inferred latch for \"X\[0\]\" at full_adder.vhd(18)" {  } { { "../lab_2_part3/full_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part3/full_adder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1428091632410 "|BCD_adder|full_4bit_adder:adder|full_adder:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] full_adder.vhd(18) " "Inferred latch for \"X\[1\]\" at full_adder.vhd(18)" {  } { { "../lab_2_part3/full_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part3/full_adder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1428091632410 "|BCD_adder|full_4bit_adder:adder|full_adder:adder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_2dec bin_2dec:bin " "Elaborating entity \"bin_2dec\" for hierarchy \"bin_2dec:bin\"" {  } { { "BCD_adder.vhd" "bin" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091632418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator bin_2dec:bin\|comparator:Comp " "Elaborating entity \"comparator\" for hierarchy \"bin_2dec:bin\|comparator:Comp\"" {  } { { "bin_2dec.vhd" "Comp" { Text "C:/altera/12.1/lab_2_part_4/bin_2dec.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091632422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_4decoder bin_2dec:bin\|A_4decoder:A " "Elaborating entity \"A_4decoder\" for hierarchy \"bin_2dec:bin\|A_4decoder:A\"" {  } { { "bin_2dec.vhd" "A" { Text "C:/altera/12.1/lab_2_part_4/bin_2dec.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091632425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_2 bin_2dec:bin\|mux4_2:Mux4 " "Elaborating entity \"mux4_2\" for hierarchy \"bin_2dec:bin\|mux4_2:Mux4\"" {  } { { "bin_2dec.vhd" "Mux4" { Text "C:/altera/12.1/lab_2_part_4/bin_2dec.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091632429 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] mux4_2.vhd(14) " "Inferred latch for \"M\[0\]\" at mux4_2.vhd(14)" {  } { { "../tut21/mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1428091632430 "|BCD_adder|bin_2dec:bin|mux4_2:Mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] mux4_2.vhd(14) " "Inferred latch for \"M\[1\]\" at mux4_2.vhd(14)" {  } { { "../tut21/mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1428091632430 "|BCD_adder|bin_2dec:bin|mux4_2:Mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] mux4_2.vhd(14) " "Inferred latch for \"M\[2\]\" at mux4_2.vhd(14)" {  } { { "../tut21/mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1428091632430 "|BCD_adder|bin_2dec:bin|mux4_2:Mux4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] mux4_2.vhd(14) " "Inferred latch for \"M\[3\]\" at mux4_2.vhd(14)" {  } { { "../tut21/mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1428091632430 "|BCD_adder|bin_2dec:bin|mux4_2:Mux4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2state bin_2dec:bin\|mux2state:Mux2 " "Elaborating entity \"mux2state\" for hierarchy \"bin_2dec:bin\|mux2state:Mux2\"" {  } { { "bin_2dec.vhd" "Mux2" { Text "C:/altera/12.1/lab_2_part_4/bin_2dec.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091632433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_4decoder B_4decoder:Bcircuit " "Elaborating entity \"B_4decoder\" for hierarchy \"B_4decoder:Bcircuit\"" {  } { { "BCD_adder.vhd" "Bcircuit" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091632436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_4decoder seg7_4decoder:digit1 " "Elaborating entity \"seg7_4decoder\" for hierarchy \"seg7_4decoder:digit1\"" {  } { { "BCD_adder.vhd" "digit1" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428091632441 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Led_Disp1\[1\] GND " "Pin \"Led_Disp1\[1\]\" is stuck at GND" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1428091633344 "|BCD_adder|Led_Disp1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_Disp1\[2\] GND " "Pin \"Led_Disp1\[2\]\" is stuck at GND" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1428091633344 "|BCD_adder|Led_Disp1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Led_Disp1\[6\] VCC " "Pin \"Led_Disp1\[6\]\" is stuck at VCC" {  } { { "BCD_adder.vhd" "" { Text "C:/altera/12.1/lab_2_part_4/BCD_adder.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1428091633344 "|BCD_adder|Led_Disp1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1428091633344 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1428091633530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1428091633990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1428091633990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1428091634029 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1428091634029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1428091634029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1428091634029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1428091634075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 03 22:07:14 2015 " "Processing ended: Fri Apr 03 22:07:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1428091634075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1428091634075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1428091634075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1428091634075 ""}
