{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.361719",
   "Default View_TopLeft":"-1059,-6",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2430 -y 730 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2430 -y 750 -defaultsOSRD
preplace port port-id_i_SPI_MISO_1 -pg 1 -lvl 0 -x -10 -y 190 -defaultsOSRD
preplace port port-id_o_SPI_CS_1 -pg 1 -lvl 6 -x 2430 -y 260 -defaultsOSRD
preplace port port-id_o_SPI_CLK_1 -pg 1 -lvl 6 -x 2430 -y 220 -defaultsOSRD
preplace port port-id_o_SPI_MOSI_1 -pg 1 -lvl 6 -x 2430 -y 240 -defaultsOSRD
preplace port port-id_i_Over_GPIO_0 -pg 1 -lvl 0 -x -10 -y 210 -defaultsOSRD
preplace port port-id_o_SPI_Clk_0 -pg 1 -lvl 6 -x 2430 -y 70 -defaultsOSRD
preplace port port-id_o_SPI_MOSI_0 -pg 1 -lvl 6 -x 2430 -y 90 -defaultsOSRD
preplace port port-id_o_SPI_CS_0 -pg 1 -lvl 6 -x 2430 -y 110 -defaultsOSRD
preplace port port-id_i_SPI_MISO_0 -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace port port-id_o_SPI_Clk_2 -pg 1 -lvl 6 -x 2430 -y 410 -defaultsOSRD
preplace port port-id_o_SPI_MOSI_2 -pg 1 -lvl 6 -x 2430 -y 430 -defaultsOSRD
preplace port port-id_o_SPI_CS_2 -pg 1 -lvl 6 -x 2430 -y 450 -defaultsOSRD
preplace port port-id_i_SPI_MISO_2 -pg 1 -lvl 0 -x -10 -y 230 -defaultsOSRD
preplace port port-id_o_SPI_Clk_3 -pg 1 -lvl 6 -x 2430 -y 1110 -defaultsOSRD
preplace port port-id_o_SPI_MOSI_3 -pg 1 -lvl 6 -x 2430 -y 1130 -defaultsOSRD
preplace port port-id_o_SPI_CS_3 -pg 1 -lvl 6 -x 2430 -y 1150 -defaultsOSRD
preplace port port-id_i_SPI_MISO_3 -pg 1 -lvl 0 -x -10 -y 1150 -defaultsOSRD
preplace port port-id_o_SYNC_Clk_0 -pg 1 -lvl 6 -x 2430 -y 980 -defaultsOSRD
preplace portBus o_LED_0 -pg 1 -lvl 6 -x 2430 -y 580 -defaultsOSRD
preplace portBus o_GPIO_0 -pg 1 -lvl 6 -x 2430 -y 280 -defaultsOSRD
preplace portBus i_CMOS_Data_0 -pg 1 -lvl 0 -x -10 -y 1190 -defaultsOSRD
preplace portBus i_Trigger -pg 1 -lvl 0 -x -10 -y 1170 -defaultsOSRD
preplace inst PL_SPI_ADAR_v1_0_0 -pg 1 -lvl 5 -x 2150 -y 90 -defaultsOSRD
preplace inst PL_SPI_ADF4159_v1_0_0 -pg 1 -lvl 5 -x 2150 -y 430 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 2150 -y 810 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 840 -y 380 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 480 -y 900 -defaultsOSRD
preplace inst PL_SPI_DDS_v1_0_0 -pg 1 -lvl 5 -x 2150 -y 260 -defaultsOSRD
preplace inst rst_ps7_0_100M_1 -pg 1 -lvl 3 -x 1220 -y 1070 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 840 -y 790 -defaultsOSRD
preplace inst axi_dma -pg 1 -lvl 3 -x 1220 -y 760 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1620 -y 800 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 1620 -y 1170 -defaultsOSRD
preplace inst LED_Connector_v1_0_0 -pg 1 -lvl 5 -x 2150 -y 580 -defaultsOSRD
preplace inst PL_SPI_ADC_MasterStr_0 -pg 1 -lvl 5 -x 2150 -y 1120 -defaultsOSRD
preplace netloc M00_ARESETN_1 1 3 2 1430 1070 1780J
preplace netloc PL_SPI_ADAR_v1_0_0_o_SPI_CS 1 5 1 NJ 110
preplace netloc PL_SPI_ADAR_v1_0_0_o_SPI_Clk 1 5 1 NJ 70
preplace netloc PL_SPI_ADAR_v1_0_0_o_SPI_MOSI 1 5 1 NJ 90
preplace netloc PL_SPI_ADC_MasterStr_0_o_LED 1 5 1 2400 580n
preplace netloc PL_SPI_ADC_MasterStr_0_o_SPI_CS 1 5 1 2380J 1140n
preplace netloc PL_SPI_ADC_MasterStr_0_o_SPI_Clk 1 5 1 2410J 1100n
preplace netloc PL_SPI_ADC_MasterStr_0_o_SPI_MOSI 1 5 1 2380J 1120n
preplace netloc PL_SPI_ADF4159_v1_0_0_o_SPI_CS 1 5 1 NJ 450
preplace netloc PL_SPI_ADF4159_v1_0_0_o_SPI_Clk 1 5 1 NJ 410
preplace netloc PL_SPI_ADF4159_v1_0_0_o_SPI_MOSI 1 5 1 NJ 430
preplace netloc PL_SPI_DDS_v1_0_0_o_ADC_Trigger 1 4 2 1870 0 2400
preplace netloc PL_SPI_DDS_v1_0_0_o_GPIO 1 5 1 NJ 280
preplace netloc PL_SPI_DDS_v1_0_0_o_SPI_CS 1 5 1 NJ 260
preplace netloc PL_SPI_DDS_v1_0_0_o_SPI_Clk 1 5 1 NJ 220
preplace netloc PL_SPI_DDS_v1_0_0_o_SPI_MOSI 1 5 1 NJ 240
preplace netloc axi_gpio_0_ip2intc_irpt 1 4 1 1850 850n
preplace netloc clk_wiz_1_clk_out1 1 2 3 1030 660 1460 920 1860
preplace netloc clk_wiz_1_clk_out2 1 2 4 1000 910 1440 970 1820 970 2410J
preplace netloc gpio_io_i_0_1 1 0 5 NJ 1170 NJ 1170 NJ 1170 1390J 1080 1770
preplace netloc i_CMOS_Data_0_1 1 0 5 NJ 1190 NJ 1190 NJ 1190 1400J 1090 NJ
preplace netloc i_Over_GPIO_0_1 1 0 5 10J 120 NJ 120 NJ 120 NJ 120 1780J
preplace netloc i_SPI_MISO_0_1 1 0 5 NJ 80 NJ 80 NJ 80 NJ 80 NJ
preplace netloc i_SPI_MISO_1_1 1 0 5 20J 130 NJ 130 NJ 130 NJ 130 1860J
preplace netloc i_SPI_MISO_2_1 1 0 5 30J 140 NJ 140 NJ 140 NJ 140 1850J
preplace netloc i_SPI_MISO_3_1 1 0 5 NJ 1150 NJ 1150 1020J 1180 1440J 1050 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 20 790 650 720 990 970 1410 980 1830 670 2380
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 20 1000 NJ 1000 1040 960 NJ 960 NJ 960 2390
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 4 660 710 1010 930 1420J 950 1790
preplace netloc PL_SPI_ADC_MasterStr_0_m00_axis 1 2 4 1040 940 N 940 1800 950 2380
preplace netloc axi_dma_M_AXI_S2MM 1 3 1 N 740
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 1820 790n
preplace netloc processing_system7_0_DDR 1 5 1 NJ 730
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ 750
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 670 650 NJ 650 NJ 650 1820J 660 2390
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 3 990 60 NJ 60 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 3 1030 370 NJ 370 1840J
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 3 1020 220 NJ 220 NJ
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 3 NJ 380 NJ 380 1810
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 3 1030 560 NJ 560 NJ
preplace netloc ps7_0_axi_periph_M05_AXI 1 2 1 1020 420n
preplace netloc ps7_0_axi_periph_M06_AXI 1 2 2 990 640 1450J
levelinfo -pg 1 -10 480 840 1220 1620 2150 2430
pagesize -pg 1 -db -bbox -sgen -210 -140 2580 1400
"
}
{
   "da_axi4_cnt":"41",
   "da_axi4_s2mm_cnt":"1",
   "da_board_cnt":"5",
   "da_clkrst_cnt":"17",
   "da_ps7_cnt":"1"
}
