

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid'
================================================================
* Date:           Sun Dec 16 18:16:16 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimization_sub1x1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  394033|  394033|  394033|  394033|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  394032|  394032|     16418|          -|          -|    24|    no    |
        | + Loop 1.1              |   16416|   16416|      1026|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1024|    1024|        64|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      60|      60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      18|      18|         6|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     706|    488|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     230|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1086|    661|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_jbC_x_U43  |ShuffleNetV2_mux_jbC  |        0|      0|  150|  45|
    +----------------------------+----------------------+---------+-------+-----+----+
    |Total                       |                      |        0|      0|  150|  45|
    +----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_3_fu_701_p2              |     *    |      0|   0|  62|           8|           8|
    |co_4_fu_334_p2                  |     +    |      0|  20|  10|           5|           1|
    |h_4_fu_508_p2                   |     +    |      0|  20|  10|           5|           1|
    |m_4_fu_520_p2                   |     +    |      0|  11|   8|           2|           1|
    |n_4_fu_618_p2                   |     +    |      0|  11|   8|           2|           1|
    |p_Val2_26_fu_931_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_29_fu_727_p2             |     +    |      0|  53|  21|          16|          16|
    |p_Val2_31_fu_761_p2             |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_945_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp_103_fu_439_p2               |     +    |      0|  29|  13|           8|           8|
    |tmp_104_fu_463_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_106_fu_488_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_107_fu_601_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_108_fu_530_p2               |     +    |      0|  32|  14|           9|           9|
    |tmp_111_fu_566_p2               |     +    |      0|  29|  13|           8|           8|
    |tmp_113_fu_591_p2               |     +    |      0|  44|  18|          13|          13|
    |tmp_114_fu_628_p2               |     +    |      0|  32|  14|           9|           9|
    |tmp_115_fu_657_p2               |     +    |      0|  44|  18|          13|          13|
    |tmp_67_fu_557_p2                |     +    |      0|  23|  11|           6|           6|
    |tmp_70_fu_648_p2                |     +    |      0|  23|  11|           6|           6|
    |tmp_99_fu_395_p2                |     +    |      0|  35|  15|          10|          10|
    |w_4_fu_606_p2                   |     +    |      0|  20|  10|           5|           1|
    |tmp_110_fu_541_p2               |     -    |      0|  32|  14|           9|           9|
    |tmp_96_fu_361_p2                |     -    |      0|  29|  13|           8|           8|
    |brmerge40_demorgan_i_fu_866_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_781_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_860_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_839_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_827_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_5_fu_964_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_883_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_804_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_809_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond4_fu_328_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond5_fu_445_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond6_fu_494_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond7_fu_514_p2             |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_612_p2              |   icmp   |      0|   0|   1|           2|           2|
    |brmerge9_fu_978_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i4_fu_850_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_888_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_871_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_894_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_898_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_832_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_814_p3         |  select  |      0|   0|   2|           1|           1|
    |output_V_d0                     |  select  |      0|   0|   8|           1|           8|
    |p_Val2_32_mux_fu_903_p3         |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_45_fu_909_p3           |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_990_p3            |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_983_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_915_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_969_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_973_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_844_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp2_fu_547_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp3_fu_638_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp4_fu_877_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_64_fu_959_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_74_fu_775_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_76_fu_821_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_77_fu_855_p2                |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 706| 488|         261|         297|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         14|    1|         14|
    |co_reg_247         |   9|          2|    5|         10|
    |h_reg_258          |   9|          2|    5|         10|
    |m_reg_294          |   9|          2|    2|          4|
    |n_reg_317          |   9|          2|    2|          4|
    |p_Val2_28_reg_305  |   9|          2|    8|         16|
    |p_Val2_s_reg_282   |   9|          2|    8|         16|
    |w_reg_270          |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 128|         28|   36|         84|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  13|   0|   13|          0|
    |bias_V_addr_reg_1038           |   5|   0|    5|          0|
    |brmerge40_demorgan_i_reg_1217  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1227         |   1|   0|    1|          0|
    |carry_reg_1194                 |   1|   0|    1|          0|
    |co_4_reg_1013                  |   5|   0|    5|          0|
    |co_reg_247                     |   5|   0|    5|          0|
    |h_reg_258                      |   5|   0|    5|          0|
    |isneg_reg_1237                 |   1|   0|    1|          0|
    |m_4_reg_1072                   |   2|   0|    2|          0|
    |m_reg_294                      |   2|   0|    2|          0|
    |n_4_reg_1100                   |   2|   0|    2|          0|
    |n_reg_317                      |   2|   0|    2|          0|
    |newsignbit_5_reg_1250          |   1|   0|    1|          0|
    |newsignbit_reg_1188            |   1|   0|    1|          0|
    |p_38_i_i_reg_1207              |   1|   0|    1|          0|
    |p_Val2_28_reg_305              |   8|   0|    8|          0|
    |p_Val2_29_reg_1170             |  16|   0|   16|          0|
    |p_Val2_31_reg_1182             |   8|   0|    8|          0|
    |p_Val2_3_reg_1160              |  16|   0|   16|          0|
    |p_Val2_s_reg_282               |   8|   0|    8|          0|
    |result_V_reg_1244              |   8|   0|    8|          0|
    |signbit_reg_1175               |   1|   0|    1|          0|
    |tmp_100_reg_1028               |   3|   0|    3|          0|
    |tmp_103_reg_1033               |   7|   0|    8|          1|
    |tmp_106_reg_1051               |  13|   0|   14|          1|
    |tmp_107_reg_1087               |  14|   0|   14|          0|
    |tmp_108_cast_reg_1018          |   9|   0|    9|          0|
    |tmp_110_reg_1077               |   9|   0|    9|          0|
    |tmp_113_reg_1082               |  12|   0|   13|          1|
    |tmp_117_reg_1165               |   1|   0|    1|          0|
    |tmp_59_reg_1155                |   8|   0|    8|          0|
    |tmp_61_reg_1059                |   5|   0|    6|          1|
    |tmp_75_reg_1201                |   2|   0|    2|          0|
    |tmp_77_reg_1212                |   1|   0|    1|          0|
    |tmp_99_reg_1023                |   9|   0|   10|          1|
    |tmp_s_reg_1046                 |   5|   0|    6|          1|
    |underflow_reg_1222             |   1|   0|    1|          0|
    |w_4_reg_1092                   |   5|   0|    5|          0|
    |w_reg_270                      |   5|   0|    5|          0|
    |weight_V_load_reg_1150         |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 230|   0|  236|          6|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_start            |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_done             | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_idle             | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_ready            | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|input_0_V_address0  | out |   12|  ap_memory |       input_0_V      |     array    |
|input_0_V_ce0       | out |    1|  ap_memory |       input_0_V      |     array    |
|input_0_V_q0        |  in |    8|  ap_memory |       input_0_V      |     array    |
|input_1_V_address0  | out |   12|  ap_memory |       input_1_V      |     array    |
|input_1_V_ce0       | out |    1|  ap_memory |       input_1_V      |     array    |
|input_1_V_q0        |  in |    8|  ap_memory |       input_1_V      |     array    |
|input_2_V_address0  | out |   12|  ap_memory |       input_2_V      |     array    |
|input_2_V_ce0       | out |    1|  ap_memory |       input_2_V      |     array    |
|input_2_V_q0        |  in |    8|  ap_memory |       input_2_V      |     array    |
|input_3_V_address0  | out |   12|  ap_memory |       input_3_V      |     array    |
|input_3_V_ce0       | out |    1|  ap_memory |       input_3_V      |     array    |
|input_3_V_q0        |  in |    8|  ap_memory |       input_3_V      |     array    |
|input_4_V_address0  | out |   12|  ap_memory |       input_4_V      |     array    |
|input_4_V_ce0       | out |    1|  ap_memory |       input_4_V      |     array    |
|input_4_V_q0        |  in |    8|  ap_memory |       input_4_V      |     array    |
|input_5_V_address0  | out |   12|  ap_memory |       input_5_V      |     array    |
|input_5_V_ce0       | out |    1|  ap_memory |       input_5_V      |     array    |
|input_5_V_q0        |  in |    8|  ap_memory |       input_5_V      |     array    |
|input_6_V_address0  | out |   12|  ap_memory |       input_6_V      |     array    |
|input_6_V_ce0       | out |    1|  ap_memory |       input_6_V      |     array    |
|input_6_V_q0        |  in |    8|  ap_memory |       input_6_V      |     array    |
|input_7_V_address0  | out |   12|  ap_memory |       input_7_V      |     array    |
|input_7_V_ce0       | out |    1|  ap_memory |       input_7_V      |     array    |
|input_7_V_q0        |  in |    8|  ap_memory |       input_7_V      |     array    |
|weight_V_address0   | out |    8|  ap_memory |       weight_V       |     array    |
|weight_V_ce0        | out |    1|  ap_memory |       weight_V       |     array    |
|weight_V_q0         |  in |    8|  ap_memory |       weight_V       |     array    |
|bias_V_address0     | out |    5|  ap_memory |        bias_V        |     array    |
|bias_V_ce0          | out |    1|  ap_memory |        bias_V        |     array    |
|bias_V_q0           |  in |    8|  ap_memory |        bias_V        |     array    |
|output_V_address0   | out |   13|  ap_memory |       output_V       |     array    |
|output_V_ce0        | out |    1|  ap_memory |       output_V       |     array    |
|output_V_we0        | out |    1|  ap_memory |       output_V       |     array    |
|output_V_d0         | out |    8|  ap_memory |       output_V       |     array    |
+--------------------+-----+-----+------------+----------------------+--------------+

