# Info: [9566]: Logging session transcript to file F:/Mentor/bin/precision.log
//  Precision RTL Synthesis 64-bit 2015.2.10 (Production Release) Tue Nov  3 06:31:13 PST 2015
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2015, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on  34679@DESKTOP-13EGCCO  6.02.9200 
//  
//  Start time Sat Apr 27 21:10:29 2019
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file F:/Mentor/bin/precision.log
# COMMAND: source G:/CAD/cad_lib/ps/processor_Structure/hds/precision.tcl
# Info:  HDL Designer Synthesis run started
# Info: [9574]: Input directory: G:/CAD/cad_lib/ps/processor_Structure
# Info: [9569]: Moving session transcript to file G:/CAD/cad_lib/ps/processor_Structure/precision.log
# Info: [9575]: The Results Directory has been set to: G:/CAD/cad_lib/ps/processor_Structure/processor_Structure_impl_1/
# Info: [9565]: Appending project transcript to file G:/CAD/cad_lib/ps/processor_Structure/processor_Structure_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file G:/CAD/cad_lib/ps/processor_Structure/processor_Structure_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation processor_Structure_impl_1 in project G:/CAD/cad_lib/ps/processor_Structure/processor_Structure.psp.
# Info: [9531]: Created directory: G:/CAD/cad_lib/ps/processor_Structure/processor_Structure_impl_2.
# Info: [9554]: Created implementation processor_Structure_impl_2 in project G:/CAD/cad_lib/ps/processor_Structure/processor_Structure.psp.
# Info: [9575]: The Results Directory has been set to: G:/CAD/cad_lib/ps/processor_Structure/processor_Structure_impl_2/
# Info: [9566]: Logging project transcript to file G:/CAD/cad_lib/ps/processor_Structure/processor_Structure_impl_2/precision.log
# Info: [9566]: Logging suppressed messages transcript to file G:/CAD/cad_lib/ps/processor_Structure/processor_Structure_impl_2/precision.log.suppressed
# Info: [9550]: Activated implementation processor_Structure_impl_2 in project G:/CAD/cad_lib/ps/processor_Structure/processor_Structure.psp.
# Info: [15298]: Setting up the design to use synthesis library "xis6.syn"
# Info: [574]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN6.
# Info: [15324]: Setting Part to: "6SLX16CSG324".
# Info: [15325]: Setting Process to: "3".
# Warning: [557]: transform_tristates option is set to value all internally for the current technology.
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.2.10_64-bit/Mgc_home/pkgs/psr/techlibs/xis6.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.2.10_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2015b.9
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015b.9
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Arbiter_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/De_Control_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/decoder_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Mux2_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Decoder_stage_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Alu_op_pkg.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/ALU_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Alu_control_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Compare_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Ex_controller_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Mux4_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Reg_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Fun_reg_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Execute_stage_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Increment_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Fetch_new_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Me_controller_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Memory_stage_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Reg_dec_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Mux32_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/RegisterFile_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/We_controller_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Write_stage_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/processor_entity.vhd" ...
# Info: [656]: Current working directory: G:/CAD/cad_lib/ps/processor_Structure/processor_Structure_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015b.9
# Info: [40000]: Last compiled on Oct 28 2015 15:50:07
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015b.9
# Info: [40000]: Last compiled on Oct 28 2015 16:23:48
# Info: [44512]: Initializing...
# Info: [44522]: Root Module cad_lib.processor(Structure): Pre-processing...
# Info: [44506]: Module cad_lib.Arbiter(Behavior): Pre-processing...
# Info: [44506]: Module cad_lib.Fetch_new(Structure): Pre-processing...
# Info: [44506]: Module cad_lib.Mux2(Behavior){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module cad_lib.Reg(Behavior){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module cad_lib.Increment(Behavior){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module cad_lib.Decoder_stage(STRUCTURE): Pre-processing...
# Info: [44506]: Module cad_lib.Decoder(Behavior): Pre-processing...
# Info: [44506]: Module cad_lib.De_Control(Behavior): Pre-processing...
# Info: [44506]: Module cad_lib.Execute_stage(Structure): Pre-processing...
# Info: [44506]: Module cad_lib.Reg(Behavior){generic map (width => 5)}: Pre-processing...
# Info: [44506]: Module cad_lib.Fun_reg(Behavior): Pre-processing...
# Info: [44506]: Module cad_lib.Alu_control(behavior): Pre-processing...
# Info: [44506]: Module cad_lib.ALU(behavior): Pre-processing...
# Info: [44506]: Module cad_lib.Compare(behavior): Pre-processing...
# Info: [44506]: Module cad_lib.Ex_controller(behavior): Pre-processing...
# Info: [44506]: Module cad_lib.Mux4(Behavior){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module cad_lib.Memory_stage(Structure): Pre-processing...
# Info: [44506]: Module cad_lib.Me_controller(Behavior): Pre-processing...
# Info: [44506]: Module cad_lib.Write_stage(Structure): Pre-processing...
# Info: [44506]: Module cad_lib.We_controller(Behavior): Pre-processing...
# Info: [44506]: Module cad_lib.Reg_tracker(Behavior){generic map (RegSel => 5)}: Pre-processing...
# Warning: [45540]: "G:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 37: Index value might be out of prefix index constraints
# Warning: [45540]: "G:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 46: Index value might be out of prefix index constraints
# Warning: [45540]: "G:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 55: Index value might be out of prefix index constraints
# Warning: [45540]: "G:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 76: Index value might be out of prefix index constraints
# Warning: [45540]: "G:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 83: Index value might be out of prefix index constraints
# Info: [44506]: Module cad_lib.RegisterFile(Structure): Pre-processing...
# Info: [44506]: Module cad_lib.Reg_dec(Behavior): Pre-processing...
# Info: [44506]: Module cad_lib.Mux32(Behavior): Pre-processing...
# Warning: [45729]: "G:/CAD/cad_lib/hdl/RegisterFile_entity.vhd", line 22: signal WriteDC[0] has never been used.
# Info: [44508]: Module cad_lib.Arbiter(Behavior): Compiling...
# Info: [44508]: Module cad_lib.Mux2(Behavior){generic map (width => 32)}: Compiling...
# Info: [44508]: Module cad_lib.Reg(Behavior){generic map (width => 32)}: Compiling...
# Info: [44508]: Module cad_lib.Increment(Behavior){generic map (width => 32)}: Compiling...
# Info: [44508]: Module cad_lib.Fetch_new(Structure): Compiling...
# Info: [44508]: Module cad_lib.Decoder(Behavior): Compiling...
# Info: [44508]: Module cad_lib.De_Control(Behavior): Compiling...
# Info: [44508]: Module cad_lib.Decoder_stage(STRUCTURE): Compiling...
# Info: [44508]: Module cad_lib.Reg(Behavior){generic map (width => 5)}: Compiling...
# Info: [44508]: Module cad_lib.Fun_reg(Behavior): Compiling...
# Info: [44508]: Module cad_lib.Alu_control(behavior): Compiling...
# Info: [44508]: Module cad_lib.ALU(behavior): Compiling...
# Info: [44508]: Module cad_lib.Compare(behavior): Compiling...
# Info: [44508]: Module cad_lib.Ex_controller(behavior): Compiling...
# Info: [44508]: Module cad_lib.Mux4(Behavior){generic map (width => 32)}: Compiling...
# Info: [44508]: Module cad_lib.Execute_stage(Structure): Compiling...
# Info: [44508]: Module cad_lib.Me_controller(Behavior): Compiling...
# Warning: [45784]: "G:/CAD/cad_lib/hdl/Me_controller_entity.vhd", line 26: Module cad_lib.Me_controller(Behavior), Net(s) Delay: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module cad_lib.Memory_stage(Structure): Compiling...
# Info: [44508]: Module cad_lib.We_controller(Behavior): Compiling...
# Info: [44508]: Module cad_lib.Write_stage(Structure): Compiling...
# Info: [44508]: Module cad_lib.Reg_tracker(Behavior){generic map (RegSel => 5)}: Compiling...
# Warning: [45784]: "G:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 23: Module cad_lib.Reg_tracker(Behavior){generic map (RegSel => 5)}, Net(s) RegNumber[0:31]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module cad_lib.Reg_dec(Behavior): Compiling...
# Info: [44508]: Module cad_lib.Mux32(Behavior): Compiling...
# Info: [44508]: Module cad_lib.RegisterFile(Structure): Compiling...
# Info: [44523]: Root Module cad_lib.processor(Structure): Compiling...
# Info: [45252]: "G:/CAD/cad_lib/hdl/decoder_entity.vhd", line 49: Inferred rom instance 'rtlcI7' of type 'rom_21_10_1024_80'.
# Info: [45252]: "G:/CAD/cad_lib/hdl/De_Control_entity.vhd", line 30: Inferred rom instance 'rtlcI8' of type 'rom_1_6_64_81'.
# Info: [45205]: "G:/CAD/cad_lib/hdl/De_Control_entity.vhd", line 24: Module cad_lib.De_Control(Behavior), Net(s) Con_out1: Latch inferred.
# Info: [45309]: "G:/CAD/cad_lib/hdl/Alu_control_entity.vhd", line 26: Optimizing state bit(s) ctrl_v[3] to constant 0
# Info: [45205]: "G:/CAD/cad_lib/hdl/Alu_control_entity.vhd", line 26: Module cad_lib.Alu_control(behavior), Net(s) ctrl_v[2:0]: Latch inferred.
# Info: [45307]: "G:/CAD/cad_lib/hdl/Ex_controller_entity.vhd", line 109: The driving logic for the net Sel_data[1] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45205]: "G:/CAD/cad_lib/hdl/Ex_controller_entity.vhd", line 27: Module cad_lib.Execute_stage(Structure), Net(s) Sel_Jadv: Latch inferred.
# Info: [45193]: "G:/CAD/cad_lib/hdl/Mux4_entity.vhd", line 17: Net In_0[31:28] is unused after optimization
# Info: [45193]: "G:/CAD/cad_lib/hdl/Mux4_entity.vhd", line 17: Net In_0[12:0] is unused after optimization
# Info: [45193]: "G:/CAD/cad_lib/hdl/Mux4_entity.vhd", line 17: Net In_1[31:28] is unused after optimization
# Info: [45193]: "G:/CAD/cad_lib/hdl/Mux4_entity.vhd", line 17: Net In_1[12:0] is unused after optimization
# Info: [45193]: "G:/CAD/cad_lib/hdl/Mux4_entity.vhd", line 17: Net In_2[31:28] is unused after optimization
# Info: [45193]: "G:/CAD/cad_lib/hdl/Mux4_entity.vhd", line 17: Net In_2[12:0] is unused after optimization
# Info: [45193]: "G:/CAD/cad_lib/hdl/Mux4_entity.vhd", line 17: Net In_3[31:28] is unused after optimization
# Info: [45193]: "G:/CAD/cad_lib/hdl/Mux4_entity.vhd", line 17: Net In_3[12:0] is unused after optimization
# Info: [45307]: "G:/CAD/cad_lib/hdl/Mux4_entity.vhd", line 34: The driving logic for the net Q[31:28] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45307]: "G:/CAD/cad_lib/hdl/Mux4_entity.vhd", line 34: The driving logic for the net Q[12:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45307]: "G:/CAD/cad_lib/hdl/Execute_stage_entity.vhd", line 24: The driving logic for the net Func_out[5:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45307]: "G:/CAD/cad_lib/hdl/Execute_stage_entity.vhd", line 22: The driving logic for the net DATA[31:28] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45307]: "G:/CAD/cad_lib/hdl/Execute_stage_entity.vhd", line 22: The driving logic for the net DATA[12:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45252]: "G:/CAD/cad_lib/hdl/Me_controller_entity.vhd", line 69: Inferred rom instance 'rtlcI9' of type 'rom_2_6_64_87'.
# Info: [45252]: "G:/CAD/cad_lib/hdl/Ex_controller_entity.vhd", line 109: Inferred rom instance 'rtlcI10' of type 'rom_1_6_64_86'.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 2, Inferred (Modgen/Selcounter/AddSub) : 0 (0 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 2 ===
# Info: [44856]: Total lines of RTL compiled: 2426.
# Info: [44835]: Total CPU time for compilation: 4.0 secs.
# Info: [44513]: Overall running time for compilation: 6.0 secs.
# Info: [656]: Current working directory: G:/CAD/cad_lib/ps/processor_Structure/processor_Structure_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [9028]: "G:/CAD/cad_lib/hdl/Increment_entity.vhd", line 29: : Inferred selective adder Instance 'instance:Fetch.Increment.ix31' of type 'cell:seladd_32_32_32_0_0'
# Info: [659]: Finished compiling design.
# Info: [656]: Current working directory: G:/CAD/cad_lib/ps/processor_Structure/processor_Structure_impl_2.
# Info: [4556]: 5 Instances are flattened in hierarchical block .cad_lib.Fetch_new.Structure.
# Info: [4556]: 5 Instances are flattened in hierarchical block .cad_lib.Decoder_stage.STRUCTURE.
# Info: [4556]: 5 Instances are flattened in hierarchical block .cad_lib.Execute_stage.Structure_unfolded0_unfold_2690.
# Info: [4556]: 5 Instances are flattened in hierarchical block .cad_lib.Memory_stage.Structure_unfolded0_unfold_3004.
# Info: [4556]: 3 Instances are flattened in hierarchical block .cad_lib.Write_stage.Structure.
# Info: [4556]: 36 Instances are flattened in hierarchical block .cad_lib.RegisterFile.Structure.
# Info: [4556]: 1 Instances are flattened in hierarchical block .cad_lib.processor.Structure.
# Info: [20013]: Precision will use 12 processor(s).
# Info: #  [15002]: Optimizing design view:.cad_lib.Reg_tracker_5.Behavior
# Info: #  [15002]: Optimizing design view:.cad_lib.Decoder.Behavior
# Info: #  [15002]: Optimizing design view:.cad_lib.Compare.behavior
# Info: #  [15002]: Optimizing design view:.cad_lib.ALU.behavior_unfold_1800
# Info: #  [15002]: Optimizing design view:.cad_lib.Decoder_stage.STRUCTURE
# Info: #  [15002]: Optimizing design view:.cad_lib.Ex_controller.behavior_unfolded0_unfold_3064
# Info: #  [15002]: Optimizing design view:.cad_lib.Mux4_32.Behavior_unfolded0_unfold_2530
# Info: #  [15002]: Optimizing design view:.cad_lib.Alu_control.behavior_unfold_2154
# Info: #  [15002]: Optimizing design view:.cad_lib.Memory_stage.Structure_unfolded0_unfold_3004
# Info: #  [15002]: Optimizing design view:.cad_lib.Fetch_new.Structure
# Info: #  [15002]: Optimizing design view:.cad_lib.ALU.behavior_unfold_1782
# Info: #  [15002]: Optimizing design view:.cad_lib.Write_stage.Structure
# Info: #  [15002]: Optimizing design view:.cad_lib.processor.Structure
# Info: #  [15002]: Optimizing design view:.cad_lib.Execute_stage.Structure_unfolded0_unfold_2690
# Info: #  [15002]: Optimizing design view:.cad_lib.Mux32.Behavior_unfold_1694_0
# Info: #  [15002]: Optimizing design view:.cad_lib.RegisterFile.Structure
# Info: [4556]: 1 Instances are flattened in hierarchical block .cad_lib.Decoder_stage.STRUCTURE.
# Info: [4556]: 6 Instances are flattened in hierarchical block .cad_lib.Execute_stage.Structure_unfolded0_unfold_2690.
# Info: [4556]: 2 Instances are flattened in hierarchical block .cad_lib.RegisterFile.Structure.
# Info: [4556]: 7 Instances are flattened in hierarchical block .cad_lib.processor.Structure.
# Info: [15002]: Optimizing design view:.cad_lib.processor.Structure
# Info: [8048]: Added global buffer BUFGP for Port port:clock
# Info: [3027]: Writing file: G:/CAD/cad_lib/ps/processor_Structure/processor_Structure_impl_2/processor.edf.
# Info: [3027]: Writing file: G:/CAD/cad_lib/ps/processor_Structure/processor_Structure_impl_2/processor.ucf.
# Info: [659]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1 m 45.0 s secs.
# Info: [11020]: Overall running time for synthesis: 2 m 0.3 s secs.
# Info:  HDL Designer Synthesis run finished
source G:/CAD/cad_lib/ps/processor_Structure/hds/precision.tcl
# COMMAND: report_area G:/CAD/cad_lib/ps/processor_Structure/processor_Structure_impl_2/processor_area.rep -cell_usage
report_area G:/CAD/cad_lib/ps/processor_Structure/processor_Structure_impl_2/processor_area.rep -cell_usage
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation processor_Structure_impl_2.
# Info: [9530]: Closed project: G:/CAD/cad_lib/ps/processor_Structure/processor_Structure.psp.
close_project -discard
exit -force
