
IO_Tile_1_17

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0



IO_Tile_2_17

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0



IO_Tile_3_17

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0



IO_Tile_4_17

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0



IO_Tile_5_17

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0



IO_Tile_6_17

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0



IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0



LogicTile_1_13



LogicTile_2_13



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13



LogicTile_5_13



LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0



LogicTile_1_12



LogicTile_2_12



RAM_Tile_3_12



LogicTile_4_12



LogicTile_5_12



LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0



IO_Tile_0_10

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_10

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0



RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (5 2)  (12 130)  (12 130)  routing T_0_8.span4_horz_43 <X> T_0_8.lc_trk_g0_3
 (6 2)  (11 130)  (11 130)  routing T_0_8.span4_horz_43 <X> T_0_8.lc_trk_g0_3
 (7 2)  (10 130)  (10 130)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_43 lc_trk_g0_3
 (8 2)  (9 130)  (9 130)  routing T_0_8.span4_horz_43 <X> T_0_8.lc_trk_g0_3
 (8 3)  (9 131)  (9 131)  routing T_0_8.span4_horz_43 <X> T_0_8.lc_trk_g0_3
 (14 4)  (3 132)  (3 132)  routing T_0_8.lc_trk_g0_3 <X> T_0_8.wire_gbuf/in
 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


LogicTile_1_8

 (5 10)  (23 138)  (23 138)  routing T_1_8.sp4_h_r_3 <X> T_1_8.sp4_h_l_43
 (4 11)  (22 139)  (22 139)  routing T_1_8.sp4_h_r_3 <X> T_1_8.sp4_h_l_43


LogicTile_5_8

 (4 7)  (226 135)  (226 135)  routing T_5_8.sp4_v_b_10 <X> T_5_8.sp4_h_l_38


IO_Tile_13_8

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



LogicTile_6_7

 (27 0)  (303 112)  (303 112)  routing T_6_7.lc_trk_g1_0 <X> T_6_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 112)  (305 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (308 112)  (308 112)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (313 112)  (313 112)  LC_0 Logic Functioning bit
 (39 0)  (315 112)  (315 112)  LC_0 Logic Functioning bit
 (41 0)  (317 112)  (317 112)  LC_0 Logic Functioning bit
 (43 0)  (319 112)  (319 112)  LC_0 Logic Functioning bit
 (45 0)  (321 112)  (321 112)  LC_0 Logic Functioning bit
 (48 0)  (324 112)  (324 112)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (37 1)  (313 113)  (313 113)  LC_0 Logic Functioning bit
 (39 1)  (315 113)  (315 113)  LC_0 Logic Functioning bit
 (41 1)  (317 113)  (317 113)  LC_0 Logic Functioning bit
 (43 1)  (319 113)  (319 113)  LC_0 Logic Functioning bit
 (49 1)  (325 113)  (325 113)  Carry_In_Mux bit 

 (2 2)  (278 114)  (278 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (276 115)  (276 115)  routing T_6_7.glb_netwk_1 <X> T_6_7.wire_logic_cluster/lc_7/clk
 (14 4)  (290 116)  (290 116)  routing T_6_7.wire_logic_cluster/lc_0/out <X> T_6_7.lc_trk_g1_0
 (17 5)  (293 117)  (293 117)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (0 14)  (276 126)  (276 126)  routing T_6_7.glb_netwk_6 <X> T_6_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 126)  (277 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (276 127)  (276 127)  routing T_6_7.glb_netwk_6 <X> T_6_7.wire_logic_cluster/lc_7/s_r


RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0



LogicTile_5_6

 (21 0)  (243 96)  (243 96)  routing T_5_6.wire_logic_cluster/lc_3/out <X> T_5_6.lc_trk_g0_3
 (22 0)  (244 96)  (244 96)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (251 96)  (251 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 96)  (252 96)  routing T_5_6.lc_trk_g0_5 <X> T_5_6.wire_logic_cluster/lc_0/in_1
 (32 0)  (254 96)  (254 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (257 96)  (257 96)  routing T_5_6.lc_trk_g2_4 <X> T_5_6.input_2_0
 (39 0)  (261 96)  (261 96)  LC_0 Logic Functioning bit
 (40 0)  (262 96)  (262 96)  LC_0 Logic Functioning bit
 (41 0)  (263 96)  (263 96)  LC_0 Logic Functioning bit
 (26 1)  (248 97)  (248 97)  routing T_5_6.lc_trk_g3_3 <X> T_5_6.wire_logic_cluster/lc_0/in_0
 (27 1)  (249 97)  (249 97)  routing T_5_6.lc_trk_g3_3 <X> T_5_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (250 97)  (250 97)  routing T_5_6.lc_trk_g3_3 <X> T_5_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 97)  (251 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (253 97)  (253 97)  routing T_5_6.lc_trk_g0_3 <X> T_5_6.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 97)  (254 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (255 97)  (255 97)  routing T_5_6.lc_trk_g2_4 <X> T_5_6.input_2_0
 (38 1)  (260 97)  (260 97)  LC_0 Logic Functioning bit
 (41 1)  (263 97)  (263 97)  LC_0 Logic Functioning bit
 (2 2)  (224 98)  (224 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (236 98)  (236 98)  routing T_5_6.sp4_h_l_1 <X> T_5_6.lc_trk_g0_4
 (15 2)  (237 98)  (237 98)  routing T_5_6.bot_op_5 <X> T_5_6.lc_trk_g0_5
 (17 2)  (239 98)  (239 98)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (247 98)  (247 98)  routing T_5_6.bnr_op_6 <X> T_5_6.lc_trk_g0_6
 (26 2)  (248 98)  (248 98)  routing T_5_6.lc_trk_g2_5 <X> T_5_6.wire_logic_cluster/lc_1/in_0
 (28 2)  (250 98)  (250 98)  routing T_5_6.lc_trk_g2_0 <X> T_5_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 98)  (251 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 98)  (254 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (256 98)  (256 98)  routing T_5_6.lc_trk_g1_3 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (258 98)  (258 98)  LC_1 Logic Functioning bit
 (38 2)  (260 98)  (260 98)  LC_1 Logic Functioning bit
 (40 2)  (262 98)  (262 98)  LC_1 Logic Functioning bit
 (41 2)  (263 98)  (263 98)  LC_1 Logic Functioning bit
 (42 2)  (264 98)  (264 98)  LC_1 Logic Functioning bit
 (50 2)  (272 98)  (272 98)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (222 99)  (222 99)  routing T_5_6.glb_netwk_1 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (15 3)  (237 99)  (237 99)  routing T_5_6.sp4_h_l_1 <X> T_5_6.lc_trk_g0_4
 (16 3)  (238 99)  (238 99)  routing T_5_6.sp4_h_l_1 <X> T_5_6.lc_trk_g0_4
 (17 3)  (239 99)  (239 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (244 99)  (244 99)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (247 99)  (247 99)  routing T_5_6.bnr_op_6 <X> T_5_6.lc_trk_g0_6
 (28 3)  (250 99)  (250 99)  routing T_5_6.lc_trk_g2_5 <X> T_5_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 99)  (251 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (253 99)  (253 99)  routing T_5_6.lc_trk_g1_3 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (36 3)  (258 99)  (258 99)  LC_1 Logic Functioning bit
 (38 3)  (260 99)  (260 99)  LC_1 Logic Functioning bit
 (39 3)  (261 99)  (261 99)  LC_1 Logic Functioning bit
 (40 3)  (262 99)  (262 99)  LC_1 Logic Functioning bit
 (42 3)  (264 99)  (264 99)  LC_1 Logic Functioning bit
 (51 3)  (273 99)  (273 99)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (239 100)  (239 100)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (240 100)  (240 100)  routing T_5_6.bnr_op_1 <X> T_5_6.lc_trk_g1_1
 (22 4)  (244 100)  (244 100)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (246 100)  (246 100)  routing T_5_6.bot_op_3 <X> T_5_6.lc_trk_g1_3
 (25 4)  (247 100)  (247 100)  routing T_5_6.bnr_op_2 <X> T_5_6.lc_trk_g1_2
 (26 4)  (248 100)  (248 100)  routing T_5_6.lc_trk_g0_4 <X> T_5_6.wire_logic_cluster/lc_2/in_0
 (28 4)  (250 100)  (250 100)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 100)  (251 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 100)  (252 100)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (32 4)  (254 100)  (254 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (256 100)  (256 100)  routing T_5_6.lc_trk_g1_2 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 100)  (258 100)  LC_2 Logic Functioning bit
 (15 5)  (237 101)  (237 101)  routing T_5_6.bot_op_0 <X> T_5_6.lc_trk_g1_0
 (17 5)  (239 101)  (239 101)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (240 101)  (240 101)  routing T_5_6.bnr_op_1 <X> T_5_6.lc_trk_g1_1
 (22 5)  (244 101)  (244 101)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (247 101)  (247 101)  routing T_5_6.bnr_op_2 <X> T_5_6.lc_trk_g1_2
 (29 5)  (251 101)  (251 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 101)  (252 101)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (31 5)  (253 101)  (253 101)  routing T_5_6.lc_trk_g1_2 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (32 5)  (254 101)  (254 101)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (256 101)  (256 101)  routing T_5_6.lc_trk_g1_1 <X> T_5_6.input_2_2
 (17 6)  (239 102)  (239 102)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (240 102)  (240 102)  routing T_5_6.bnr_op_5 <X> T_5_6.lc_trk_g1_5
 (29 6)  (251 102)  (251 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 102)  (252 102)  routing T_5_6.lc_trk_g0_6 <X> T_5_6.wire_logic_cluster/lc_3/in_1
 (31 6)  (253 102)  (253 102)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 102)  (254 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (256 102)  (256 102)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 102)  (258 102)  LC_3 Logic Functioning bit
 (38 6)  (260 102)  (260 102)  LC_3 Logic Functioning bit
 (43 6)  (265 102)  (265 102)  LC_3 Logic Functioning bit
 (50 6)  (272 102)  (272 102)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (240 103)  (240 103)  routing T_5_6.bnr_op_5 <X> T_5_6.lc_trk_g1_5
 (22 7)  (244 103)  (244 103)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (247 103)  (247 103)  routing T_5_6.sp4_r_v_b_30 <X> T_5_6.lc_trk_g1_6
 (27 7)  (249 103)  (249 103)  routing T_5_6.lc_trk_g1_0 <X> T_5_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 103)  (251 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 103)  (252 103)  routing T_5_6.lc_trk_g0_6 <X> T_5_6.wire_logic_cluster/lc_3/in_1
 (36 7)  (258 103)  (258 103)  LC_3 Logic Functioning bit
 (38 7)  (260 103)  (260 103)  LC_3 Logic Functioning bit
 (41 7)  (263 103)  (263 103)  LC_3 Logic Functioning bit
 (43 7)  (265 103)  (265 103)  LC_3 Logic Functioning bit
 (14 8)  (236 104)  (236 104)  routing T_5_6.sp4_v_b_24 <X> T_5_6.lc_trk_g2_0
 (16 9)  (238 105)  (238 105)  routing T_5_6.sp4_v_b_24 <X> T_5_6.lc_trk_g2_0
 (17 9)  (239 105)  (239 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (14 10)  (236 106)  (236 106)  routing T_5_6.rgt_op_4 <X> T_5_6.lc_trk_g2_4
 (17 10)  (239 106)  (239 106)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (240 106)  (240 106)  routing T_5_6.wire_logic_cluster/lc_5/out <X> T_5_6.lc_trk_g2_5
 (21 10)  (243 106)  (243 106)  routing T_5_6.wire_logic_cluster/lc_7/out <X> T_5_6.lc_trk_g2_7
 (22 10)  (244 106)  (244 106)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (247 106)  (247 106)  routing T_5_6.rgt_op_6 <X> T_5_6.lc_trk_g2_6
 (26 10)  (248 106)  (248 106)  routing T_5_6.lc_trk_g1_6 <X> T_5_6.wire_logic_cluster/lc_5/in_0
 (28 10)  (250 106)  (250 106)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 106)  (251 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 106)  (252 106)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_5/in_1
 (31 10)  (253 106)  (253 106)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 106)  (254 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 106)  (255 106)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (34 10)  (256 106)  (256 106)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (258 106)  (258 106)  LC_5 Logic Functioning bit
 (15 11)  (237 107)  (237 107)  routing T_5_6.rgt_op_4 <X> T_5_6.lc_trk_g2_4
 (17 11)  (239 107)  (239 107)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (244 107)  (244 107)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (246 107)  (246 107)  routing T_5_6.rgt_op_6 <X> T_5_6.lc_trk_g2_6
 (26 11)  (248 107)  (248 107)  routing T_5_6.lc_trk_g1_6 <X> T_5_6.wire_logic_cluster/lc_5/in_0
 (27 11)  (249 107)  (249 107)  routing T_5_6.lc_trk_g1_6 <X> T_5_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 107)  (251 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (252 107)  (252 107)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_5/in_1
 (32 11)  (254 107)  (254 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (255 107)  (255 107)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.input_2_5
 (34 11)  (256 107)  (256 107)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.input_2_5
 (21 12)  (243 108)  (243 108)  routing T_5_6.rgt_op_3 <X> T_5_6.lc_trk_g3_3
 (22 12)  (244 108)  (244 108)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (246 108)  (246 108)  routing T_5_6.rgt_op_3 <X> T_5_6.lc_trk_g3_3
 (26 12)  (248 108)  (248 108)  routing T_5_6.lc_trk_g0_4 <X> T_5_6.wire_logic_cluster/lc_6/in_0
 (31 12)  (253 108)  (253 108)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 108)  (254 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 108)  (255 108)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (258 108)  (258 108)  LC_6 Logic Functioning bit
 (39 12)  (261 108)  (261 108)  LC_6 Logic Functioning bit
 (41 12)  (263 108)  (263 108)  LC_6 Logic Functioning bit
 (42 12)  (264 108)  (264 108)  LC_6 Logic Functioning bit
 (45 12)  (267 108)  (267 108)  LC_6 Logic Functioning bit
 (15 13)  (237 109)  (237 109)  routing T_5_6.tnr_op_0 <X> T_5_6.lc_trk_g3_0
 (17 13)  (239 109)  (239 109)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (29 13)  (251 109)  (251 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (253 109)  (253 109)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (37 13)  (259 109)  (259 109)  LC_6 Logic Functioning bit
 (38 13)  (260 109)  (260 109)  LC_6 Logic Functioning bit
 (40 13)  (262 109)  (262 109)  LC_6 Logic Functioning bit
 (43 13)  (265 109)  (265 109)  LC_6 Logic Functioning bit
 (46 13)  (268 109)  (268 109)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (222 110)  (222 110)  routing T_5_6.glb_netwk_6 <X> T_5_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 110)  (223 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (237 110)  (237 110)  routing T_5_6.rgt_op_5 <X> T_5_6.lc_trk_g3_5
 (17 14)  (239 110)  (239 110)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (240 110)  (240 110)  routing T_5_6.rgt_op_5 <X> T_5_6.lc_trk_g3_5
 (26 14)  (248 110)  (248 110)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_7/in_0
 (37 14)  (259 110)  (259 110)  LC_7 Logic Functioning bit
 (39 14)  (261 110)  (261 110)  LC_7 Logic Functioning bit
 (40 14)  (262 110)  (262 110)  LC_7 Logic Functioning bit
 (42 14)  (264 110)  (264 110)  LC_7 Logic Functioning bit
 (45 14)  (267 110)  (267 110)  LC_7 Logic Functioning bit
 (0 15)  (222 111)  (222 111)  routing T_5_6.glb_netwk_6 <X> T_5_6.wire_logic_cluster/lc_7/s_r
 (26 15)  (248 111)  (248 111)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 111)  (250 111)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 111)  (251 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (258 111)  (258 111)  LC_7 Logic Functioning bit
 (38 15)  (260 111)  (260 111)  LC_7 Logic Functioning bit
 (41 15)  (263 111)  (263 111)  LC_7 Logic Functioning bit
 (43 15)  (265 111)  (265 111)  LC_7 Logic Functioning bit


LogicTile_6_6

 (27 0)  (303 96)  (303 96)  routing T_6_6.lc_trk_g3_0 <X> T_6_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 96)  (304 96)  routing T_6_6.lc_trk_g3_0 <X> T_6_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 96)  (305 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (308 96)  (308 96)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (312 96)  (312 96)  LC_0 Logic Functioning bit
 (37 0)  (313 96)  (313 96)  LC_0 Logic Functioning bit
 (38 0)  (314 96)  (314 96)  LC_0 Logic Functioning bit
 (39 0)  (315 96)  (315 96)  LC_0 Logic Functioning bit
 (44 0)  (320 96)  (320 96)  LC_0 Logic Functioning bit
 (45 0)  (321 96)  (321 96)  LC_0 Logic Functioning bit
 (40 1)  (316 97)  (316 97)  LC_0 Logic Functioning bit
 (41 1)  (317 97)  (317 97)  LC_0 Logic Functioning bit
 (42 1)  (318 97)  (318 97)  LC_0 Logic Functioning bit
 (43 1)  (319 97)  (319 97)  LC_0 Logic Functioning bit
 (49 1)  (325 97)  (325 97)  Carry_In_Mux bit 

 (2 2)  (278 98)  (278 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (303 98)  (303 98)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (304 98)  (304 98)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 98)  (305 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (308 98)  (308 98)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (312 98)  (312 98)  LC_1 Logic Functioning bit
 (37 2)  (313 98)  (313 98)  LC_1 Logic Functioning bit
 (38 2)  (314 98)  (314 98)  LC_1 Logic Functioning bit
 (39 2)  (315 98)  (315 98)  LC_1 Logic Functioning bit
 (44 2)  (320 98)  (320 98)  LC_1 Logic Functioning bit
 (45 2)  (321 98)  (321 98)  LC_1 Logic Functioning bit
 (0 3)  (276 99)  (276 99)  routing T_6_6.glb_netwk_1 <X> T_6_6.wire_logic_cluster/lc_7/clk
 (40 3)  (316 99)  (316 99)  LC_1 Logic Functioning bit
 (41 3)  (317 99)  (317 99)  LC_1 Logic Functioning bit
 (42 3)  (318 99)  (318 99)  LC_1 Logic Functioning bit
 (43 3)  (319 99)  (319 99)  LC_1 Logic Functioning bit
 (21 4)  (297 100)  (297 100)  routing T_6_6.wire_logic_cluster/lc_3/out <X> T_6_6.lc_trk_g1_3
 (22 4)  (298 100)  (298 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (301 100)  (301 100)  routing T_6_6.wire_logic_cluster/lc_2/out <X> T_6_6.lc_trk_g1_2
 (27 4)  (303 100)  (303 100)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 100)  (305 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (308 100)  (308 100)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (312 100)  (312 100)  LC_2 Logic Functioning bit
 (37 4)  (313 100)  (313 100)  LC_2 Logic Functioning bit
 (38 4)  (314 100)  (314 100)  LC_2 Logic Functioning bit
 (39 4)  (315 100)  (315 100)  LC_2 Logic Functioning bit
 (44 4)  (320 100)  (320 100)  LC_2 Logic Functioning bit
 (45 4)  (321 100)  (321 100)  LC_2 Logic Functioning bit
 (22 5)  (298 101)  (298 101)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (306 101)  (306 101)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_2/in_1
 (40 5)  (316 101)  (316 101)  LC_2 Logic Functioning bit
 (41 5)  (317 101)  (317 101)  LC_2 Logic Functioning bit
 (42 5)  (318 101)  (318 101)  LC_2 Logic Functioning bit
 (43 5)  (319 101)  (319 101)  LC_2 Logic Functioning bit
 (17 6)  (293 102)  (293 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (294 102)  (294 102)  routing T_6_6.wire_logic_cluster/lc_5/out <X> T_6_6.lc_trk_g1_5
 (25 6)  (301 102)  (301 102)  routing T_6_6.wire_logic_cluster/lc_6/out <X> T_6_6.lc_trk_g1_6
 (27 6)  (303 102)  (303 102)  routing T_6_6.lc_trk_g1_3 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 102)  (305 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (308 102)  (308 102)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (312 102)  (312 102)  LC_3 Logic Functioning bit
 (37 6)  (313 102)  (313 102)  LC_3 Logic Functioning bit
 (38 6)  (314 102)  (314 102)  LC_3 Logic Functioning bit
 (39 6)  (315 102)  (315 102)  LC_3 Logic Functioning bit
 (44 6)  (320 102)  (320 102)  LC_3 Logic Functioning bit
 (45 6)  (321 102)  (321 102)  LC_3 Logic Functioning bit
 (22 7)  (298 103)  (298 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (306 103)  (306 103)  routing T_6_6.lc_trk_g1_3 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (40 7)  (316 103)  (316 103)  LC_3 Logic Functioning bit
 (41 7)  (317 103)  (317 103)  LC_3 Logic Functioning bit
 (42 7)  (318 103)  (318 103)  LC_3 Logic Functioning bit
 (43 7)  (319 103)  (319 103)  LC_3 Logic Functioning bit
 (27 8)  (303 104)  (303 104)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (304 104)  (304 104)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 104)  (305 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 104)  (306 104)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (308 104)  (308 104)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (312 104)  (312 104)  LC_4 Logic Functioning bit
 (37 8)  (313 104)  (313 104)  LC_4 Logic Functioning bit
 (38 8)  (314 104)  (314 104)  LC_4 Logic Functioning bit
 (39 8)  (315 104)  (315 104)  LC_4 Logic Functioning bit
 (44 8)  (320 104)  (320 104)  LC_4 Logic Functioning bit
 (45 8)  (321 104)  (321 104)  LC_4 Logic Functioning bit
 (40 9)  (316 105)  (316 105)  LC_4 Logic Functioning bit
 (41 9)  (317 105)  (317 105)  LC_4 Logic Functioning bit
 (42 9)  (318 105)  (318 105)  LC_4 Logic Functioning bit
 (43 9)  (319 105)  (319 105)  LC_4 Logic Functioning bit
 (27 10)  (303 106)  (303 106)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 106)  (305 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (306 106)  (306 106)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (308 106)  (308 106)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (312 106)  (312 106)  LC_5 Logic Functioning bit
 (37 10)  (313 106)  (313 106)  LC_5 Logic Functioning bit
 (38 10)  (314 106)  (314 106)  LC_5 Logic Functioning bit
 (39 10)  (315 106)  (315 106)  LC_5 Logic Functioning bit
 (44 10)  (320 106)  (320 106)  LC_5 Logic Functioning bit
 (45 10)  (321 106)  (321 106)  LC_5 Logic Functioning bit
 (40 11)  (316 107)  (316 107)  LC_5 Logic Functioning bit
 (41 11)  (317 107)  (317 107)  LC_5 Logic Functioning bit
 (42 11)  (318 107)  (318 107)  LC_5 Logic Functioning bit
 (43 11)  (319 107)  (319 107)  LC_5 Logic Functioning bit
 (14 12)  (290 108)  (290 108)  routing T_6_6.wire_logic_cluster/lc_0/out <X> T_6_6.lc_trk_g3_0
 (17 12)  (293 108)  (293 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (294 108)  (294 108)  routing T_6_6.wire_logic_cluster/lc_1/out <X> T_6_6.lc_trk_g3_1
 (27 12)  (303 108)  (303 108)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 108)  (305 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (306 108)  (306 108)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (308 108)  (308 108)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (312 108)  (312 108)  LC_6 Logic Functioning bit
 (37 12)  (313 108)  (313 108)  LC_6 Logic Functioning bit
 (38 12)  (314 108)  (314 108)  LC_6 Logic Functioning bit
 (39 12)  (315 108)  (315 108)  LC_6 Logic Functioning bit
 (44 12)  (320 108)  (320 108)  LC_6 Logic Functioning bit
 (45 12)  (321 108)  (321 108)  LC_6 Logic Functioning bit
 (17 13)  (293 109)  (293 109)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (306 109)  (306 109)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (40 13)  (316 109)  (316 109)  LC_6 Logic Functioning bit
 (41 13)  (317 109)  (317 109)  LC_6 Logic Functioning bit
 (42 13)  (318 109)  (318 109)  LC_6 Logic Functioning bit
 (43 13)  (319 109)  (319 109)  LC_6 Logic Functioning bit
 (48 13)  (324 109)  (324 109)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (276 110)  (276 110)  routing T_6_6.glb_netwk_6 <X> T_6_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 110)  (277 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (290 110)  (290 110)  routing T_6_6.wire_logic_cluster/lc_4/out <X> T_6_6.lc_trk_g3_4
 (21 14)  (297 110)  (297 110)  routing T_6_6.wire_logic_cluster/lc_7/out <X> T_6_6.lc_trk_g3_7
 (22 14)  (298 110)  (298 110)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (303 110)  (303 110)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 110)  (304 110)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 110)  (305 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 110)  (306 110)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (308 110)  (308 110)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (312 110)  (312 110)  LC_7 Logic Functioning bit
 (37 14)  (313 110)  (313 110)  LC_7 Logic Functioning bit
 (38 14)  (314 110)  (314 110)  LC_7 Logic Functioning bit
 (39 14)  (315 110)  (315 110)  LC_7 Logic Functioning bit
 (44 14)  (320 110)  (320 110)  LC_7 Logic Functioning bit
 (45 14)  (321 110)  (321 110)  LC_7 Logic Functioning bit
 (0 15)  (276 111)  (276 111)  routing T_6_6.glb_netwk_6 <X> T_6_6.wire_logic_cluster/lc_7/s_r
 (17 15)  (293 111)  (293 111)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (306 111)  (306 111)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (40 15)  (316 111)  (316 111)  LC_7 Logic Functioning bit
 (41 15)  (317 111)  (317 111)  LC_7 Logic Functioning bit
 (42 15)  (318 111)  (318 111)  LC_7 Logic Functioning bit
 (43 15)  (319 111)  (319 111)  LC_7 Logic Functioning bit
 (51 15)  (327 111)  (327 111)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


IO_Tile_13_6

 (3 1)  (649 97)  (649 97)  IO control bit: IORIGHT_REN_1

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (5 6)  (651 102)  (651 102)  routing T_13_6.span4_vert_b_15 <X> T_13_6.lc_trk_g0_7
 (7 6)  (653 102)  (653 102)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (654 102)  (654 102)  routing T_13_6.span4_vert_b_15 <X> T_13_6.lc_trk_g0_7
 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0

 (13 10)  (659 106)  (659 106)  routing T_13_6.lc_trk_g0_7 <X> T_13_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (662 106)  (662 106)  IOB_1 IO Functioning bit
 (12 11)  (658 107)  (658 107)  routing T_13_6.lc_trk_g0_7 <X> T_13_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (659 107)  (659 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (663 109)  (663 109)  IOB_1 IO Functioning bit
 (16 14)  (662 110)  (662 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5



LogicTile_2_5



RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5



LogicTile_5_5

 (17 0)  (239 80)  (239 80)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (28 0)  (250 80)  (250 80)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 80)  (251 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (253 80)  (253 80)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 80)  (254 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 80)  (255 80)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (256 80)  (256 80)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (40 0)  (262 80)  (262 80)  LC_0 Logic Functioning bit
 (42 0)  (264 80)  (264 80)  LC_0 Logic Functioning bit
 (2 1)  (224 81)  (224 81)  Column buffer control bit: LH_colbuf_cntl_1

 (17 1)  (239 81)  (239 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (244 81)  (244 81)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (246 81)  (246 81)  routing T_5_5.top_op_2 <X> T_5_5.lc_trk_g0_2
 (25 1)  (247 81)  (247 81)  routing T_5_5.top_op_2 <X> T_5_5.lc_trk_g0_2
 (30 1)  (252 81)  (252 81)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (40 1)  (262 81)  (262 81)  LC_0 Logic Functioning bit
 (42 1)  (264 81)  (264 81)  LC_0 Logic Functioning bit
 (2 2)  (224 82)  (224 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (25 2)  (247 82)  (247 82)  routing T_5_5.sp4_h_l_11 <X> T_5_5.lc_trk_g0_6
 (29 2)  (251 82)  (251 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (253 82)  (253 82)  routing T_5_5.lc_trk_g2_4 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 82)  (254 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 82)  (255 82)  routing T_5_5.lc_trk_g2_4 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (35 2)  (257 82)  (257 82)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.input_2_1
 (0 3)  (222 83)  (222 83)  routing T_5_5.glb_netwk_1 <X> T_5_5.wire_logic_cluster/lc_7/clk
 (22 3)  (244 83)  (244 83)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (245 83)  (245 83)  routing T_5_5.sp4_h_l_11 <X> T_5_5.lc_trk_g0_6
 (24 3)  (246 83)  (246 83)  routing T_5_5.sp4_h_l_11 <X> T_5_5.lc_trk_g0_6
 (25 3)  (247 83)  (247 83)  routing T_5_5.sp4_h_l_11 <X> T_5_5.lc_trk_g0_6
 (26 3)  (248 83)  (248 83)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (27 3)  (249 83)  (249 83)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 83)  (250 83)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 83)  (251 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (254 83)  (254 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (255 83)  (255 83)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.input_2_1
 (35 3)  (257 83)  (257 83)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.input_2_1
 (43 3)  (265 83)  (265 83)  LC_1 Logic Functioning bit
 (14 4)  (236 84)  (236 84)  routing T_5_5.wire_logic_cluster/lc_0/out <X> T_5_5.lc_trk_g1_0
 (26 4)  (248 84)  (248 84)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (28 4)  (250 84)  (250 84)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 84)  (251 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 84)  (252 84)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (32 4)  (254 84)  (254 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (256 84)  (256 84)  routing T_5_5.lc_trk_g1_0 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (37 4)  (259 84)  (259 84)  LC_2 Logic Functioning bit
 (50 4)  (272 84)  (272 84)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (239 85)  (239 85)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (248 85)  (248 85)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (249 85)  (249 85)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 85)  (250 85)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 85)  (251 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (21 6)  (243 86)  (243 86)  routing T_5_5.wire_logic_cluster/lc_7/out <X> T_5_5.lc_trk_g1_7
 (22 6)  (244 86)  (244 86)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (251 86)  (251 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 86)  (252 86)  routing T_5_5.lc_trk_g0_6 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (31 6)  (253 86)  (253 86)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 86)  (254 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (256 86)  (256 86)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 86)  (258 86)  LC_3 Logic Functioning bit
 (38 6)  (260 86)  (260 86)  LC_3 Logic Functioning bit
 (41 6)  (263 86)  (263 86)  LC_3 Logic Functioning bit
 (43 6)  (265 86)  (265 86)  LC_3 Logic Functioning bit
 (45 6)  (267 86)  (267 86)  LC_3 Logic Functioning bit
 (46 6)  (268 86)  (268 86)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (272 86)  (272 86)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (249 87)  (249 87)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 87)  (250 87)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 87)  (251 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 87)  (252 87)  routing T_5_5.lc_trk_g0_6 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (31 7)  (253 87)  (253 87)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (37 7)  (259 87)  (259 87)  LC_3 Logic Functioning bit
 (38 7)  (260 87)  (260 87)  LC_3 Logic Functioning bit
 (41 7)  (263 87)  (263 87)  LC_3 Logic Functioning bit
 (43 7)  (265 87)  (265 87)  LC_3 Logic Functioning bit
 (15 8)  (237 88)  (237 88)  routing T_5_5.tnr_op_1 <X> T_5_5.lc_trk_g2_1
 (17 8)  (239 88)  (239 88)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (243 88)  (243 88)  routing T_5_5.rgt_op_3 <X> T_5_5.lc_trk_g2_3
 (22 8)  (244 88)  (244 88)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (246 88)  (246 88)  routing T_5_5.rgt_op_3 <X> T_5_5.lc_trk_g2_3
 (15 9)  (237 89)  (237 89)  routing T_5_5.tnr_op_0 <X> T_5_5.lc_trk_g2_0
 (17 9)  (239 89)  (239 89)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (15 10)  (237 90)  (237 90)  routing T_5_5.rgt_op_5 <X> T_5_5.lc_trk_g2_5
 (17 10)  (239 90)  (239 90)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (240 90)  (240 90)  routing T_5_5.rgt_op_5 <X> T_5_5.lc_trk_g2_5
 (22 10)  (244 90)  (244 90)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (246 90)  (246 90)  routing T_5_5.tnr_op_7 <X> T_5_5.lc_trk_g2_7
 (28 10)  (250 90)  (250 90)  routing T_5_5.lc_trk_g2_0 <X> T_5_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 90)  (251 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (253 90)  (253 90)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 90)  (254 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 90)  (255 90)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (34 10)  (256 90)  (256 90)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (40 10)  (262 90)  (262 90)  LC_5 Logic Functioning bit
 (15 11)  (237 91)  (237 91)  routing T_5_5.tnr_op_4 <X> T_5_5.lc_trk_g2_4
 (17 11)  (239 91)  (239 91)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (28 11)  (250 91)  (250 91)  routing T_5_5.lc_trk_g2_1 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 91)  (251 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (253 91)  (253 91)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (32 11)  (254 91)  (254 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (255 91)  (255 91)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.input_2_5
 (34 11)  (256 91)  (256 91)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.input_2_5
 (35 11)  (257 91)  (257 91)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.input_2_5
 (22 12)  (244 92)  (244 92)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (246 92)  (246 92)  routing T_5_5.tnr_op_3 <X> T_5_5.lc_trk_g3_3
 (26 12)  (248 92)  (248 92)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (29 12)  (251 92)  (251 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (253 92)  (253 92)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 92)  (254 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 92)  (255 92)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (256 92)  (256 92)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (258 92)  (258 92)  LC_6 Logic Functioning bit
 (2 13)  (224 93)  (224 93)  Column buffer control bit: LH_colbuf_cntl_6

 (15 13)  (237 93)  (237 93)  routing T_5_5.sp4_v_t_29 <X> T_5_5.lc_trk_g3_0
 (16 13)  (238 93)  (238 93)  routing T_5_5.sp4_v_t_29 <X> T_5_5.lc_trk_g3_0
 (17 13)  (239 93)  (239 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (244 93)  (244 93)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (246 93)  (246 93)  routing T_5_5.tnr_op_2 <X> T_5_5.lc_trk_g3_2
 (27 13)  (249 93)  (249 93)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (250 93)  (250 93)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 93)  (251 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (253 93)  (253 93)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (32 13)  (254 93)  (254 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (255 93)  (255 93)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.input_2_6
 (34 13)  (256 93)  (256 93)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.input_2_6
 (35 13)  (257 93)  (257 93)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.input_2_6
 (14 14)  (236 94)  (236 94)  routing T_5_5.rgt_op_4 <X> T_5_5.lc_trk_g3_4
 (15 14)  (237 94)  (237 94)  routing T_5_5.tnr_op_5 <X> T_5_5.lc_trk_g3_5
 (17 14)  (239 94)  (239 94)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (243 94)  (243 94)  routing T_5_5.rgt_op_7 <X> T_5_5.lc_trk_g3_7
 (22 14)  (244 94)  (244 94)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (246 94)  (246 94)  routing T_5_5.rgt_op_7 <X> T_5_5.lc_trk_g3_7
 (25 14)  (247 94)  (247 94)  routing T_5_5.rgt_op_6 <X> T_5_5.lc_trk_g3_6
 (29 14)  (251 94)  (251 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (254 94)  (254 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 94)  (255 94)  routing T_5_5.lc_trk_g2_0 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (50 14)  (272 94)  (272 94)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (237 95)  (237 95)  routing T_5_5.rgt_op_4 <X> T_5_5.lc_trk_g3_4
 (17 15)  (239 95)  (239 95)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (244 95)  (244 95)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (246 95)  (246 95)  routing T_5_5.rgt_op_6 <X> T_5_5.lc_trk_g3_6
 (28 15)  (250 95)  (250 95)  routing T_5_5.lc_trk_g2_1 <X> T_5_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 95)  (251 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (252 95)  (252 95)  routing T_5_5.lc_trk_g0_2 <X> T_5_5.wire_logic_cluster/lc_7/in_1
 (43 15)  (265 95)  (265 95)  LC_7 Logic Functioning bit


LogicTile_6_5

 (28 0)  (304 80)  (304 80)  routing T_6_5.lc_trk_g2_7 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 80)  (305 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 80)  (306 80)  routing T_6_5.lc_trk_g2_7 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (35 0)  (311 80)  (311 80)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.input_2_0
 (44 0)  (320 80)  (320 80)  LC_0 Logic Functioning bit
 (2 1)  (278 81)  (278 81)  Column buffer control bit: LH_colbuf_cntl_1

 (30 1)  (306 81)  (306 81)  routing T_6_5.lc_trk_g2_7 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (32 1)  (308 81)  (308 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (309 81)  (309 81)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.input_2_0
 (35 1)  (311 81)  (311 81)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.input_2_0
 (2 2)  (278 82)  (278 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (303 82)  (303 82)  routing T_6_5.lc_trk_g3_1 <X> T_6_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (304 82)  (304 82)  routing T_6_5.lc_trk_g3_1 <X> T_6_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 82)  (305 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (308 82)  (308 82)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (312 82)  (312 82)  LC_1 Logic Functioning bit
 (37 2)  (313 82)  (313 82)  LC_1 Logic Functioning bit
 (38 2)  (314 82)  (314 82)  LC_1 Logic Functioning bit
 (39 2)  (315 82)  (315 82)  LC_1 Logic Functioning bit
 (44 2)  (320 82)  (320 82)  LC_1 Logic Functioning bit
 (45 2)  (321 82)  (321 82)  LC_1 Logic Functioning bit
 (0 3)  (276 83)  (276 83)  routing T_6_5.glb_netwk_1 <X> T_6_5.wire_logic_cluster/lc_7/clk
 (40 3)  (316 83)  (316 83)  LC_1 Logic Functioning bit
 (41 3)  (317 83)  (317 83)  LC_1 Logic Functioning bit
 (42 3)  (318 83)  (318 83)  LC_1 Logic Functioning bit
 (43 3)  (319 83)  (319 83)  LC_1 Logic Functioning bit
 (21 4)  (297 84)  (297 84)  routing T_6_5.wire_logic_cluster/lc_3/out <X> T_6_5.lc_trk_g1_3
 (22 4)  (298 84)  (298 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (301 84)  (301 84)  routing T_6_5.wire_logic_cluster/lc_2/out <X> T_6_5.lc_trk_g1_2
 (27 4)  (303 84)  (303 84)  routing T_6_5.lc_trk_g1_2 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 84)  (305 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (308 84)  (308 84)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (312 84)  (312 84)  LC_2 Logic Functioning bit
 (37 4)  (313 84)  (313 84)  LC_2 Logic Functioning bit
 (38 4)  (314 84)  (314 84)  LC_2 Logic Functioning bit
 (39 4)  (315 84)  (315 84)  LC_2 Logic Functioning bit
 (44 4)  (320 84)  (320 84)  LC_2 Logic Functioning bit
 (45 4)  (321 84)  (321 84)  LC_2 Logic Functioning bit
 (22 5)  (298 85)  (298 85)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (306 85)  (306 85)  routing T_6_5.lc_trk_g1_2 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (40 5)  (316 85)  (316 85)  LC_2 Logic Functioning bit
 (41 5)  (317 85)  (317 85)  LC_2 Logic Functioning bit
 (42 5)  (318 85)  (318 85)  LC_2 Logic Functioning bit
 (43 5)  (319 85)  (319 85)  LC_2 Logic Functioning bit
 (17 6)  (293 86)  (293 86)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (294 86)  (294 86)  routing T_6_5.wire_logic_cluster/lc_5/out <X> T_6_5.lc_trk_g1_5
 (25 6)  (301 86)  (301 86)  routing T_6_5.wire_logic_cluster/lc_6/out <X> T_6_5.lc_trk_g1_6
 (27 6)  (303 86)  (303 86)  routing T_6_5.lc_trk_g1_3 <X> T_6_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 86)  (305 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (308 86)  (308 86)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (312 86)  (312 86)  LC_3 Logic Functioning bit
 (37 6)  (313 86)  (313 86)  LC_3 Logic Functioning bit
 (38 6)  (314 86)  (314 86)  LC_3 Logic Functioning bit
 (39 6)  (315 86)  (315 86)  LC_3 Logic Functioning bit
 (44 6)  (320 86)  (320 86)  LC_3 Logic Functioning bit
 (45 6)  (321 86)  (321 86)  LC_3 Logic Functioning bit
 (22 7)  (298 87)  (298 87)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (306 87)  (306 87)  routing T_6_5.lc_trk_g1_3 <X> T_6_5.wire_logic_cluster/lc_3/in_1
 (40 7)  (316 87)  (316 87)  LC_3 Logic Functioning bit
 (41 7)  (317 87)  (317 87)  LC_3 Logic Functioning bit
 (42 7)  (318 87)  (318 87)  LC_3 Logic Functioning bit
 (43 7)  (319 87)  (319 87)  LC_3 Logic Functioning bit
 (27 8)  (303 88)  (303 88)  routing T_6_5.lc_trk_g3_4 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (304 88)  (304 88)  routing T_6_5.lc_trk_g3_4 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 88)  (305 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 88)  (306 88)  routing T_6_5.lc_trk_g3_4 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (308 88)  (308 88)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (312 88)  (312 88)  LC_4 Logic Functioning bit
 (37 8)  (313 88)  (313 88)  LC_4 Logic Functioning bit
 (38 8)  (314 88)  (314 88)  LC_4 Logic Functioning bit
 (39 8)  (315 88)  (315 88)  LC_4 Logic Functioning bit
 (44 8)  (320 88)  (320 88)  LC_4 Logic Functioning bit
 (45 8)  (321 88)  (321 88)  LC_4 Logic Functioning bit
 (40 9)  (316 89)  (316 89)  LC_4 Logic Functioning bit
 (41 9)  (317 89)  (317 89)  LC_4 Logic Functioning bit
 (42 9)  (318 89)  (318 89)  LC_4 Logic Functioning bit
 (43 9)  (319 89)  (319 89)  LC_4 Logic Functioning bit
 (22 10)  (298 90)  (298 90)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (300 90)  (300 90)  routing T_6_5.tnl_op_7 <X> T_6_5.lc_trk_g2_7
 (27 10)  (303 90)  (303 90)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 90)  (305 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (306 90)  (306 90)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (308 90)  (308 90)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (312 90)  (312 90)  LC_5 Logic Functioning bit
 (37 10)  (313 90)  (313 90)  LC_5 Logic Functioning bit
 (38 10)  (314 90)  (314 90)  LC_5 Logic Functioning bit
 (39 10)  (315 90)  (315 90)  LC_5 Logic Functioning bit
 (44 10)  (320 90)  (320 90)  LC_5 Logic Functioning bit
 (45 10)  (321 90)  (321 90)  LC_5 Logic Functioning bit
 (21 11)  (297 91)  (297 91)  routing T_6_5.tnl_op_7 <X> T_6_5.lc_trk_g2_7
 (22 11)  (298 91)  (298 91)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (300 91)  (300 91)  routing T_6_5.tnl_op_6 <X> T_6_5.lc_trk_g2_6
 (25 11)  (301 91)  (301 91)  routing T_6_5.tnl_op_6 <X> T_6_5.lc_trk_g2_6
 (40 11)  (316 91)  (316 91)  LC_5 Logic Functioning bit
 (41 11)  (317 91)  (317 91)  LC_5 Logic Functioning bit
 (42 11)  (318 91)  (318 91)  LC_5 Logic Functioning bit
 (43 11)  (319 91)  (319 91)  LC_5 Logic Functioning bit
 (17 12)  (293 92)  (293 92)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (294 92)  (294 92)  routing T_6_5.wire_logic_cluster/lc_1/out <X> T_6_5.lc_trk_g3_1
 (27 12)  (303 92)  (303 92)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 92)  (305 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (306 92)  (306 92)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_6/in_1
 (32 12)  (308 92)  (308 92)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (312 92)  (312 92)  LC_6 Logic Functioning bit
 (37 12)  (313 92)  (313 92)  LC_6 Logic Functioning bit
 (38 12)  (314 92)  (314 92)  LC_6 Logic Functioning bit
 (39 12)  (315 92)  (315 92)  LC_6 Logic Functioning bit
 (44 12)  (320 92)  (320 92)  LC_6 Logic Functioning bit
 (45 12)  (321 92)  (321 92)  LC_6 Logic Functioning bit
 (2 13)  (278 93)  (278 93)  Column buffer control bit: LH_colbuf_cntl_6

 (30 13)  (306 93)  (306 93)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_6/in_1
 (40 13)  (316 93)  (316 93)  LC_6 Logic Functioning bit
 (41 13)  (317 93)  (317 93)  LC_6 Logic Functioning bit
 (42 13)  (318 93)  (318 93)  LC_6 Logic Functioning bit
 (43 13)  (319 93)  (319 93)  LC_6 Logic Functioning bit
 (0 14)  (276 94)  (276 94)  routing T_6_5.glb_netwk_6 <X> T_6_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 94)  (277 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (290 94)  (290 94)  routing T_6_5.wire_logic_cluster/lc_4/out <X> T_6_5.lc_trk_g3_4
 (21 14)  (297 94)  (297 94)  routing T_6_5.wire_logic_cluster/lc_7/out <X> T_6_5.lc_trk_g3_7
 (22 14)  (298 94)  (298 94)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (303 94)  (303 94)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 94)  (304 94)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 94)  (305 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 94)  (306 94)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_7/in_1
 (32 14)  (308 94)  (308 94)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (312 94)  (312 94)  LC_7 Logic Functioning bit
 (37 14)  (313 94)  (313 94)  LC_7 Logic Functioning bit
 (38 14)  (314 94)  (314 94)  LC_7 Logic Functioning bit
 (39 14)  (315 94)  (315 94)  LC_7 Logic Functioning bit
 (44 14)  (320 94)  (320 94)  LC_7 Logic Functioning bit
 (45 14)  (321 94)  (321 94)  LC_7 Logic Functioning bit
 (0 15)  (276 95)  (276 95)  routing T_6_5.glb_netwk_6 <X> T_6_5.wire_logic_cluster/lc_7/s_r
 (17 15)  (293 95)  (293 95)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (306 95)  (306 95)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_7/in_1
 (40 15)  (316 95)  (316 95)  LC_7 Logic Functioning bit
 (41 15)  (317 95)  (317 95)  LC_7 Logic Functioning bit
 (42 15)  (318 95)  (318 95)  LC_7 Logic Functioning bit
 (43 15)  (319 95)  (319 95)  LC_7 Logic Functioning bit


LogicTile_7_5

 (2 1)  (336 81)  (336 81)  Column buffer control bit: LH_colbuf_cntl_1

 (2 2)  (336 82)  (336 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (334 83)  (334 83)  routing T_7_5.glb_netwk_1 <X> T_7_5.wire_logic_cluster/lc_7/clk
 (21 4)  (355 84)  (355 84)  routing T_7_5.wire_logic_cluster/lc_3/out <X> T_7_5.lc_trk_g1_3
 (22 4)  (356 84)  (356 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 6)  (365 86)  (365 86)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 86)  (366 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 86)  (367 86)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 86)  (370 86)  LC_3 Logic Functioning bit
 (37 6)  (371 86)  (371 86)  LC_3 Logic Functioning bit
 (38 6)  (372 86)  (372 86)  LC_3 Logic Functioning bit
 (39 6)  (373 86)  (373 86)  LC_3 Logic Functioning bit
 (45 6)  (379 86)  (379 86)  LC_3 Logic Functioning bit
 (31 7)  (365 87)  (365 87)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.wire_logic_cluster/lc_3/in_3
 (36 7)  (370 87)  (370 87)  LC_3 Logic Functioning bit
 (37 7)  (371 87)  (371 87)  LC_3 Logic Functioning bit
 (38 7)  (372 87)  (372 87)  LC_3 Logic Functioning bit
 (39 7)  (373 87)  (373 87)  LC_3 Logic Functioning bit
 (17 10)  (351 90)  (351 90)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (352 90)  (352 90)  routing T_7_5.wire_logic_cluster/lc_5/out <X> T_7_5.lc_trk_g2_5
 (25 10)  (359 90)  (359 90)  routing T_7_5.sp4_h_r_46 <X> T_7_5.lc_trk_g2_6
 (26 10)  (360 90)  (360 90)  routing T_7_5.lc_trk_g2_5 <X> T_7_5.wire_logic_cluster/lc_5/in_0
 (27 10)  (361 90)  (361 90)  routing T_7_5.lc_trk_g1_3 <X> T_7_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 90)  (363 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (365 90)  (365 90)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 90)  (366 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (367 90)  (367 90)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (370 90)  (370 90)  LC_5 Logic Functioning bit
 (38 10)  (372 90)  (372 90)  LC_5 Logic Functioning bit
 (45 10)  (379 90)  (379 90)  LC_5 Logic Functioning bit
 (22 11)  (356 91)  (356 91)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (357 91)  (357 91)  routing T_7_5.sp4_h_r_46 <X> T_7_5.lc_trk_g2_6
 (24 11)  (358 91)  (358 91)  routing T_7_5.sp4_h_r_46 <X> T_7_5.lc_trk_g2_6
 (25 11)  (359 91)  (359 91)  routing T_7_5.sp4_h_r_46 <X> T_7_5.lc_trk_g2_6
 (28 11)  (362 91)  (362 91)  routing T_7_5.lc_trk_g2_5 <X> T_7_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 91)  (363 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (364 91)  (364 91)  routing T_7_5.lc_trk_g1_3 <X> T_7_5.wire_logic_cluster/lc_5/in_1
 (31 11)  (365 91)  (365 91)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.wire_logic_cluster/lc_5/in_3
 (37 11)  (371 91)  (371 91)  LC_5 Logic Functioning bit
 (39 11)  (373 91)  (373 91)  LC_5 Logic Functioning bit
 (40 11)  (374 91)  (374 91)  LC_5 Logic Functioning bit
 (41 11)  (375 91)  (375 91)  LC_5 Logic Functioning bit
 (42 11)  (376 91)  (376 91)  LC_5 Logic Functioning bit
 (43 11)  (377 91)  (377 91)  LC_5 Logic Functioning bit
 (46 11)  (380 91)  (380 91)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10


LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5

 (4 9)  (542 89)  (542 89)  routing T_11_5.sp4_h_l_47 <X> T_11_5.sp4_h_r_6
 (6 9)  (544 89)  (544 89)  routing T_11_5.sp4_h_l_47 <X> T_11_5.sp4_h_r_6


LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0

 (11 12)  (657 92)  (657 92)  routing T_13_5.span4_horz_19 <X> T_13_5.span4_vert_t_15
 (12 12)  (658 92)  (658 92)  routing T_13_5.span4_horz_19 <X> T_13_5.span4_vert_t_15


IO_Tile_0_4

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4



LogicTile_2_4



RAM_Tile_3_4



LogicTile_4_4



LogicTile_5_4

 (4 2)  (226 66)  (226 66)  routing T_5_4.sp4_h_r_0 <X> T_5_4.sp4_v_t_37
 (5 3)  (227 67)  (227 67)  routing T_5_4.sp4_h_r_0 <X> T_5_4.sp4_v_t_37
 (13 6)  (235 70)  (235 70)  routing T_5_4.sp4_h_r_5 <X> T_5_4.sp4_v_t_40
 (12 7)  (234 71)  (234 71)  routing T_5_4.sp4_h_r_5 <X> T_5_4.sp4_v_t_40


LogicTile_6_4



LogicTile_7_4



LogicTile_8_4



LogicTile_9_4

 (5 2)  (447 66)  (447 66)  routing T_9_4.sp4_h_r_9 <X> T_9_4.sp4_h_l_37
 (4 3)  (446 67)  (446 67)  routing T_9_4.sp4_h_r_9 <X> T_9_4.sp4_h_l_37
 (11 7)  (453 71)  (453 71)  routing T_9_4.sp4_h_r_9 <X> T_9_4.sp4_h_l_40
 (13 7)  (455 71)  (455 71)  routing T_9_4.sp4_h_r_9 <X> T_9_4.sp4_h_l_40


RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 1)  (649 65)  (649 65)  IO control bit: IORIGHT_REN_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0

 (0 11)  (646 75)  (646 75)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (663 77)  (663 77)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (3 6)  (14 38)  (14 38)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (1 1)  (331 142)  (331 142)  routing T_0_0.padin_1 <X> T_0_0.glb_netwk_1


IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


