{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702464943945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702464943945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 18:55:43 2023 " "Processing started: Wed Dec 13 18:55:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702464943945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702464943945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Guess -c Guess " "Command: quartus_map --read_settings_files=on --write_settings_files=off Guess -c Guess" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702464943946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702464944134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702464944134 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide ../divide/divide.v " "Entity \"divide\" obtained from \"../divide/divide.v\" instead of from Quartus Prime megafunction library" {  } { { "../divide/divide.v" "" { Text "D:/ShuDianShiYan/divide/divide.v" 18 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1702464949156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shudianshiyan/divide/divide.v 1 1 " "Found 1 design units, including 1 entities, in source file /shudianshiyan/divide/divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "../divide/divide.v" "" { Text "D:/ShuDianShiYan/divide/divide.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702464949156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702464949156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shudianshiyan/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /shudianshiyan/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702464949157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702464949157 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Guess.v(121) " "Verilog HDL information at Guess.v(121): always construct contains both blocking and non-blocking assignments" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 121 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702464949158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guess.v 1 1 " "Found 1 design units, including 1 entities, in source file guess.v" { { "Info" "ISGN_ENTITY_NAME" "1 Guess " "Found entity 1: Guess" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702464949159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702464949159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Guess " "Elaborating entity \"Guess\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702464949176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Guess.v(142) " "Verilog HDL assignment warning at Guess.v(142): truncated value with size 32 to match size of target (2)" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Guess.v(143) " "Verilog HDL assignment warning at Guess.v(143): truncated value with size 32 to match size of target (2)" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Guess.v(144) " "Verilog HDL assignment warning at Guess.v(144): truncated value with size 32 to match size of target (1)" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Guess.v(145) " "Verilog HDL assignment warning at Guess.v(145): truncated value with size 32 to match size of target (1)" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Guess.v(146) " "Verilog HDL assignment warning at Guess.v(146): truncated value with size 32 to match size of target (1)" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Guess.v(147) " "Verilog HDL assignment warning at Guess.v(147): truncated value with size 32 to match size of target (1)" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Guess.v(148) " "Verilog HDL assignment warning at Guess.v(148): truncated value with size 32 to match size of target (1)" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Guess.v(149) " "Verilog HDL assignment warning at Guess.v(149): truncated value with size 32 to match size of target (1)" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N_new Guess.v(121) " "Verilog HDL Always Construct warning at Guess.v(121): inferring latch(es) for variable \"N_new\", which holds its previous value in one or more paths through the always construct" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M_new Guess.v(121) " "Verilog HDL Always Construct warning at Guess.v(121): inferring latch(es) for variable \"M_new\", which holds its previous value in one or more paths through the always construct" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_new\[0\] Guess.v(121) " "Inferred latch for \"M_new\[0\]\" at Guess.v(121)" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_new\[1\] Guess.v(121) " "Inferred latch for \"M_new\[1\]\" at Guess.v(121)" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_new\[2\] Guess.v(121) " "Inferred latch for \"M_new\[2\]\" at Guess.v(121)" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_new\[3\] Guess.v(121) " "Inferred latch for \"M_new\[3\]\" at Guess.v(121)" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_new\[0\] Guess.v(121) " "Inferred latch for \"N_new\[0\]\" at Guess.v(121)" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_new\[1\] Guess.v(121) " "Inferred latch for \"N_new\[1\]\" at Guess.v(121)" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_new\[2\] Guess.v(121) " "Inferred latch for \"N_new\[2\]\" at Guess.v(121)" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_new\[3\] Guess.v(121) " "Inferred latch for \"N_new\[3\]\" at Guess.v(121)" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702464949178 "|Guess"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide divide:c1 " "Elaborating entity \"divide\" for hierarchy \"divide:c1\"" {  } { { "Guess.v" "c1" { Text "D:/ShuDianShiYan/Guess/Guess.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702464949179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:u1\"" {  } { { "Guess.v" "u1" { Text "D:/ShuDianShiYan/Guess/Guess.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702464949180 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 137 -1 0 } } { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 12 -1 0 } } { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 13 -1 0 } } { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 14 -1 0 } } { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 15 -1 0 } } { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 16 -1 0 } } { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 17 -1 0 } } { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 73 -1 0 } } { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 82 -1 0 } } { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702464949419 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702464949419 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led1\[7\] GND " "Pin \"seg_led1\[7\]\" is stuck at GND" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702464949460 "|Guess|seg_led1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led1\[8\] GND " "Pin \"seg_led1\[8\]\" is stuck at GND" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702464949460 "|Guess|seg_led1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led2\[7\] GND " "Pin \"seg_led2\[7\]\" is stuck at GND" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702464949460 "|Guess|seg_led2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led2\[8\] GND " "Pin \"seg_led2\[8\]\" is stuck at GND" {  } { { "Guess.v" "" { Text "D:/ShuDianShiYan/Guess/Guess.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702464949460 "|Guess|seg_led2[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702464949460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702464949498 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ShuDianShiYan/Guess/output_files/Guess.map.smsg " "Generated suppressed messages file D:/ShuDianShiYan/Guess/output_files/Guess.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702464949712 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702464949762 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702464949762 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702464949783 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702464949783 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702464949783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702464949783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702464949790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 18:55:49 2023 " "Processing ended: Wed Dec 13 18:55:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702464949790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702464949790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702464949790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702464949790 ""}
