0.7
2020.1
May 27 2020
20:09:33
C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.sim/sim_1/behav/xsim/glbl.v,1745209168,verilog,,,,glbl,,,,,,,,
C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sim_1/new/tb_MainProcessor.v,1745209168,verilog,,,,tb_MainProcessor,,,,,,,,
C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/InstructionMemory.v,1745209744,verilog,,C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/adder64.v,,instruction_Memory,,,,,,,,
C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/adder64.v,1745209168,verilog,,C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/alu64bit.v,,adder64,,,,,,,,
C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/alu64bit.v,1745209168,verilog,,C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/aluControl.v,,alu64bit,,,,,,,,
C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/aluControl.v,1745209752,verilog,,C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/branchUnit.v,,alu_Control,,,,,,,,
C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/branchUnit.v,1745209750,verilog,,C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/controlUnit.v,,branch_Unit,,,,,,,,
C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/controlUnit.v,1745209748,verilog,,C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/dataExtractor.v,,control_Unit,,,,,,,,
C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/dataExtractor.v,1745209748,verilog,,C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/datamemory.v,,data_Extractor,,,,,,,,
C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/datamemory.v,1745209746,verilog,,C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/instructionParser.v,,data_Memory,,,,,,,,
C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/instructionParser.v,1745209744,verilog,,C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/main_processor.v,,instruction_Parser,,,,,,,,
C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/main_processor.v,1745209818,verilog,,C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/multiplexer.v,,main_processor,,,,,,,,
C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/multiplexer.v,1745209500,verilog,,C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/programCounter.v,,multiplexer,,,,,,,,
C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/programCounter.v,1745209670,verilog,,C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/registerFile.v,,program_Counter,,,,,,,,
C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sources_1/new/registerFile.v,1745209740,verilog,,C:/Users/salty/Minhaj/Habib University/Semester - 4/Computer Architecture/Computer_Architecture_Final_Project/Task1/Single Cycle Processor.srcs/sim_1/new/tb_MainProcessor.v,,register_File,,,,,,,,
