// Seed: 2195666050
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = |id_5;
  wire id_9;
endmodule
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    output wand id_2
    , id_18,
    output uwire id_3,
    input supply0 module_1,
    input tri id_5,
    input tri id_6,
    input supply1 id_7,
    input supply0 id_8,
    input tri0 id_9,
    input tri id_10,
    input supply0 id_11,
    output tri0 id_12,
    input wor id_13,
    input wor id_14,
    output logic id_15,
    input supply0 id_16
);
  wor id_19 = id_5 - 1;
  always begin : id_20
    id_15 <= 1;
  end
  module_0(
      id_18, id_19, id_18, id_19, id_19, id_18, id_18, id_18
  );
  wire id_21;
  assign id_1 = id_7 - 1'b0;
endmodule
