// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_fadd_32hbi.h"
#include "matmul_hw_fmul_32ibs.h"
#include "matmul_hw_mux_42_jbC.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 55
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_out< sc_lv<32> > b_0_Addr_A;
    sc_out< sc_logic > b_0_EN_A;
    sc_out< sc_lv<4> > b_0_WEN_A;
    sc_out< sc_lv<32> > b_0_Din_A;
    sc_in< sc_lv<32> > b_0_Dout_A;
    sc_out< sc_logic > b_0_Clk_A;
    sc_out< sc_logic > b_0_Rst_A;
    sc_out< sc_lv<32> > b_1_Addr_A;
    sc_out< sc_logic > b_1_EN_A;
    sc_out< sc_lv<4> > b_1_WEN_A;
    sc_out< sc_lv<32> > b_1_Din_A;
    sc_in< sc_lv<32> > b_1_Dout_A;
    sc_out< sc_logic > b_1_Clk_A;
    sc_out< sc_logic > b_1_Rst_A;
    sc_out< sc_lv<32> > b_2_Addr_A;
    sc_out< sc_logic > b_2_EN_A;
    sc_out< sc_lv<4> > b_2_WEN_A;
    sc_out< sc_lv<32> > b_2_Din_A;
    sc_in< sc_lv<32> > b_2_Dout_A;
    sc_out< sc_logic > b_2_Clk_A;
    sc_out< sc_logic > b_2_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_fadd_32hbi<1,5,32,32,32>* matmul_hw_fadd_32hbi_U1;
    matmul_hw_fadd_32hbi<1,5,32,32,32>* matmul_hw_fadd_32hbi_U2;
    matmul_hw_fmul_32ibs<1,4,32,32,32>* matmul_hw_fmul_32ibs_U3;
    matmul_hw_fmul_32ibs<1,4,32,32,32>* matmul_hw_fmul_32ibs_U4;
    matmul_hw_mux_42_jbC<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_jbC_U5;
    matmul_hw_mux_42_jbC<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_jbC_U6;
    matmul_hw_mux_42_jbC<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_jbC_U7;
    matmul_hw_mux_42_jbC<1,1,32,32,32,32,2,32>* matmul_hw_mux_42_jbC_U8;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > indvar_flatten_reg_264;
    sc_signal< sc_lv<3> > i_reg_275;
    sc_signal< sc_lv<3> > j_reg_286;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_314_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1220;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1220;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1220;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1220;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1220;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1220;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1220;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1220;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1220;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1220;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1220;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1220;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1220;
    sc_signal< sc_lv<5> > indvar_flatten_next_fu_320_p2;
    sc_signal< sc_lv<5> > indvar_flatten_next_reg_1224;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<3> > j_mid2_fu_338_p3;
    sc_signal< sc_lv<3> > j_mid2_reg_1229;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter1_j_mid2_reg_1229;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter2_j_mid2_reg_1229;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter3_j_mid2_reg_1229;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter4_j_mid2_reg_1229;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter5_j_mid2_reg_1229;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter6_j_mid2_reg_1229;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter7_j_mid2_reg_1229;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter8_j_mid2_reg_1229;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter9_j_mid2_reg_1229;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter10_j_mid2_reg_1229;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter11_j_mid2_reg_1229;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter12_j_mid2_reg_1229;
    sc_signal< sc_lv<1> > tmp_mid2_fu_358_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_1237;
    sc_signal< sc_lv<3> > tmp_1_mid2_v_fu_366_p3;
    sc_signal< sc_lv<3> > tmp_1_mid2_v_reg_1257;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter1_tmp_1_mid2_v_reg_1257;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter2_tmp_1_mid2_v_reg_1257;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter3_tmp_1_mid2_v_reg_1257;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter4_tmp_1_mid2_v_reg_1257;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter5_tmp_1_mid2_v_reg_1257;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter6_tmp_1_mid2_v_reg_1257;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter7_tmp_1_mid2_v_reg_1257;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter8_tmp_1_mid2_v_reg_1257;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter9_tmp_1_mid2_v_reg_1257;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter10_tmp_1_mid2_v_reg_1257;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter11_tmp_1_mid2_v_reg_1257;
    sc_signal< sc_lv<3> > ap_pipeline_reg_pp0_iter12_tmp_1_mid2_v_reg_1257;
    sc_signal< sc_lv<4> > tmp_1_fu_374_p3;
    sc_signal< sc_lv<4> > tmp_1_reg_1263;
    sc_signal< sc_lv<2> > tmp_fu_394_p1;
    sc_signal< sc_lv<2> > tmp_reg_1288;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_lv<1> > tmp_3_fu_437_p2;
    sc_signal< sc_lv<1> > tmp_3_reg_1309;
    sc_signal< sc_lv<32> > a_0_load_reg_1317;
    sc_signal< sc_lv<32> > a_1_load_reg_1322;
    sc_signal< sc_lv<1> > sel_tmp_fu_457_p2;
    sc_signal< sc_lv<1> > sel_tmp_reg_1337;
    sc_signal< sc_lv<1> > sel_tmp2_fu_470_p2;
    sc_signal< sc_lv<1> > sel_tmp2_reg_1345;
    sc_signal< sc_lv<1> > sel_tmp4_fu_483_p2;
    sc_signal< sc_lv<1> > sel_tmp4_reg_1355;
    sc_signal< sc_lv<32> > tmp_4_fu_672_p6;
    sc_signal< sc_lv<32> > tmp_4_reg_1367;
    sc_signal< sc_lv<32> > tmp_8_fu_685_p6;
    sc_signal< sc_lv<32> > tmp_8_reg_1372;
    sc_signal< sc_lv<3> > j_1_fu_698_p2;
    sc_signal< sc_lv<3> > j_1_reg_1377;
    sc_signal< sc_lv<32> > a_row_load_3_fu_779_p3;
    sc_signal< sc_lv<32> > a_row_load_3_reg_1382;
    sc_signal< sc_lv<32> > a_row_load_2_fu_786_p3;
    sc_signal< sc_lv<32> > a_row_load_1_fu_793_p3;
    sc_signal< sc_lv<32> > a_row_load_1_reg_1392;
    sc_signal< sc_lv<32> > a_row_load_fu_800_p3;
    sc_signal< sc_lv<32> > tmp_7_fu_989_p6;
    sc_signal< sc_lv<32> > tmp_7_reg_1402;
    sc_signal< sc_lv<32> > tmp_9_fu_1002_p6;
    sc_signal< sc_lv<32> > tmp_9_reg_1407;
    sc_signal< sc_lv<32> > grp_fu_306_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1412;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > grp_fu_310_p2;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1417;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_2_2_reg_1417;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_2_reg_1417;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_2_reg_1417;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_2_reg_1417;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_2_reg_1417;
    sc_signal< sc_lv<32> > tmp_2_1_reg_1422;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_1_reg_1422;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_1_reg_1422;
    sc_signal< sc_lv<32> > tmp_2_3_reg_1427;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_2_3_reg_1427;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_2_3_reg_1427;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_2_3_reg_1427;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_2_3_reg_1427;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_2_3_reg_1427;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_2_3_reg_1427;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter10_tmp_2_3_reg_1427;
    sc_signal< sc_lv<32> > grp_fu_297_p2;
    sc_signal< sc_lv<32> > tmp_5_reg_1432;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > tmp_5_1_reg_1437;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<32> > grp_fu_302_p2;
    sc_signal< sc_lv<32> > tmp_5_2_reg_1442;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_lv<32> > tmp_5_3_reg_1447;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_lv<5> > indvar_flatten_phi_fu_268_p4;
    sc_signal< sc_lv<3> > i_phi_fu_279_p4;
    sc_signal< sc_lv<3> > j_phi_fu_290_p4;
    sc_signal< sc_lv<64> > tmp_10_fu_382_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_388_p1;
    sc_signal< sc_lv<64> > tmp_12_fu_427_p3;
    sc_signal< sc_lv<64> > tmp_15_cast_fu_451_p1;
    sc_signal< sc_lv<64> > tmp_16_cast_fu_1095_p1;
    sc_signal< sc_lv<32> > a_row_load_s_fu_92;
    sc_signal< sc_lv<32> > a_row_load_9_fu_96;
    sc_signal< sc_lv<32> > a_row_load_8_fu_100;
    sc_signal< sc_lv<32> > a_row_load_7_fu_104;
    sc_signal< sc_lv<32> > b_copy_0_3_11_fu_108;
    sc_signal< sc_lv<32> > b_copy_0_3_18_fu_665_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_8_fu_112;
    sc_signal< sc_lv<32> > b_copy_0_3_17_fu_658_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_12_fu_116;
    sc_signal< sc_lv<32> > b_copy_0_3_16_fu_651_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_1_fu_120;
    sc_signal< sc_lv<32> > b_copy_0_3_3_fu_644_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_11_fu_124;
    sc_signal< sc_lv<32> > b_copy_1_3_18_fu_982_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_8_fu_128;
    sc_signal< sc_lv<32> > b_copy_1_3_17_fu_975_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_12_fu_132;
    sc_signal< sc_lv<32> > b_copy_1_3_16_fu_968_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_1_fu_136;
    sc_signal< sc_lv<32> > b_copy_1_3_3_fu_961_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_11_fu_140;
    sc_signal< sc_lv<32> > b_copy_2_3_18_fu_637_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_8_fu_144;
    sc_signal< sc_lv<32> > b_copy_2_3_17_fu_630_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_12_fu_148;
    sc_signal< sc_lv<32> > b_copy_2_3_16_fu_623_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_1_fu_152;
    sc_signal< sc_lv<32> > b_copy_2_3_3_fu_616_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_11_fu_156;
    sc_signal< sc_lv<32> > b_copy_3_3_18_fu_954_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_8_fu_160;
    sc_signal< sc_lv<32> > b_copy_3_3_17_fu_947_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_12_fu_164;
    sc_signal< sc_lv<32> > b_copy_3_3_16_fu_940_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_1_fu_168;
    sc_signal< sc_lv<32> > b_copy_3_3_3_fu_933_p3;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > b_0_Addr_A_orig;
    sc_signal< sc_lv<32> > b_1_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_297_p0;
    sc_signal< sc_lv<32> > grp_fu_297_p1;
    sc_signal< sc_lv<32> > grp_fu_302_p0;
    sc_signal< sc_lv<32> > grp_fu_302_p1;
    sc_signal< sc_lv<32> > grp_fu_306_p0;
    sc_signal< sc_lv<32> > grp_fu_306_p1;
    sc_signal< sc_lv<32> > grp_fu_310_p0;
    sc_signal< sc_lv<32> > grp_fu_310_p1;
    sc_signal< sc_lv<1> > exitcond_fu_332_p2;
    sc_signal< sc_lv<3> > i_1_fu_326_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_346_p2;
    sc_signal< sc_lv<1> > tmp1_fu_352_p2;
    sc_signal< sc_lv<4> > tmp_11_fu_422_p2;
    sc_signal< sc_lv<4> > tmp_6_cast_fu_442_p1;
    sc_signal< sc_lv<4> > tmp_14_fu_445_p2;
    sc_signal< sc_lv<32> > b_copy_0_3_fu_462_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_4_fu_475_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_5_fu_496_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_6_fu_504_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_9_fu_520_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_fu_544_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_4_fu_552_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_5_fu_568_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_6_fu_576_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_9_fu_592_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_2_fu_560_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_7_fu_584_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_14_fu_600_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_15_fu_608_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_2_fu_488_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_7_fu_512_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_14_fu_528_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_15_fu_536_p3;
    sc_signal< sc_lv<32> > tmp_4_fu_672_p1;
    sc_signal< sc_lv<32> > tmp_4_fu_672_p2;
    sc_signal< sc_lv<32> > tmp_4_fu_672_p3;
    sc_signal< sc_lv<32> > tmp_4_fu_672_p4;
    sc_signal< sc_lv<32> > tmp_8_fu_685_p1;
    sc_signal< sc_lv<32> > tmp_8_fu_685_p2;
    sc_signal< sc_lv<32> > tmp_8_fu_685_p3;
    sc_signal< sc_lv<32> > tmp_8_fu_685_p4;
    sc_signal< sc_lv<32> > b_copy_1_3_fu_807_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_4_fu_814_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_5_fu_828_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_6_fu_835_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_9_fu_849_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_fu_870_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_4_fu_877_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_5_fu_891_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_6_fu_898_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_9_fu_912_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_2_fu_884_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_7_fu_905_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_14_fu_919_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_15_fu_926_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_2_fu_821_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_7_fu_842_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_14_fu_856_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_15_fu_863_p3;
    sc_signal< sc_lv<32> > tmp_7_fu_989_p1;
    sc_signal< sc_lv<32> > tmp_7_fu_989_p2;
    sc_signal< sc_lv<32> > tmp_7_fu_989_p3;
    sc_signal< sc_lv<32> > tmp_7_fu_989_p4;
    sc_signal< sc_lv<32> > tmp_9_fu_1002_p1;
    sc_signal< sc_lv<32> > tmp_9_fu_1002_p2;
    sc_signal< sc_lv<32> > tmp_9_fu_1002_p3;
    sc_signal< sc_lv<32> > tmp_9_fu_1002_p4;
    sc_signal< sc_lv<5> > tmp_13_fu_1075_p3;
    sc_signal< sc_lv<6> > tmp_14_cast_fu_1082_p1;
    sc_signal< sc_lv<6> > tmp_6_cast5_fu_1086_p1;
    sc_signal< sc_lv<6> > tmp_15_fu_1089_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state29;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state29;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<60> ap_const_lv60_0;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_row_load_1_fu_793_p3();
    void thread_a_row_load_2_fu_786_p3();
    void thread_a_row_load_3_fu_779_p3();
    void thread_a_row_load_fu_800_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state29();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_0_Addr_A();
    void thread_b_0_Addr_A_orig();
    void thread_b_0_Clk_A();
    void thread_b_0_Din_A();
    void thread_b_0_EN_A();
    void thread_b_0_Rst_A();
    void thread_b_0_WEN_A();
    void thread_b_1_Addr_A();
    void thread_b_1_Addr_A_orig();
    void thread_b_1_Clk_A();
    void thread_b_1_Din_A();
    void thread_b_1_EN_A();
    void thread_b_1_Rst_A();
    void thread_b_1_WEN_A();
    void thread_b_2_Addr_A();
    void thread_b_2_Clk_A();
    void thread_b_2_Din_A();
    void thread_b_2_EN_A();
    void thread_b_2_Rst_A();
    void thread_b_2_WEN_A();
    void thread_b_copy_0_3_14_fu_528_p3();
    void thread_b_copy_0_3_15_fu_536_p3();
    void thread_b_copy_0_3_16_fu_651_p3();
    void thread_b_copy_0_3_17_fu_658_p3();
    void thread_b_copy_0_3_18_fu_665_p3();
    void thread_b_copy_0_3_2_fu_488_p3();
    void thread_b_copy_0_3_3_fu_644_p3();
    void thread_b_copy_0_3_4_fu_475_p3();
    void thread_b_copy_0_3_5_fu_496_p3();
    void thread_b_copy_0_3_6_fu_504_p3();
    void thread_b_copy_0_3_7_fu_512_p3();
    void thread_b_copy_0_3_9_fu_520_p3();
    void thread_b_copy_0_3_fu_462_p3();
    void thread_b_copy_1_3_14_fu_856_p3();
    void thread_b_copy_1_3_15_fu_863_p3();
    void thread_b_copy_1_3_16_fu_968_p3();
    void thread_b_copy_1_3_17_fu_975_p3();
    void thread_b_copy_1_3_18_fu_982_p3();
    void thread_b_copy_1_3_2_fu_821_p3();
    void thread_b_copy_1_3_3_fu_961_p3();
    void thread_b_copy_1_3_4_fu_814_p3();
    void thread_b_copy_1_3_5_fu_828_p3();
    void thread_b_copy_1_3_6_fu_835_p3();
    void thread_b_copy_1_3_7_fu_842_p3();
    void thread_b_copy_1_3_9_fu_849_p3();
    void thread_b_copy_1_3_fu_807_p3();
    void thread_b_copy_2_3_14_fu_600_p3();
    void thread_b_copy_2_3_15_fu_608_p3();
    void thread_b_copy_2_3_16_fu_623_p3();
    void thread_b_copy_2_3_17_fu_630_p3();
    void thread_b_copy_2_3_18_fu_637_p3();
    void thread_b_copy_2_3_2_fu_560_p3();
    void thread_b_copy_2_3_3_fu_616_p3();
    void thread_b_copy_2_3_4_fu_552_p3();
    void thread_b_copy_2_3_5_fu_568_p3();
    void thread_b_copy_2_3_6_fu_576_p3();
    void thread_b_copy_2_3_7_fu_584_p3();
    void thread_b_copy_2_3_9_fu_592_p3();
    void thread_b_copy_2_3_fu_544_p3();
    void thread_b_copy_3_3_14_fu_919_p3();
    void thread_b_copy_3_3_15_fu_926_p3();
    void thread_b_copy_3_3_16_fu_940_p3();
    void thread_b_copy_3_3_17_fu_947_p3();
    void thread_b_copy_3_3_18_fu_954_p3();
    void thread_b_copy_3_3_2_fu_884_p3();
    void thread_b_copy_3_3_3_fu_933_p3();
    void thread_b_copy_3_3_4_fu_877_p3();
    void thread_b_copy_3_3_5_fu_891_p3();
    void thread_b_copy_3_3_6_fu_898_p3();
    void thread_b_copy_3_3_7_fu_905_p3();
    void thread_b_copy_3_3_9_fu_912_p3();
    void thread_b_copy_3_3_fu_870_p3();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_314_p2();
    void thread_exitcond_fu_332_p2();
    void thread_grp_fu_297_p0();
    void thread_grp_fu_297_p1();
    void thread_grp_fu_302_p0();
    void thread_grp_fu_302_p1();
    void thread_grp_fu_306_p0();
    void thread_grp_fu_306_p1();
    void thread_grp_fu_310_p0();
    void thread_grp_fu_310_p1();
    void thread_i_1_fu_326_p2();
    void thread_i_phi_fu_279_p4();
    void thread_indvar_flatten_next_fu_320_p2();
    void thread_indvar_flatten_phi_fu_268_p4();
    void thread_j_1_fu_698_p2();
    void thread_j_mid2_fu_338_p3();
    void thread_j_phi_fu_290_p4();
    void thread_sel_tmp2_fu_470_p2();
    void thread_sel_tmp4_fu_483_p2();
    void thread_sel_tmp_fu_457_p2();
    void thread_tmp1_fu_352_p2();
    void thread_tmp_10_fu_382_p1();
    void thread_tmp_11_fu_422_p2();
    void thread_tmp_12_fu_427_p3();
    void thread_tmp_13_fu_1075_p3();
    void thread_tmp_14_cast_fu_1082_p1();
    void thread_tmp_14_fu_445_p2();
    void thread_tmp_15_cast_fu_451_p1();
    void thread_tmp_15_fu_1089_p2();
    void thread_tmp_16_cast_fu_1095_p1();
    void thread_tmp_1_fu_374_p3();
    void thread_tmp_1_mid2_v_fu_366_p3();
    void thread_tmp_3_fu_437_p2();
    void thread_tmp_4_fu_672_p1();
    void thread_tmp_4_fu_672_p2();
    void thread_tmp_4_fu_672_p3();
    void thread_tmp_4_fu_672_p4();
    void thread_tmp_6_cast5_fu_1086_p1();
    void thread_tmp_6_cast_fu_442_p1();
    void thread_tmp_6_fu_388_p1();
    void thread_tmp_7_fu_989_p1();
    void thread_tmp_7_fu_989_p2();
    void thread_tmp_7_fu_989_p3();
    void thread_tmp_7_fu_989_p4();
    void thread_tmp_8_fu_685_p1();
    void thread_tmp_8_fu_685_p2();
    void thread_tmp_8_fu_685_p3();
    void thread_tmp_8_fu_685_p4();
    void thread_tmp_9_fu_1002_p1();
    void thread_tmp_9_fu_1002_p2();
    void thread_tmp_9_fu_1002_p3();
    void thread_tmp_9_fu_1002_p4();
    void thread_tmp_fu_394_p1();
    void thread_tmp_mid1_fu_346_p2();
    void thread_tmp_mid2_fu_358_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
