0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/D_flip_flop/Design.v,1750743929,verilog,,F:/Sillycon/Code/RTL/Shift register/parallel or serial in serial out/PSISO_design.v,,d_ff,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/parallel or serial in serial out/PSISO_design.v,1750778692,verilog,,F:/Sillycon/Code/RTL/Shift register/parallel or serial in serial out/P_SISO_tb.v,,PSISO_design,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/parallel or serial in serial out/P_SISO_tb.v,1750779714,verilog,,,,P_SISO_tb,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/parallel or serial in serial out/parallel or serial in serial out.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
