

================================================================
== Vitis HLS Report for 'runSysArr'
================================================================
* Date:           Thu Jan 20 09:42:06 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.803 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_INPUT_ROW  |       55|       55|         2|          1|          1|    55|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.80>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_3_read"   --->   Operation 5 'read' 'weight_regfile_3_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_2_read"   --->   Operation 6 'read' 'weight_regfile_3_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_1_read"   --->   Operation 7 'read' 'weight_regfile_3_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_0_read"   --->   Operation 8 'read' 'weight_regfile_3_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_3_read"   --->   Operation 9 'read' 'weight_regfile_2_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_2_read"   --->   Operation 10 'read' 'weight_regfile_2_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_1_read"   --->   Operation 11 'read' 'weight_regfile_2_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_0_read"   --->   Operation 12 'read' 'weight_regfile_2_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_3_read"   --->   Operation 13 'read' 'weight_regfile_1_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_2_read"   --->   Operation 14 'read' 'weight_regfile_1_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_1_read"   --->   Operation 15 'read' 'weight_regfile_1_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_0_read"   --->   Operation 16 'read' 'weight_regfile_1_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_3_read"   --->   Operation 17 'read' 'weight_regfile_0_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_2_read"   --->   Operation 18 'read' 'weight_regfile_0_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_1_read"   --->   Operation 19 'read' 'weight_regfile_0_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_0_read"   --->   Operation 20 'read' 'weight_regfile_0_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_reg_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 21 'alloca' 'data_reg_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_reg_0_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 22 'alloca' 'data_reg_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_reg_0_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 23 'alloca' 'data_reg_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_reg_0_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 24 'alloca' 'data_reg_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_reg_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 25 'alloca' 'data_reg_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_reg_1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 26 'alloca' 'data_reg_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_reg_1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 27 'alloca' 'data_reg_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_reg_1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 28 'alloca' 'data_reg_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_reg_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 29 'alloca' 'data_reg_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_reg_2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 30 'alloca' 'data_reg_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_reg_2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 31 'alloca' 'data_reg_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_reg_2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 32 'alloca' 'data_reg_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_reg_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 33 'alloca' 'data_reg_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_reg_3_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 34 'alloca' 'data_reg_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_reg_3_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 35 'alloca' 'data_reg_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_reg_3_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:50->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 36 'alloca' 'data_reg_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_reg_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 37 'alloca' 'output_reg_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_reg_0_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 38 'alloca' 'output_reg_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_reg_0_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 39 'alloca' 'output_reg_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%output_reg_0_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 40 'alloca' 'output_reg_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%output_reg_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 41 'alloca' 'output_reg_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_reg_1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 42 'alloca' 'output_reg_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%output_reg_1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 43 'alloca' 'output_reg_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%output_reg_1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 44 'alloca' 'output_reg_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%output_reg_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 45 'alloca' 'output_reg_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%output_reg_2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 46 'alloca' 'output_reg_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%output_reg_2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 47 'alloca' 'output_reg_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%output_reg_2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 48 'alloca' 'output_reg_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%output_reg_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 49 'alloca' 'output_reg_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%output_reg_3_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 50 'alloca' 'output_reg_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%output_reg_3_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 51 'alloca' 'output_reg_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%output_reg_3_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:52->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 52 'alloca' 'output_reg_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.45ns)   --->   "%ko_2_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %ko_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 57 'read' 'ko_2_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (1.45ns)   --->   "%s_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 58 'read' 's_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (1.45ns)   --->   "%r_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 59 'read' 'r_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (1.45ns)   --->   "%TILED_H_assign = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty"   --->   Operation 60 'read' 'TILED_H_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 61 [1/1] (3.17ns)   --->   "%mul_ln147 = mul i32 %TILED_H_assign, i32 %TILED_H_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 61 'mul' 'mul_ln147' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.88ns)   --->   "%add_ln147 = add i32, i32 %mul_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 62 'add' 'add_ln147' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln197)   --->   "%or_ln197 = or i32 %s_read, i32 %r_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 63 'or' 'or_ln197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln197 = icmp_eq  i32 %or_ln197, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 64 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_29 = trunc i32 %mul_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 65 'trunc' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.46ns)   --->   "%mul86_i_i = mul i9 %ko_2_read, i9 %empty_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 66 'mul' 'mul86_i_i' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i8 %weight_regfile_3_3_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 67 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i8 %weight_regfile_3_2_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 68 'sext' 'sext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln86_2 = sext i8 %weight_regfile_3_1_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 69 'sext' 'sext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln86_3 = sext i8 %weight_regfile_3_0_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 70 'sext' 'sext_ln86_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln86_4 = sext i8 %weight_regfile_2_3_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 71 'sext' 'sext_ln86_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln86_5 = sext i8 %weight_regfile_2_2_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 72 'sext' 'sext_ln86_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln86_6 = sext i8 %weight_regfile_2_1_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 73 'sext' 'sext_ln86_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln86_7 = sext i8 %weight_regfile_2_0_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 74 'sext' 'sext_ln86_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln86_8 = sext i8 %weight_regfile_1_3_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 75 'sext' 'sext_ln86_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln86_9 = sext i8 %weight_regfile_1_2_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 76 'sext' 'sext_ln86_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln86_10 = sext i8 %weight_regfile_1_1_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 77 'sext' 'sext_ln86_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln86_11 = sext i8 %weight_regfile_1_0_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 78 'sext' 'sext_ln86_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln86_12 = sext i8 %weight_regfile_0_3_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 79 'sext' 'sext_ln86_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln86_13 = sext i8 %weight_regfile_0_2_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 80 'sext' 'sext_ln86_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln86_14 = sext i8 %weight_regfile_0_1_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 81 'sext' 'sext_ln86_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i8 %weight_regfile_0_0_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 82 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.71ns)   --->   "%add_ln100_4 = add i9, i9 %mul86_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 83 'add' 'add_ln100_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.71ns)   --->   "%add_ln100_5 = add i9, i9 %mul86_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 84 'add' 'add_ln100_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.71ns)   --->   "%add_ln100_6 = add i9, i9 %mul86_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 85 'add' 'add_ln100_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.71ns)   --->   "%add_ln100_7 = add i9, i9 %mul86_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 86 'add' 'add_ln100_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.60ns)   --->   "%br_ln55 = br void %bb85.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 87 'br' 'br_ln55' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%i = phi i32, void %entry, i32 %add_ln55, void %bb850_end" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 88 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.85ns)   --->   "%icmp_ln55 = icmp_eq  i32 %i, i32 %add_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 89 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.88ns)   --->   "%add_ln55 = add i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 90 'add' 'add_ln55' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %bb850_begin, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 91 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 92 'zext' 'zext_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 93 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 94 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%rbegin_i_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 95 'specregionbegin' 'rbegin_i_i' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%data_l1buf_0_addr = getelementptr i8 %data_l1buf_0, i64, i64 %zext_ln55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 96 'getelementptr' 'data_l1buf_0_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (1.15ns)   --->   "%data_reg_0_0_1 = load i9 %data_l1buf_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 97 'load' 'data_reg_0_0_1' <Predicate = (!icmp_ln55)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 98 [1/1] (0.85ns)   --->   "%icmp_ln68 = icmp_eq  i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 98 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln55)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.71ns)   --->   "%add_ln70 = add i9, i9 %trunc_ln55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 99 'add' 'add_ln70' <Predicate = (!icmp_ln55)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i9 %add_ln70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 100 'zext' 'zext_ln70' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%data_l1buf_1_addr = getelementptr i8 %data_l1buf_1, i64, i64 %zext_ln70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 101 'getelementptr' 'data_l1buf_1_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (1.15ns)   --->   "%data_l1buf_1_load = load i9 %data_l1buf_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 102 'load' 'data_l1buf_1_load' <Predicate = (!icmp_ln55)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 103 [1/1] (0.88ns)   --->   "%add_ln68 = add i33, i33 %zext_ln55_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 103 'add' 'add_ln68' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i33 %add_ln68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 104 'zext' 'zext_ln68' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln68, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 105 'bitselect' 'tmp' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%data_l1buf_2_addr = getelementptr i8 %data_l1buf_2, i64, i64 %zext_ln68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 106 'getelementptr' 'data_l1buf_2_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (1.15ns)   --->   "%data_l1buf_2_load = load i9 %data_l1buf_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 107 'load' 'data_l1buf_2_load' <Predicate = (!icmp_ln55)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 108 [1/1] (0.88ns)   --->   "%add_ln68_1 = add i33, i33 %zext_ln55_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 108 'add' 'add_ln68_1' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i33 %add_ln68_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 109 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln68_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 110 'bitselect' 'tmp_3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.12ns)   --->   "%xor_ln68 = xor i1 %tmp_3, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 111 'xor' 'xor_ln68' <Predicate = (!icmp_ln55)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%data_l1buf_3_addr = getelementptr i8 %data_l1buf_3, i64, i64 %zext_ln68_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 112 'getelementptr' 'data_l1buf_3_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (1.15ns)   --->   "%data_l1buf_3_load = load i9 %data_l1buf_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 113 'load' 'data_l1buf_3_load' <Predicate = (!icmp_ln55)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%data_reg_3_3_1 = load i8 %data_reg_2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 114 'load' 'data_reg_3_3_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_3_3_1, i8 %data_reg_3_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 115 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln86_15 = sext i8 %data_reg_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 116 'sext' 'sext_ln86_15' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (1.24ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln86 = mul i16 %sext_ln86_15, i16 %sext_ln86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 117 'mul' 'mul_ln86' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%data_reg_3_2_1 = load i8 %data_reg_2_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 118 'load' 'data_reg_3_2_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_3_2_1, i8 %data_reg_3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 119 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln86_17 = sext i8 %data_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 120 'sext' 'sext_ln86_17' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (1.24ns) (grouped into DSP with root node output_reg_3_2_1)   --->   "%mul_ln86_1 = mul i16 %sext_ln86_17, i16 %sext_ln86_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 121 'mul' 'mul_ln86_1' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%data_reg_3_1_1 = load i8 %data_reg_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 122 'load' 'data_reg_3_1_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_3_1_1, i8 %data_reg_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 123 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln86_19 = sext i8 %data_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 124 'sext' 'sext_ln86_19' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (1.24ns) (grouped into DSP with root node output_reg_3_1_1)   --->   "%mul_ln86_2 = mul i16 %sext_ln86_19, i16 %sext_ln86_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 125 'mul' 'mul_ln86_2' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%data_reg_2_3_1 = load i8 %data_reg_1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 126 'load' 'data_reg_2_3_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_2_3_1, i8 %data_reg_2_3, i8 %data_reg_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 127 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln86_22 = sext i8 %data_reg_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 128 'sext' 'sext_ln86_22' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (1.24ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln86_4 = mul i16 %sext_ln86_22, i16 %sext_ln86_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 129 'mul' 'mul_ln86_4' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%data_reg_2_2_1 = load i8 %data_reg_1_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 130 'load' 'data_reg_2_2_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_2_2_1, i8 %data_reg_2_2, i8 %data_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 131 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln86_24 = sext i8 %data_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 132 'sext' 'sext_ln86_24' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (1.24ns) (grouped into DSP with root node output_reg_2_2_1)   --->   "%mul_ln86_5 = mul i16 %sext_ln86_24, i16 %sext_ln86_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 133 'mul' 'mul_ln86_5' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%data_reg_2_1_1 = load i8 %data_reg_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 134 'load' 'data_reg_2_1_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_2_1_1, i8 %data_reg_2_1, i8 %data_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 135 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln86_26 = sext i8 %data_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 136 'sext' 'sext_ln86_26' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 137 [2/2] (1.24ns) (grouped into DSP with root node output_reg_2_1_1)   --->   "%mul_ln86_6 = mul i16 %sext_ln86_26, i16 %sext_ln86_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 137 'mul' 'mul_ln86_6' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%data_reg_1_3_1 = load i8 %data_reg_0_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 138 'load' 'data_reg_1_3_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_1_3_1, i8 %data_reg_1_3, i8 %data_reg_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 139 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln86_29 = sext i8 %data_reg_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 140 'sext' 'sext_ln86_29' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 141 [2/2] (1.24ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln86_8 = mul i16 %sext_ln86_29, i16 %sext_ln86_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 141 'mul' 'mul_ln86_8' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%data_reg_1_2_1 = load i8 %data_reg_0_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 142 'load' 'data_reg_1_2_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_1_2_1, i8 %data_reg_1_2, i8 %data_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 143 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln86_31 = sext i8 %data_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 144 'sext' 'sext_ln86_31' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 145 [2/2] (1.24ns) (grouped into DSP with root node output_reg_1_2_1)   --->   "%mul_ln86_9 = mul i16 %sext_ln86_31, i16 %sext_ln86_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 145 'mul' 'mul_ln86_9' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%data_reg_1_1_1 = load i8 %data_reg_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 146 'load' 'data_reg_1_1_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_1_1_1, i8 %data_reg_1_1, i8 %data_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 147 'store' 'store_ln80' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln86_33 = sext i8 %data_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 148 'sext' 'sext_ln86_33' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 149 [2/2] (1.24ns) (grouped into DSP with root node output_reg_1_1_1)   --->   "%mul_ln86_10 = mul i16 %sext_ln86_33, i16 %sext_ln86_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 149 'mul' 'mul_ln86_10' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 150 [1/1] (0.88ns)   --->   "%empty_30 = add i33, i33 %zext_ln55_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 150 'add' 'empty_30' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i33 %empty_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 151 'zext' 'zext_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.88ns)   --->   "%add_ln93 = add i33, i33 %zext_ln55_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 152 'add' 'add_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i33 %add_ln93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 153 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln93)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln93, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 154 'bitselect' 'tmp_4' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln93)   --->   "%xor_ln93 = xor i1 %tmp_4, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 155 'xor' 'xor_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.88ns)   --->   "%add_ln93_1 = add i32, i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 156 'add' 'add_ln93_1' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.85ns)   --->   "%icmp_ln93 = icmp_ult  i32 %add_ln93_1, i32 %mul_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 157 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln93 = and i1 %icmp_ln93, i1 %xor_ln93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 158 'and' 'and_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93, void %bb78._crit_edge.i.i, void %bb77.i.i_ifconv" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 159 'br' 'br_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%output_l1_local_3_addr = getelementptr i32 %output_l1_local_3, i64, i64 %zext_ln93_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 160 'getelementptr' 'output_l1_local_3_addr' <Predicate = (!icmp_ln55 & and_ln93)> <Delay = 0.00>
ST_2 : Operation 161 [2/2] (1.15ns)   --->   "%output_l1_local_3_load = load i10 %output_l1_local_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 161 'load' 'output_l1_local_3_load' <Predicate = (!icmp_ln55 & and_ln93 & !icmp_ln197)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln101 = br void %bb78._crit_edge.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 162 'br' 'br_ln101' <Predicate = (!icmp_ln55 & and_ln93)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.88ns)   --->   "%add_ln93_2 = add i33 %zext_ln55_1, i33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 163 'add' 'add_ln93_2' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i33 %add_ln93_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 164 'zext' 'zext_ln93_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln93_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 165 'bitselect' 'tmp_5' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_1)   --->   "%xor_ln93_1 = xor i1 %tmp_5, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 166 'xor' 'xor_ln93_1' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.88ns)   --->   "%add_ln93_3 = add i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 167 'add' 'add_ln93_3' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.85ns)   --->   "%icmp_ln93_1 = icmp_ult  i32 %add_ln93_3, i32 %mul_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 168 'icmp' 'icmp_ln93_1' <Predicate = (!icmp_ln55)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln93_1 = and i1 %icmp_ln93_1, i1 %xor_ln93_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 169 'and' 'and_ln93_1' <Predicate = (!icmp_ln55)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93_1, void %._crit_edge.i.i, void %bb73.i.i_ifconv" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 170 'br' 'br_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%output_l1_local_2_addr = getelementptr i32 %output_l1_local_2, i64, i64 %zext_ln93_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 171 'getelementptr' 'output_l1_local_2_addr' <Predicate = (!icmp_ln55 & and_ln93_1)> <Delay = 0.00>
ST_2 : Operation 172 [2/2] (1.15ns)   --->   "%output_l1_local_2_load = load i10 %output_l1_local_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 172 'load' 'output_l1_local_2_load' <Predicate = (!icmp_ln55 & and_ln93_1 & !icmp_ln197)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln101 = br void %._crit_edge.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 173 'br' 'br_ln101' <Predicate = (!icmp_ln55 & and_ln93_1)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_2)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %empty_30, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 174 'bitselect' 'tmp_6' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_2)   --->   "%xor_ln93_2 = xor i1 %tmp_6, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 175 'xor' 'xor_ln93_2' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.88ns)   --->   "%add_ln93_4 = add i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 176 'add' 'add_ln93_4' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.85ns)   --->   "%icmp_ln93_2 = icmp_ult  i32 %add_ln93_4, i32 %mul_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 177 'icmp' 'icmp_ln93_2' <Predicate = (!icmp_ln55)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln93_2 = and i1 %icmp_ln93_2, i1 %xor_ln93_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 178 'and' 'and_ln93_2' <Predicate = (!icmp_ln55)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93_2, void %._crit_edge7.i.i, void %_ifconv" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 179 'br' 'br_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%output_l1_local_1_addr = getelementptr i32 %output_l1_local_1, i64, i64 %zext_ln93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 180 'getelementptr' 'output_l1_local_1_addr' <Predicate = (!icmp_ln55 & and_ln93_2)> <Delay = 0.00>
ST_2 : Operation 181 [2/2] (1.15ns)   --->   "%output_l1_local_1_load = load i10 %output_l1_local_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 181 'load' 'output_l1_local_1_load' <Predicate = (!icmp_ln55 & and_ln93_2 & !icmp_ln197)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln101 = br void %._crit_edge7.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 182 'br' 'br_ln101' <Predicate = (!icmp_ln55 & and_ln93_2)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.88ns)   --->   "%add_ln93_5 = add i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 183 'add' 'add_ln93_5' <Predicate = (!icmp_ln55)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.85ns)   --->   "%icmp_ln93_3 = icmp_ult  i32 %add_ln93_5, i32 %mul_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 184 'icmp' 'icmp_ln93_3' <Predicate = (!icmp_ln55)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.12ns)   --->   "%and_ln93_3 = and i1 %icmp_ln93_3, i1 %xor_ln68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 185 'and' 'and_ln93_3' <Predicate = (!icmp_ln55)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93_3, void %bb850_end, void %_ifconv1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 186 'br' 'br_ln93' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%output_l1_local_0_addr = getelementptr i32 %output_l1_local_0, i64, i64 %zext_ln68_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 187 'getelementptr' 'output_l1_local_0_addr' <Predicate = (!icmp_ln55 & and_ln93_3)> <Delay = 0.00>
ST_2 : Operation 188 [2/2] (1.15ns)   --->   "%output_l1_local_0_load = load i10 %output_l1_local_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 188 'load' 'output_l1_local_0_load' <Predicate = (!icmp_ln55 & and_ln93_3 & !icmp_ln197)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln101 = br void %bb850_end" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 189 'br' 'br_ln101' <Predicate = (!icmp_ln55 & and_ln93_3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.25>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 190 'specpipeline' 'specpipeline_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 191 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 192 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/2] (1.15ns)   --->   "%data_reg_0_0_1 = load i9 %data_l1buf_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 193 'load' 'data_reg_0_0_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 194 [1/2] (1.15ns)   --->   "%data_l1buf_1_load = load i9 %data_l1buf_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 194 'load' 'data_l1buf_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 195 [1/1] (0.30ns)   --->   "%data_reg_0_1_1 = select i1 %icmp_ln68, i8, i8 %data_l1buf_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 195 'select' 'data_reg_0_1_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 196 [1/2] (1.15ns)   --->   "%data_l1buf_2_load = load i9 %data_l1buf_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 196 'load' 'data_l1buf_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 197 [1/1] (0.30ns)   --->   "%data_reg_0_2_1 = select i1 %tmp, i8, i8 %data_l1buf_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 197 'select' 'data_reg_0_2_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 198 [1/2] (1.15ns)   --->   "%data_l1buf_3_load = load i9 %data_l1buf_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 198 'load' 'data_l1buf_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 199 [1/1] (0.30ns)   --->   "%data_reg_0_3_1 = select i1 %tmp_3, i8, i8 %data_l1buf_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 199 'select' 'data_reg_0_3_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%psum = load i18 %output_reg_3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 200 'load' 'psum' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i18 %psum" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 201 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/2] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln86 = mul i16 %sext_ln86_15, i16 %sext_ln86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 202 'mul' 'mul_ln86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%sext_ln86_16 = sext i16 %mul_ln86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 203 'sext' 'sext_ln86_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_3_3_1 = add i19 %sext_ln82, i19 %sext_ln86_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 204 'add' 'output_reg_3_3_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i19 %output_reg_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 205 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%store_ln85 = store i19 %output_reg_3_3_1, i19 %output_reg_3_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 206 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%psum_1 = load i17 %output_reg_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 207 'load' 'psum_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln82_1 = sext i17 %psum_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 208 'sext' 'sext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/2] (0.00ns) (grouped into DSP with root node output_reg_3_2_1)   --->   "%mul_ln86_1 = mul i16 %sext_ln86_17, i16 %sext_ln86_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 209 'mul' 'mul_ln86_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 210 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_2_1)   --->   "%sext_ln86_18 = sext i16 %mul_ln86_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 210 'sext' 'sext_ln86_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_3_2_1 = add i18 %sext_ln82_1, i18 %sext_ln86_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 211 'add' 'output_reg_3_2_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln85 = store i18 %output_reg_3_2_1, i18 %output_reg_3_2, i18 %psum" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 212 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%psum_2 = load i16 %output_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 213 'load' 'psum_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln82_2 = sext i16 %psum_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 214 'sext' 'sext_ln82_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/2] (0.00ns) (grouped into DSP with root node output_reg_3_1_1)   --->   "%mul_ln86_2 = mul i16 %sext_ln86_19, i16 %sext_ln86_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 215 'mul' 'mul_ln86_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 216 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_1_1)   --->   "%sext_ln86_20 = sext i16 %mul_ln86_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 216 'sext' 'sext_ln86_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_3_1_1 = add i17 %sext_ln86_20, i17 %sext_ln82_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 217 'add' 'output_reg_3_1_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln85 = store i17 %output_reg_3_1_1, i17 %output_reg_3_1, i17 %psum_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 218 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%data_reg_3_0_1 = load i8 %data_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 219 'load' 'data_reg_3_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_3_0_1, i8 %data_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 220 'store' 'store_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln86_21 = sext i8 %data_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 221 'sext' 'sext_ln86_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (1.55ns)   --->   "%output_reg_3_0_1 = mul i16 %sext_ln86_21, i16 %sext_ln86_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 222 'mul' 'output_reg_3_0_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln85 = store i16 %output_reg_3_0_1, i16 %output_reg_3_0, i16 %psum_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 223 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%psum_3 = load i18 %output_reg_2_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 224 'load' 'psum_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln82_3 = sext i18 %psum_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 225 'sext' 'sext_ln82_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/2] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln86_4 = mul i16 %sext_ln86_22, i16 %sext_ln86_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 226 'mul' 'mul_ln86_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 227 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%sext_ln86_23 = sext i16 %mul_ln86_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 227 'sext' 'sext_ln86_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_2_3_1 = add i19 %sext_ln82_3, i19 %sext_ln86_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 228 'add' 'output_reg_2_3_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln85_1 = sext i19 %output_reg_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 229 'sext' 'sext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln85 = store i19 %output_reg_2_3_1, i19 %output_reg_2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 230 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%psum_4 = load i17 %output_reg_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 231 'load' 'psum_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln82_4 = sext i17 %psum_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 232 'sext' 'sext_ln82_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/2] (0.00ns) (grouped into DSP with root node output_reg_2_2_1)   --->   "%mul_ln86_5 = mul i16 %sext_ln86_24, i16 %sext_ln86_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 233 'mul' 'mul_ln86_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 234 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_2_1)   --->   "%sext_ln86_25 = sext i16 %mul_ln86_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 234 'sext' 'sext_ln86_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_2_2_1 = add i18 %sext_ln82_4, i18 %sext_ln86_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 235 'add' 'output_reg_2_2_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%store_ln85 = store i18 %output_reg_2_2_1, i18 %output_reg_2_2, i18 %psum_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 236 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%psum_5 = load i16 %output_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 237 'load' 'psum_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln82_5 = sext i16 %psum_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 238 'sext' 'sext_ln82_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/2] (0.00ns) (grouped into DSP with root node output_reg_2_1_1)   --->   "%mul_ln86_6 = mul i16 %sext_ln86_26, i16 %sext_ln86_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 239 'mul' 'mul_ln86_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 240 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_1_1)   --->   "%sext_ln86_27 = sext i16 %mul_ln86_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 240 'sext' 'sext_ln86_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_2_1_1 = add i17 %sext_ln86_27, i17 %sext_ln82_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 241 'add' 'output_reg_2_1_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%store_ln85 = store i17 %output_reg_2_1_1, i17 %output_reg_2_1, i17 %psum_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 242 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%data_reg_2_0_1 = load i8 %data_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 243 'load' 'data_reg_2_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_2_0_1, i8 %data_reg_2_0, i8 %data_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 244 'store' 'store_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln86_28 = sext i8 %data_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 245 'sext' 'sext_ln86_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (1.55ns)   --->   "%output_reg_2_0_1 = mul i16 %sext_ln86_28, i16 %sext_ln86_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 246 'mul' 'output_reg_2_0_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln85 = store i16 %output_reg_2_0_1, i16 %output_reg_2_0, i16 %psum_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 247 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%psum_6 = load i18 %output_reg_1_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 248 'load' 'psum_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln82_6 = sext i18 %psum_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 249 'sext' 'sext_ln82_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/2] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln86_8 = mul i16 %sext_ln86_29, i16 %sext_ln86_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 250 'mul' 'mul_ln86_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 251 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%sext_ln86_30 = sext i16 %mul_ln86_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 251 'sext' 'sext_ln86_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_1_3_1 = add i19 %sext_ln82_6, i19 %sext_ln86_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 252 'add' 'output_reg_1_3_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln85_2 = sext i19 %output_reg_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 253 'sext' 'sext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%store_ln85 = store i19 %output_reg_1_3_1, i19 %output_reg_1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 254 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%psum_7 = load i17 %output_reg_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 255 'load' 'psum_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln82_7 = sext i17 %psum_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 256 'sext' 'sext_ln82_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/2] (0.00ns) (grouped into DSP with root node output_reg_1_2_1)   --->   "%mul_ln86_9 = mul i16 %sext_ln86_31, i16 %sext_ln86_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 257 'mul' 'mul_ln86_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_2_1)   --->   "%sext_ln86_32 = sext i16 %mul_ln86_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 258 'sext' 'sext_ln86_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_1_2_1 = add i18 %sext_ln82_7, i18 %sext_ln86_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 259 'add' 'output_reg_1_2_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln85 = store i18 %output_reg_1_2_1, i18 %output_reg_1_2, i18 %psum_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 260 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%psum_8 = load i16 %output_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 261 'load' 'psum_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln82_8 = sext i16 %psum_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 262 'sext' 'sext_ln82_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/2] (0.00ns) (grouped into DSP with root node output_reg_1_1_1)   --->   "%mul_ln86_10 = mul i16 %sext_ln86_33, i16 %sext_ln86_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 263 'mul' 'mul_ln86_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_1_1)   --->   "%sext_ln86_34 = sext i16 %mul_ln86_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 264 'sext' 'sext_ln86_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_1_1_1 = add i17 %sext_ln86_34, i17 %sext_ln82_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 265 'add' 'output_reg_1_1_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%store_ln85 = store i17 %output_reg_1_1_1, i17 %output_reg_1_1, i17 %psum_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 266 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%data_reg_1_0_1 = load i8 %data_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 267 'load' 'data_reg_1_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_1_0_1, i8 %data_reg_1_0, i8 %data_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 268 'store' 'store_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln86_35 = sext i8 %data_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 269 'sext' 'sext_ln86_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (1.55ns)   --->   "%output_reg_1_0_1 = mul i16 %sext_ln86_35, i16 %sext_ln86_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 270 'mul' 'output_reg_1_0_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%store_ln85 = store i16 %output_reg_1_0_1, i16 %output_reg_1_0, i16 %psum_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 271 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_0_3_1, i8 %data_reg_0_3, i8 %data_reg_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 272 'store' 'store_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%psum_9 = load i18 %output_reg_0_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 273 'load' 'psum_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln82_9 = sext i18 %psum_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 274 'sext' 'sext_ln82_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln86_36 = sext i8 %data_reg_0_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 275 'sext' 'sext_ln86_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.49ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln86_12 = mul i16 %sext_ln86_36, i16 %sext_ln86_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 276 'mul' 'mul_ln86_12' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%sext_ln86_37 = sext i16 %mul_ln86_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 277 'sext' 'sext_ln86_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_0_3_1 = add i19 %sext_ln82_9, i19 %sext_ln86_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 278 'add' 'output_reg_0_3_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln85_3 = sext i19 %output_reg_0_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 279 'sext' 'sext_ln85_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%store_ln85 = store i19 %output_reg_0_3_1, i19 %output_reg_0_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 280 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_0_2_1, i8 %data_reg_0_2, i8 %data_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 281 'store' 'store_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%psum_10 = load i17 %output_reg_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 282 'load' 'psum_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln82_10 = sext i17 %psum_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 283 'sext' 'sext_ln82_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln86_38 = sext i8 %data_reg_0_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 284 'sext' 'sext_ln86_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.49ns) (grouped into DSP with root node output_reg_0_2_1)   --->   "%mul_ln86_13 = mul i16 %sext_ln86_38, i16 %sext_ln86_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 285 'mul' 'mul_ln86_13' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 286 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_2_1)   --->   "%sext_ln86_39 = sext i16 %mul_ln86_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 286 'sext' 'sext_ln86_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_0_2_1 = add i18 %sext_ln82_10, i18 %sext_ln86_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 287 'add' 'output_reg_0_2_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%store_ln85 = store i18 %output_reg_0_2_1, i18 %output_reg_0_2, i18 %psum_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 288 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_0_1_1, i8 %data_reg_0_1, i8 %data_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 289 'store' 'store_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%psum_11 = load i16 %output_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 290 'load' 'psum_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln82_11 = sext i16 %psum_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 291 'sext' 'sext_ln82_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln86_40 = sext i8 %data_reg_0_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 292 'sext' 'sext_ln86_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.49ns) (grouped into DSP with root node output_reg_0_1_1)   --->   "%mul_ln86_14 = mul i16 %sext_ln86_40, i16 %sext_ln86_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 293 'mul' 'mul_ln86_14' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_1_1)   --->   "%sext_ln86_41 = sext i16 %mul_ln86_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 294 'sext' 'sext_ln86_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_0_1_1 = add i17 %sext_ln82_11, i17 %sext_ln86_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 295 'add' 'output_reg_0_1_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%store_ln85 = store i17 %output_reg_0_1_1, i17 %output_reg_0_1, i17 %psum_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 296 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %data_reg_0_0_1, i8 %data_reg_0_0, i8 %data_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 297 'store' 'store_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln86_42 = sext i8 %data_reg_0_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 298 'sext' 'sext_ln86_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (1.55ns)   --->   "%output_reg_0_0_1 = mul i16 %sext_ln86_42, i16 %sext_ln55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 299 'mul' 'output_reg_0_0_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%store_ln85 = store i16 %output_reg_0_0_1, i16 %output_reg_0_0, i16 %psum_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:85->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 300 'store' 'store_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/2] (1.15ns)   --->   "%output_l1_local_3_load = load i10 %output_l1_local_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 301 'load' 'output_l1_local_3_load' <Predicate = (and_ln93 & !icmp_ln197)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 302 [1/1] (0.88ns)   --->   "%add_ln98 = add i32 %output_l1_local_3_load, i32 %sext_ln85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 302 'add' 'add_ln98' <Predicate = (and_ln93 & !icmp_ln197)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.22ns)   --->   "%select_ln197 = select i1 %icmp_ln197, i32 %sext_ln85, i32 %add_ln98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 303 'select' 'select_ln197' <Predicate = (and_ln93)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (1.15ns)   --->   "%store_ln95 = store i32 %select_ln197, i10 %output_l1_local_3_addr, i32 %output_l1_local_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 304 'store' 'store_ln95' <Predicate = (and_ln93)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 305 [1/1] (0.71ns)   --->   "%add_ln100 = add i9 %add_ln100_4, i9 %trunc_ln55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 305 'add' 'add_ln100' <Predicate = (and_ln93)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i9 %add_ln100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 306 'zext' 'zext_ln100' <Predicate = (and_ln93)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%output_l1_pass_3_addr = getelementptr i32 %output_l1_pass_3, i64, i64 %zext_ln100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 307 'getelementptr' 'output_l1_pass_3_addr' <Predicate = (and_ln93)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (1.15ns)   --->   "%store_ln100 = store i32 %select_ln197, i9 %output_l1_pass_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 308 'store' 'store_ln100' <Predicate = (and_ln93)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 309 [1/2] (1.15ns)   --->   "%output_l1_local_2_load = load i10 %output_l1_local_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 309 'load' 'output_l1_local_2_load' <Predicate = (and_ln93_1 & !icmp_ln197)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 310 [1/1] (0.88ns)   --->   "%add_ln98_1 = add i32 %output_l1_local_2_load, i32 %sext_ln85_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 310 'add' 'add_ln98_1' <Predicate = (and_ln93_1 & !icmp_ln197)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.22ns)   --->   "%select_ln197_1 = select i1 %icmp_ln197, i32 %sext_ln85_1, i32 %add_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 311 'select' 'select_ln197_1' <Predicate = (and_ln93_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (1.15ns)   --->   "%store_ln95 = store i32 %select_ln197_1, i10 %output_l1_local_2_addr, i32 %output_l1_local_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 312 'store' 'store_ln95' <Predicate = (and_ln93_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 313 [1/1] (0.71ns)   --->   "%add_ln100_1 = add i9 %add_ln100_5, i9 %trunc_ln55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 313 'add' 'add_ln100_1' <Predicate = (and_ln93_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i9 %add_ln100_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 314 'zext' 'zext_ln100_1' <Predicate = (and_ln93_1)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%output_l1_pass_2_addr = getelementptr i32 %output_l1_pass_2, i64, i64 %zext_ln100_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 315 'getelementptr' 'output_l1_pass_2_addr' <Predicate = (and_ln93_1)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (1.15ns)   --->   "%store_ln100 = store i32 %select_ln197_1, i9 %output_l1_pass_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 316 'store' 'store_ln100' <Predicate = (and_ln93_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 317 [1/2] (1.15ns)   --->   "%output_l1_local_1_load = load i10 %output_l1_local_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 317 'load' 'output_l1_local_1_load' <Predicate = (and_ln93_2 & !icmp_ln197)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 318 [1/1] (0.88ns)   --->   "%add_ln98_2 = add i32 %output_l1_local_1_load, i32 %sext_ln85_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 318 'add' 'add_ln98_2' <Predicate = (and_ln93_2 & !icmp_ln197)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.22ns)   --->   "%select_ln197_2 = select i1 %icmp_ln197, i32 %sext_ln85_2, i32 %add_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 319 'select' 'select_ln197_2' <Predicate = (and_ln93_2)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (1.15ns)   --->   "%store_ln95 = store i32 %select_ln197_2, i10 %output_l1_local_1_addr, i32 %output_l1_local_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 320 'store' 'store_ln95' <Predicate = (and_ln93_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 321 [1/1] (0.71ns)   --->   "%add_ln100_2 = add i9 %add_ln100_6, i9 %trunc_ln55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 321 'add' 'add_ln100_2' <Predicate = (and_ln93_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i9 %add_ln100_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 322 'zext' 'zext_ln100_2' <Predicate = (and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%output_l1_pass_1_addr = getelementptr i32 %output_l1_pass_1, i64, i64 %zext_ln100_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 323 'getelementptr' 'output_l1_pass_1_addr' <Predicate = (and_ln93_2)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (1.15ns)   --->   "%store_ln100 = store i32 %select_ln197_2, i9 %output_l1_pass_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 324 'store' 'store_ln100' <Predicate = (and_ln93_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 325 [1/2] (1.15ns)   --->   "%output_l1_local_0_load = load i10 %output_l1_local_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 325 'load' 'output_l1_local_0_load' <Predicate = (and_ln93_3 & !icmp_ln197)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 326 [1/1] (0.88ns)   --->   "%add_ln98_3 = add i32 %output_l1_local_0_load, i32 %sext_ln85_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 326 'add' 'add_ln98_3' <Predicate = (and_ln93_3 & !icmp_ln197)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.22ns)   --->   "%select_ln197_3 = select i1 %icmp_ln197, i32 %sext_ln85_3, i32 %add_ln98_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 327 'select' 'select_ln197_3' <Predicate = (and_ln93_3)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (1.15ns)   --->   "%store_ln95 = store i32 %select_ln197_3, i10 %output_l1_local_0_addr, i32 %output_l1_local_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 328 'store' 'store_ln95' <Predicate = (and_ln93_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 329 [1/1] (0.71ns)   --->   "%add_ln100_3 = add i9 %add_ln100_7, i9 %trunc_ln55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 329 'add' 'add_ln100_3' <Predicate = (and_ln93_3)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln100_3 = zext i9 %add_ln100_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 330 'zext' 'zext_ln100_3' <Predicate = (and_ln93_3)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%output_l1_pass_0_addr = getelementptr i32 %output_l1_pass_0, i64, i64 %zext_ln100_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 331 'getelementptr' 'output_l1_pass_0_addr' <Predicate = (and_ln93_3)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (1.15ns)   --->   "%store_ln100 = store i32 %select_ln197_3, i9 %output_l1_pass_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 332 'store' 'store_ln100' <Predicate = (and_ln93_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%speclatency_ln103 = speclatency void @_ssdm_op_SpecLatency, i64, i64, void @empty_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 333 'speclatency' 'speclatency_ln103' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%rend_i_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 334 'specregionend' 'rend_i_i' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb85.i.i"   --->   Operation 335 'br' 'br_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%ret_ln197 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197]   --->   Operation 336 'ret' 'ret_ln197' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.8ns
The critical path consists of the following:
	fifo read on port 'empty' [89]  (1.46 ns)
	'mul' operation ('mul_ln147', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197) [90]  (3.17 ns)
	'mul' operation ('mul86_i_i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197) [95]  (1.46 ns)
	'add' operation ('add_ln100_4', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197) [112]  (0.715 ns)

 <State 2>: 3.35ns
The critical path consists of the following:
	'phi' operation ('i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197) with incoming values : ('add_ln55', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197) [118]  (0 ns)
	'add' operation ('add_ln93', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197) [281]  (0.88 ns)
	'getelementptr' operation ('output_l1_local_3_addr', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197) [290]  (0 ns)
	'load' operation ('output_l1_local_3_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197) on array 'output_l1_local_3' [291]  (1.16 ns)
	blocking operation 1.31 ns on control path)

 <State 3>: 6.26ns
The critical path consists of the following:
	'load' operation ('data_l1buf_3_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197) on array 'data_l1buf_3' [149]  (1.16 ns)
	'select' operation ('data_reg[0][3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197) [150]  (0.303 ns)
	'mul' operation of DSP[256] ('mul_ln86_12', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197) [254]  (0.494 ns)
	'add' operation of DSP[256] ('output_reg[0][3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197) [256]  (2.04 ns)
	'add' operation ('add_ln98_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197) [346]  (0.88 ns)
	'select' operation ('select_ln197_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197) [347]  (0.227 ns)
	'store' operation ('store_ln95', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:95->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:208->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197) of variable 'select_ln197_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:197 on array 'output_l1_local_0' [348]  (1.16 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
