Record=TopLevelDocument|FileName=Top.SchDoc
Record=SheetSymbol|SourceDocument=S3_LED_MAT_FPGA.SCHDOC|Designator=U_S3_LED_MAT_FPGA_POWER|SchDesignator=U_S3_LED_MAT_FPGA_POWER|FileName=S3_LED_MAT_FPGA_POWER.SchDoc|SymbolType=Normal|RawFileName=S3_LED_MAT_FPGA_POWER.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Top.SchDoc|Designator=H1|SchDesignator=H1|FileName=LED_MAT_HUB.SchDoc|SymbolType=Normal|RawFileName=LED_MAT_HUB.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Top.SchDoc|Designator=H2|SchDesignator=H2|FileName=LED_MAT_HUB.SchDoc|SymbolType=Normal|RawFileName=LED_MAT_HUB.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Top.SchDoc|Designator=H3|SchDesignator=H3|FileName=LED_MAT_HUB.SchDoc|SymbolType=Normal|RawFileName=LED_MAT_HUB.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Top.SchDoc|Designator=U_Power|SchDesignator=U_Power|FileName=Power.SchDoc|SymbolType=Normal|RawFileName=Power.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Top.SchDoc|Designator=U_PSRAM|SchDesignator=U_PSRAM|FileName=PSRAM.SchDoc|SymbolType=Normal|RawFileName=PSRAM.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Top.SchDoc|Designator=U_S1_LED_MAT_HDMI|SchDesignator=U_S1_LED_MAT_HDMI|FileName=S1_LED_MAT_HDMI.SCHDOC|SymbolType=Normal|RawFileName=S1_LED_MAT_HDMI.SCHDOC|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Top.SchDoc|Designator=U_S3_LED_MAT_FPGA|SchDesignator=U_S3_LED_MAT_FPGA|FileName=S3_LED_MAT_FPGA.SCHDOC|SymbolType=Normal|RawFileName=S3_LED_MAT_FPGA.SCHDOC|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
