
---------- Begin Simulation Statistics ----------
final_tick                                86928432000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49070                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879040                       # Number of bytes of host memory used
host_op_rate                                    93336                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2037.89                       # Real time elapsed on the host
host_tick_rate                               42655996                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086928                       # Number of seconds simulated
sim_ticks                                 86928432000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 116113384                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 71456451                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.738569                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.738569                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5307374                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3786919                       # number of floating regfile writes
system.cpu.idleCycles                        13926413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2666839                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 24727581                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.428112                       # Inst execution rate
system.cpu.iew.exec_refs                     55860364                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   21582630                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                11037991                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              37415036                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              15466                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            197026                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             23950876                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           271822643                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              34277734                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3959350                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             248286998                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  57398                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4425807                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2365921                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4496636                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          48561                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1967477                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         699362                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 267471841                       # num instructions consuming a value
system.cpu.iew.wb_count                     244688994                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.645385                       # average fanout of values written-back
system.cpu.iew.wb_producers                 172622212                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.407416                       # insts written-back per cycle
system.cpu.iew.wb_sent                      246955236                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                354962027                       # number of integer regfile reads
system.cpu.int_regfile_writes               192235133                       # number of integer regfile writes
system.cpu.ipc                               0.575186                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.575186                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           5097950      2.02%      2.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             188962315     74.91%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               176239      0.07%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 27210      0.01%     77.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              136465      0.05%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18269      0.01%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               198982      0.08%     77.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   74      0.00%     77.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                91677      0.04%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              379864      0.15%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4056      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             224      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1189      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             114      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            298      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32109856     12.73%     90.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18246907      7.23%     97.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3000695      1.19%     98.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3793784      1.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              252246348                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8592021                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16357636                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7559142                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13699670                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4149986                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016452                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2572536     61.99%     61.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     61.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     61.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     61.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     61.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     61.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     61.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     61.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     61.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     61.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     61.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     61.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     61.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   7904      0.19%     62.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     62.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    627      0.02%     62.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   483      0.01%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   60      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     62.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 253401      6.11%     68.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                481874     11.61%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            703922     16.96%     96.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           129159      3.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              242706363                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          652562625                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    237129852                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         339782452                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  271760886                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 252246348                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               61757                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        81613138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            347127                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          34813                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     83065661                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     159930452                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.577225                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.225880                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            89820774     56.16%     56.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12956630      8.10%     64.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12259434      7.67%     71.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11326778      7.08%     79.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10695647      6.69%     85.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8456912      5.29%     90.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7545954      4.72%     95.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4498940      2.81%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2369383      1.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       159930452                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.450885                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2042444                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2703993                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             37415036                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            23950876                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               112994749                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        173856865                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1457676                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       248716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        505612                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        13363                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4359954                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2223                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8724321                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2227                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                32923720                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24646568                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2656562                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14144754                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12235965                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             86.505322                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1861421                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3663                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2071219                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             548151                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1523068                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       368712                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        79235377                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2206477                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    148300016                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.282599                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.280368                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        94527029     63.74%     63.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15387474     10.38%     74.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7760207      5.23%     79.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11138456      7.51%     86.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4477169      3.02%     89.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2353135      1.59%     91.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1792508      1.21%     92.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1455474      0.98%     93.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9408564      6.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    148300016                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9408564                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     44707692                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44707692                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45361153                       # number of overall hits
system.cpu.dcache.overall_hits::total        45361153                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1381255                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1381255                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1396364                       # number of overall misses
system.cpu.dcache.overall_misses::total       1396364                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32128815973                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32128815973                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32128815973                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32128815973                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     46088947                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     46088947                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     46757517                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     46757517                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029969                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029969                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029864                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029864                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23260.597046                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23260.597046                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23008.911697                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23008.911697                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        99054                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1147                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4450                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              17                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.259326                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.470588                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       643650                       # number of writebacks
system.cpu.dcache.writebacks::total            643650                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       410897                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       410897                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       410897                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       410897                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       970358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       970358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       980310                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       980310                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21999437474                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21999437474                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22272765974                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22272765974                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021054                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021054                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020966                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020966                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22671.465041                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22671.465041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22720.125240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22720.125240                       # average overall mshr miss latency
system.cpu.dcache.replacements                 977815                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     29834264                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29834264                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1150102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1150102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22519058500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22519058500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     30984366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30984366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037119                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037119                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19580.053334                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19580.053334                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       400759                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       400759                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       749343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       749343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12779592000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12779592000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024185                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024185                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17054.395651                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17054.395651                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14873428                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14873428                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       231153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       231153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9609757473                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9609757473                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41573.146241                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41573.146241                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       221015                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       221015                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9219845474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9219845474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41715.926403                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41715.926403                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       653461                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        653461                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        15109                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15109                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       668570                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       668570                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022599                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022599                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         9952                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         9952                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    273328500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    273328500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014886                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014886                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27464.680466                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27464.680466                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  86928432000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.808828                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46343298                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            978327                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.369947                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.808828                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          94493361                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         94493361                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  86928432000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 81861302                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              30403370                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  42964606                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2335253                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2365921                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             12096423                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                466617                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              290932170                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2034211                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    34288163                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    21587343                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        235863                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         56070                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86928432000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  86928432000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  86928432000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           86952610                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      159597713                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    32923720                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14645537                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      70058698                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 5648698                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        308                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                10390                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         82271                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1810                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  25043934                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1492133                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        4                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          159930452                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.921322                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.149618                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                110526593     69.11%     69.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2332333      1.46%     70.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3203108      2.00%     72.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3244374      2.03%     74.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3799713      2.38%     76.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3918205      2.45%     79.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3153818      1.97%     81.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2924972      1.83%     83.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 26827336     16.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            159930452                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.189373                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.917983                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     21420691                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21420691                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     21420691                       # number of overall hits
system.cpu.icache.overall_hits::total        21420691                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3623214                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3623214                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3623214                       # number of overall misses
system.cpu.icache.overall_misses::total       3623214                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  52761150432                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  52761150432                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  52761150432                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  52761150432                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25043905                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25043905                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25043905                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25043905                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.144674                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.144674                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.144674                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.144674                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14561.974653                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14561.974653                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14561.974653                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14561.974653                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        34794                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1647                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.125683                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3381932                       # number of writebacks
system.cpu.icache.writebacks::total           3381932                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       238950                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       238950                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       238950                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       238950                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3384264                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3384264                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3384264                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3384264                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  46861530950                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  46861530950                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  46861530950                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  46861530950                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.135133                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.135133                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.135133                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.135133                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13846.889885                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13846.889885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13846.889885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13846.889885                       # average overall mshr miss latency
system.cpu.icache.replacements                3381932                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     21420691                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21420691                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3623214                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3623214                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  52761150432                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  52761150432                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25043905                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25043905                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.144674                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.144674                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14561.974653                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14561.974653                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       238950                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       238950                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3384264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3384264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  46861530950                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  46861530950                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.135133                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.135133                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13846.889885                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13846.889885                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  86928432000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.597404                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24804954                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3384263                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.329500                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.597404                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999214                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999214                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          380                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          53472073                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         53472073                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  86928432000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    25061053                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        355183                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86928432000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  86928432000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  86928432000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2459835                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                12630368                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                17476                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               48561                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                8848045                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                84632                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3229                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  86928432000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2365921                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 83573235                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                17909173                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11389                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  43296929                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12773805                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              283683615                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                152402                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1290640                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 198745                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10915773                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           308531407                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   696713284                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                417748273                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   5834856                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 95952671                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     226                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 222                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8098698                       # count of insts added to the skid buffer
system.cpu.rob.reads                        406796555                       # The number of ROB reads
system.cpu.rob.writes                       550581288                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3290483                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               813104                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4103587                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3290483                       # number of overall hits
system.l2.overall_hits::.cpu.data              813104                       # number of overall hits
system.l2.overall_hits::total                 4103587                       # number of overall hits
system.l2.demand_misses::.cpu.inst              91680                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             165223                       # number of demand (read+write) misses
system.l2.demand_misses::total                 256903                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             91680                       # number of overall misses
system.l2.overall_misses::.cpu.data            165223                       # number of overall misses
system.l2.overall_misses::total                256903                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   6927348500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12129819500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19057168000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   6927348500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12129819500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19057168000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3382163                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           978327                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4360490                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3382163                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          978327                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4360490                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027107                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.168883                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058916                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027107                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.168883                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058916                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75560.083988                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73414.836312                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74180.402720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75560.083988                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73414.836312                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74180.402720                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              127603                       # number of writebacks
system.l2.writebacks::total                    127603                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         91679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        165223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            256902                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        91679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       165223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           256902                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   5993140500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10444492000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16437632500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   5993140500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10444492000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16437632500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.168883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058916                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.168883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.058916                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65370.919185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63214.516139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63984.058123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65370.919185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63214.516139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63984.058123                       # average overall mshr miss latency
system.l2.replacements                         249995                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       643650                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           643650                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       643650                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       643650                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3380588                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3380588                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3380588                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3380588                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          451                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           451                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             1974                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1974                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  9                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         1983                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1983                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.004539                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.004539                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       117500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       117500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.004539                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.004539                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 13055.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13055.555556                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            109685                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                109685                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109644                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109644                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7701831000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7701831000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        219329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            219329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.499907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.499907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70243.980519                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70243.980519                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6581145000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6581145000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.499907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.499907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60022.846667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60022.846667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3290483                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3290483                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        91680                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            91680                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   6927348500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6927348500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3382163                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3382163                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75560.083988                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75560.083988                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        91679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        91679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   5993140500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5993140500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027107                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027107                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65370.919185                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65370.919185                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        703419                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            703419                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        55579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           55579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4427988500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4427988500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       758998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        758998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.073227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79670.172187                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79670.172187                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        55579                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        55579                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3863347000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3863347000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.073227                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.073227                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69510.912395                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69510.912395                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  86928432000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8167.239647                       # Cycle average of tags in use
system.l2.tags.total_refs                     8720001                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    258187                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.773974                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     192.455118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3657.220506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4317.564023                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.446438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.527046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996977                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2396                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  70021883                       # Number of tag accesses
system.l2.tags.data_accesses                 70021883                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  86928432000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    127600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     91679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    164761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001013286750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7650                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7650                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              652306                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             120043                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      256902                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     127603                       # Number of write requests accepted
system.mem_ctrls.readBursts                    256902                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   127603                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    462                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                256902                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               127603                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  224386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.520261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.117945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.830606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7647     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7650                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.676471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.648129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.989437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5122     66.95%     66.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               97      1.27%     68.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2241     29.29%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.29%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.10%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7650                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   29568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16441728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8166592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    189.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   86928012500                       # Total gap between requests
system.mem_ctrls.avgGap                     226077.72                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5867456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10544704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8164800                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 67497547.867882862687                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 121303280.841416761279                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 93925540.955345883965                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        91679                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       165223                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       127603                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   2967676750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4996396750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2075543820750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32370.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30240.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16265634.98                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5867456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10574272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16441728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5867456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5867456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8166592                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8166592                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        91679                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       165223                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         256902                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       127603                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        127603                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     67497548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    121643423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        189140971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     67497548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     67497548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     93946156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        93946156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     93946156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     67497548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    121643423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       283087126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               256440                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              127575                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15303                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15089                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18657                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16753                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6925                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8556                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3155823500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1282200000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7964073500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12306.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31056.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              174332                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              73151                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.98                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       136531                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   180.009639                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   119.427174                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   215.425664                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        71807     52.59%     52.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36743     26.91%     79.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11028      8.08%     87.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5290      3.87%     91.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3265      2.39%     93.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1921      1.41%     95.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1438      1.05%     96.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          933      0.68%     96.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4106      3.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       136531                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16412160                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8164800                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              188.800829                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               93.925541                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.21                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  86928432000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       485648520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       258128310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      918960840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     333427500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6861840960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25309141710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12067556640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   46234704480                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.870913                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  31112071500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2902640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  52913720500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       489189960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       260006835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      912020760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     332514000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6861840960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25664028840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11768704320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   46288305675                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.487526                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  30331668500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2902640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  53694123500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  86928432000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             147258                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       127603                       # Transaction distribution
system.membus.trans_dist::CleanEvict           121098                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109644                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109644                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        147258                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       762514                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       762514                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 762514                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24608320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24608320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24608320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            256911                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  256911    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              256911                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  86928432000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           254006000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          321127500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4143261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       771253                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3381932                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          456557                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1983                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1983                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           219329                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          219329                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3384264                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       758998                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10148358                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2938435                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13086793                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    432902016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    103806528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              536708544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          252096                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8301056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4614569                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003381                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.058061                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4598972     99.66%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15593      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4614569                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  86928432000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8387742500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5077622040                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1469109742                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
