# #100daysofRTL Day 10 -   in SystemVerilog
## _PISO Shift Register_

Parallel data is loaded into the register simultaneously and is shifted out of the register serially one bit at a time under clock control.
## Design using SystemVerilog

<p align="center">
   <img alt="pisocode" title="piso" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/010_RTL_PISO_SR/images/piso_code.PNG" width="550">
</p>

## Testbench

<p align="center">
   <img alt="piso_tb" title="piso" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/010_RTL_PISO_SR/images/piso_tb.PNG" width="750">
</p>

## Simulation Results

<p align="center">
   <img alt="waveformpiso" title="piso" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/010_RTL_PISO_SR/images/Waveform.PNG" width="1250">
</p>

_"Real change, enduring change, happens one step at a time."_

*Day 10 Completed*
