# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CISC24.ip_user_files/bd/BlockRAM/ip/BlockRAM_blk_mem_gen_0_0/sim/BlockRAM_blk_mem_gen_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
