{
    "DESIGN_NAME": "pm32",
    "VERILOG_FILES": ["dir::pm32.v", "dir::spm.v"],
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "clk",
    "PNR_SDC_FILE": "dir::pm32.sdc"
  }