// Seed: 4241223547
module module_0 (
    input  tri0  id_0,
    input  wor   id_1,
    output uwire id_2
    , id_4
);
  assign id_2 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    input tri id_3,
    output uwire id_4,
    input supply1 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input supply1 id_8,
    input uwire id_9,
    input supply0 id_10,
    input uwire id_11,
    input tri0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri id_16,
    output supply0 id_17,
    input wor id_18,
    input supply1 id_19,
    input tri0 id_20
);
  wire id_22;
  tri1 id_23 = 1;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_13
  );
  assign modCall_1.id_2 = 0;
  assign id_17 = 1;
  wire id_24;
  xnor primCall (
      id_13,
      id_11,
      id_20,
      id_3,
      id_5,
      id_23,
      id_9,
      id_10,
      id_15,
      id_8,
      id_16,
      id_22,
      id_6,
      id_12,
      id_18,
      id_14
  );
endmodule
