head	1.2;
access;
symbols
	OPENBSD_5_4:1.1.0.14
	OPENBSD_5_4_BASE:1.1
	OPENBSD_5_3:1.1.0.12
	OPENBSD_5_3_BASE:1.1
	OPENBSD_5_2:1.1.0.10
	OPENBSD_5_2_BASE:1.1
	OPENBSD_5_1_BASE:1.1
	OPENBSD_5_1:1.1.0.8
	OPENBSD_5_0:1.1.0.6
	OPENBSD_5_0_BASE:1.1
	OPENBSD_4_9:1.1.0.2
	OPENBSD_4_9_BASE:1.1
	OPENBSD_4_8:1.1.0.4
	OPENBSD_4_8_BASE:1.1;
locks; strict;
comment	@# @;


1.2
date	2014.02.03.15.54.53;	author matthieu;	state dead;
branches;
next	1.1;

1.1
date	2010.05.10.22.32.30;	author oga;	state Exp;
branches;
next	;


desc
@@


1.2
log
@Update to xf86-video-intel 2.99.909
Tested by jsg@@, kettenis@@ and myself on a wide range of intel cards.
@
text
@/*
   GRF allocation:
   g1~g30: constant buffer
           g1~g2:intra IQ matrix
           g3~g4:non intra IQ matrix
           g5~g20:IDCT tab
   g31:    read and write message descriptor
   g32~g55:DCT data
   g58~g81:reference data
   g82:    thread payload 
   g83~g106:IDCT data 
*/
mov (8) g82.0<1>UD g31.0<8,8,1>UD {align1};

mov.sat (16) g33.0<2>UB g33.0<16,16,1>W {align1};
mov.sat (16) g34.0<2>UB g34.0<16,16,1>W {align1};
mov.sat (16) g35.0<2>UB g35.0<16,16,1>W {align1};
mov.sat (16) g36.0<2>UB g36.0<16,16,1>W {align1};
mov.sat (16) g37.0<2>UB g37.0<16,16,1>W {align1};
mov.sat (16) g38.0<2>UB g38.0<16,16,1>W {align1};
mov.sat (16) g39.0<2>UB g39.0<16,16,1>W {align1};
mov.sat (16) g40.0<2>UB g40.0<16,16,1>W {align1};
mov.sat (16) g41.0<2>UB g41.0<16,16,1>W {align1};
mov.sat (16) g42.0<2>UB g42.0<16,16,1>W {align1};
mov.sat (16) g43.0<2>UB g43.0<16,16,1>W {align1};
mov.sat (16) g44.0<2>UB g44.0<16,16,1>W {align1};
mov.sat (16) g45.0<2>UB g45.0<16,16,1>W {align1};
mov.sat (16) g46.0<2>UB g46.0<16,16,1>W {align1};
mov.sat (16) g47.0<2>UB g47.0<16,16,1>W {align1};
mov.sat (16) g48.0<2>UB g48.0<16,16,1>W {align1};

mov.sat (16) g49.0<2>UB g49.0<16,16,1>W {align1};
mov.sat (16) g50.0<2>UB g50.0<16,16,1>W {align1};
mov.sat (16) g51.0<2>UB g51.0<16,16,1>W {align1};
mov.sat (16) g52.0<2>UB g52.0<16,16,1>W {align1};
mov.sat (16) g53.0<2>UB g53.0<16,16,1>W {align1};
mov.sat (16) g54.0<2>UB g54.0<16,16,1>W {align1};
mov.sat (16) g55.0<2>UB g55.0<16,16,1>W {align1};
mov.sat (16) g56.0<2>UB g56.0<16,16,1>W {align1};

mov (1) g31.8<1>UD 0x00F000FUD {align1};

and.nz (1) null g82.30<1,1,1>UB 0x1UW{align1};
(f0) jmpi field_dct_y;

mov (16) m1.0<1>UB  g33.0<16,16,2>UB {align1};
mov (16) m1.16<1>UB g34.0<16,16,2>UB {align1};
mov (16) m2.0<1>UB  g35.0<16,16,2>UB {align1};
mov (16) m2.16<1>UB g36.0<16,16,2>UB {align1};
mov (16) m3.0<1>UB  g37.0<16,16,2>UB {align1};
mov (16) m3.16<1>UB g38.0<16,16,2>UB {align1};
mov (16) m4.0<1>UB  g39.0<16,16,2>UB {align1};
mov (16) m4.16<1>UB g40.0<16,16,2>UB {align1};
mov (16) m5.0<1>UB  g41.0<16,16,2>UB {align1};
mov (16) m5.16<1>UB g42.0<16,16,2>UB {align1};
mov (16) m6.0<1>UB  g43.0<16,16,2>UB {align1};
mov (16) m6.16<1>UB g44.0<16,16,2>UB {align1};
mov (16) m7.0<1>UB  g45.0<16,16,2>UB {align1};
mov (16) m7.16<1>UB g46.0<16,16,2>UB {align1};
mov (16) m8.0<1>UB  g47.0<16,16,2>UB {align1};
mov (16) m8.16<1>UB g48.0<16,16,2>UB {align1};
jmpi write_back_y;

field_dct_y:
mov (16) m1.0<1>UB  g33.0<16,16,2>UB {align1};
mov (16) m1.16<1>UB g41.0<16,16,2>UB {align1};
mov (16) m2.0<1>UB  g34.0<16,16,2>UB {align1};
mov (16) m2.16<1>UB g42.0<16,16,2>UB {align1};
mov (16) m3.0<1>UB  g35.0<16,16,2>UB {align1};
mov (16) m3.16<1>UB g43.0<16,16,2>UB {align1};
mov (16) m4.0<1>UB  g36.0<16,16,2>UB {align1};
mov (16) m4.16<1>UB g44.0<16,16,2>UB {align1};
mov (16) m5.0<1>UB  g37.0<16,16,2>UB {align1};
mov (16) m5.16<1>UB g45.0<16,16,2>UB {align1};
mov (16) m6.0<1>UB  g38.0<16,16,2>UB {align1};
mov (16) m6.16<1>UB g46.0<16,16,2>UB {align1};
mov (16) m7.0<1>UB  g39.0<16,16,2>UB {align1};
mov (16) m7.16<1>UB g47.0<16,16,2>UB {align1};
mov (16) m8.0<1>UB  g40.0<16,16,2>UB {align1};
mov (16) m8.16<1>UB g48.0<16,16,2>UB {align1};

write_back_y:
send (16) 0 acc0<1>UW g31<8,8,1>UW write(0,0,2,0) mlen 9 rlen 0 {align1};

//U
mov (1) g31.8<1>UD 0x0070007UD  { align1 };
shr (2) g31.0<1>UD g82.0<2,2,1>UD 1D {align1};

mov (16) m1.0<1>UB  g49.0<16,16,2>UB {align1};
mov (16) m1.16<1>UB g50.0<16,16,2>UB {align1};
mov (16) m2.0<1>UB  g51.0<16,16,2>UB {align1};
mov (16) m2.16<1>UB g52.0<16,16,2>UB {align1};
send (16) 0 acc0<1>UW g31<8,8,1>UW write(1, 0, 2, 0) mlen 3 rlen 0 { align1 };

//V
mov (16) m1.0<1>UB  g53.0<16,16,2>UB {align1};
mov (16) m1.16<1>UB g54.0<16,16,2>UB {align1};
mov (16) m2.0<1>UB  g55.0<16,16,2>UB {align1};
mov (16) m2.16<1>UB g56.0<16,16,2>UB {align1};
send (16) 0 acc0<1>UW g31<8,8,1>UW write(2, 0, 2, 0) mlen 3 rlen 0 { align1 };

OUT:
send (16) 0 acc0<1>UW g0<8,8,1>UW
        thread_spawner(0, 0, 0) mlen 1 rlen 0 { align1 EOT};

@


1.1
log
@Update the intel driver to 2.9.1 plus backports.

2.9.1 is the last version of the intel DDX that supports UMS (User
modesetting), with 2.10 onwards being purely KMS only. As such, this
driver contains backports of almost every correctness or performance
related fix to the rendering layer in later intel drivers. This driver
*REQUIRES* a GEM enabled kernel. it claims to support non-gem mode but
this is essentially unmaintained and due to the way the abstraciton
works is slow, if it works at all (it often does not). You have been
warned.

tested by many many people on tech over the last few weeks.
@
text
@@

