#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000248d561d610 .scope module, "DataMemory_tb" "DataMemory_tb" 2 3;
 .timescale 0 0;
v00000248d56bda60_0 .var "address", 47 0;
v00000248d56bdc40_0 .net "clk", 0 0, v00000248d56bd830_0;  1 drivers
v00000248d56be140_0 .var/i "i", 31 0;
v00000248d56be500_0 .var "memRead", 0 0;
v00000248d56be5a0_0 .var "memWrite", 0 0;
v00000248d56be1e0_0 .net "readData", 63 0, L_00000248d56556e0;  1 drivers
v00000248d56be640_0 .var "writeData", 63 0;
S_00000248d561d7a0 .scope module, "DataMemory_instance" "DataMemory" 2 12, 3 1 0, S_00000248d561d610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memWrite";
    .port_info 2 /INPUT 1 "memRead";
    .port_info 3 /INPUT 48 "address";
    .port_info 4 /INPUT 64 "writeData";
    .port_info 5 /OUTPUT 64 "readData";
L_00000248d56556e0 .functor BUFZ 64, L_00000248d56be6e0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000248d561bf30 .array "RAM", 63 0, 63 0;
v00000248d5659840_0 .net *"_ivl_0", 63 0, L_00000248d56be6e0;  1 drivers
v00000248d5633370_0 .net *"_ivl_3", 5 0, L_00000248d56be780;  1 drivers
v00000248d561d930_0 .net *"_ivl_4", 7 0, L_00000248d56be820;  1 drivers
L_00000248d56be8e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000248d561d9d0_0 .net *"_ivl_7", 1 0, L_00000248d56be8e8;  1 drivers
v00000248d561c390_0 .net "address", 47 0, v00000248d56bda60_0;  1 drivers
v00000248d561c430_0 .net "clk", 0 0, v00000248d56bd830_0;  alias, 1 drivers
v00000248d561c4d0_0 .net "memRead", 0 0, v00000248d56be500_0;  1 drivers
v00000248d561c570_0 .net "memWrite", 0 0, v00000248d56be5a0_0;  1 drivers
v00000248d561c610_0 .net "readData", 63 0, L_00000248d56556e0;  alias, 1 drivers
v00000248d561c6b0_0 .net "writeData", 63 0, v00000248d56be640_0;  1 drivers
E_00000248d5659040 .event posedge, v00000248d561c430_0;
L_00000248d56be6e0 .array/port v00000248d561bf30, L_00000248d56be820;
L_00000248d56be780 .part v00000248d56bda60_0, 0, 6;
L_00000248d56be820 .concat [ 6 2 0 0], L_00000248d56be780, L_00000248d56be8e8;
S_00000248d561c750 .scope module, "clock" "clockGenerator" 2 11, 3 16 0, S_00000248d561d610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Clock";
v00000248d56bd830_0 .var "Clock", 0 0;
    .scope S_00000248d561c750;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248d56bd830_0, 0, 1;
T_0.0 ;
    %delay 5, 0;
    %load/vec4 v00000248d56bd830_0;
    %inv;
    %store/vec4 v00000248d56bd830_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_00000248d561d7a0;
T_1 ;
    %wait E_00000248d5659040;
    %load/vec4 v00000248d561c570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000248d561c6b0_0;
    %load/vec4 v00000248d561c390_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d561bf30, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000248d561d610;
T_2 ;
    %vpi_call 2 15 "$dumpfile", "DataMemory_tb.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000248d561d610 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248d56be5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248d56be500_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248d56be140_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000248d56be140_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %wait E_00000248d5659040;
    %load/vec4 v00000248d56be140_0;
    %pad/s 48;
    %muli 5, 0, 48;
    %assign/vec4 v00000248d56bda60_0, 0;
    %load/vec4 v00000248d56be140_0;
    %addi 1, 0, 32;
    %store/vec4 v00000248d56be140_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248d56be5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248d56be140_0, 0, 32;
T_2.2 ;
    %load/vec4 v00000248d56be140_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.3, 5;
    %wait E_00000248d5659040;
    %load/vec4 v00000248d56be140_0;
    %pad/s 48;
    %muli 5, 0, 48;
    %assign/vec4 v00000248d56bda60_0, 0;
    %load/vec4 v00000248d56be140_0;
    %pad/s 64;
    %addi 1, 0, 64;
    %assign/vec4 v00000248d56be640_0, 0;
    %load/vec4 v00000248d56be140_0;
    %addi 1, 0, 32;
    %store/vec4 v00000248d56be140_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248d56be5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248d56be500_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248d56be140_0, 0, 32;
T_2.4 ;
    %load/vec4 v00000248d56be140_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.5, 5;
    %wait E_00000248d5659040;
    %load/vec4 v00000248d56be140_0;
    %pad/s 48;
    %muli 5, 0, 48;
    %assign/vec4 v00000248d56bda60_0, 0;
    %load/vec4 v00000248d56be140_0;
    %addi 1, 0, 32;
    %store/vec4 v00000248d56be140_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %delay 10, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\DataMemory_tb.v";
    "./DataMemory.v";
