// Seed: 200080083
module module_0 ();
  logic id_1;
  ;
  logic id_2;
  ;
  assign module_1.id_9 = 0;
  logic id_3;
  bit id_4, id_5, id_6;
  final id_6 = 1'b0;
  wire id_7;
  wire id_8;
  ;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_1[1'b0] = id_2 - 1'b0;
  uwire id_3 = id_3, id_4 = 1'b0, id_5 = -1, id_6 = id_5, id_7 = id_2, id_8 = id_8;
  tri0  id_9 = 1, id_10 = -1 !== id_10;
  module_0 modCall_1 ();
endmodule
