DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "riscvio_lib"
unitName "caches"
)
(DmPackageRef
library "riscvio_lib"
unitName "ISA"
)
]
instances [
(Instance
name "clk_i"
duLibraryName "riscvio_lib"
duName "clk_res_gen_var"
elements [
(GiElement
name "ONTIME"
type "time"
value "10 ns"
)
(GiElement
name "OFFTIME"
type "time"
value "10 ns"
)
(GiElement
name "RESETTIME"
type "time"
value "35 ns"
)
]
mwi 0
uid 117,0
)
(Instance
name "riscvio_i"
duLibraryName "riscvio_lib"
duName "riscvio"
elements [
]
mwi 0
uid 145,0
)
(Instance
name "int_ram_i"
duLibraryName "riscvio_lib"
duName "int_ram"
elements [
]
mwi 0
uid 305,0
)
]
libraryRefs [
"ieee"
"riscvio_lib"
]
)
version "32.1"
appVersion "2022.3 Built on 14 Jul 2022 at 13:56:12"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hds/riscvio_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hds/riscvio_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hds/riscvio_tb"
)
(vvPair
variable "d_logical"
value "/u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hds/riscvio_tb"
)
(vvPair
variable "date"
value "06/24/24"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "24"
)
(vvPair
variable "entity_name"
value "riscvio_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "rbnlux"
)
(vvPair
variable "graphical_source_date"
value "06/24/24"
)
(vvPair
variable "graphical_source_group"
value "ckoehler"
)
(vvPair
variable "graphical_source_host"
value "pc023"
)
(vvPair
variable "graphical_source_time"
value "15:35:53"
)
(vvPair
variable "group"
value "ckoehler"
)
(vvPair
variable "host"
value "pc023"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "riscvio_lib"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/riscvio_lib/modelsim"
)
(vvPair
variable "library_downstream_QISDataPrep"
value "$HDS_PROJECT_DIR/riscvio_lib/qis"
)
(vvPair
variable "library_downstream_QISPARInvoke"
value "$HDS_PROJECT_DIR/riscvio_lib/qis"
)
(vvPair
variable "library_downstream_QISPGMInvoke"
value "$HDS_PROJECT_DIR/riscvio_lib/qis"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/riscvio_lib/questasim"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "riscvio_tb"
)
(vvPair
variable "month"
value "Jun"
)
(vvPair
variable "month_long"
value "June"
)
(vvPair
variable "p"
value "/u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hds/riscvio_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/u/home/stud/rbnlux/Documents/FP/RiscViO/riscvio_lib/hds/riscvio_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "RiscViO"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaCDCFormalPath"
value "$QHOME/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "/ext/eda/questa/2022_4/questasim/bin"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:35:53"
)
(vvPair
variable "unit"
value "riscvio_tb"
)
(vvPair
variable "user"
value "rbnlux"
)
(vvPair
variable "version"
value "2022.3 Built on 14 Jul 2022 at 13:56:12"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2024"
)
(vvPair
variable "yy"
value "24"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,50000,49000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "32200,50050,44700,50950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,46000,53000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "49200,46050,53200,46950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,49000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "32200,48050,45700,48950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,32000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "28200,48050,31200,48950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,47000,69000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "49200,47200,60200,48100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,46000,69000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "53200,46050,56700,46950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,49000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "34000,46500,43000,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,49000,32000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "28200,49050,30700,49950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,32000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "28200,50050,31700,50950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,49000,49000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "32200,49050,47200,49950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,46000,69000,51000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 117,0
optionalChildren [
*13 (CptPort
uid 109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 110,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,11625,22750,12375"
)
tg (CPTG
uid 111,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
font "courier,8,0"
)
xt "19500,11550,21000,12450"
st "clk"
ju 2
blo "21000,12250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*14 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,12625,22750,13375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
font "courier,8,0"
)
xt "18500,12550,21000,13450"
st "res_n"
ju 2
blo "21000,13250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "res_n"
t "std_logic"
o 2
)
)
)
]
shape (Rectangle
uid 118,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,11000,22000,14000"
)
ttg (MlTextGroup
uid 119,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*15 (Text
uid 120,0
va (VaSet
font "courier,8,1"
)
xt "14000,14000,20000,14900"
st "riscvio_lib"
blo "14000,14700"
tm "BdLibraryNameMgr"
)
*16 (Text
uid 121,0
va (VaSet
font "courier,8,1"
)
xt "14000,14900,22000,15800"
st "clk_res_gen_var"
blo "14000,15600"
tm "CptNameMgr"
)
*17 (Text
uid 122,0
va (VaSet
font "courier,8,1"
)
xt "14000,15800,16500,16700"
st "clk_i"
blo "14000,16500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 123,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 124,0
text (MLText
uid 125,0
va (VaSet
font "courier,8,0"
)
xt "14000,8300,30000,11000"
st "ONTIME    = 10 ns    ( time )  
OFFTIME   = 10 ns    ( time )  
RESETTIME = 35 ns    ( time )  "
)
header ""
)
elements [
(GiElement
name "ONTIME"
type "time"
value "10 ns"
)
(GiElement
name "OFFTIME"
type "time"
value "10 ns"
)
(GiElement
name "RESETTIME"
type "time"
value "35 ns"
)
]
)
viewicon (ZoomableIcon
uid 126,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,12250,15750,13750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*18 (SaComponent
uid 145,0
optionalChildren [
*19 (CptPort
uid 137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,11625,28000,12375"
)
tg (CPTG
uid 139,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
font "courier,8,0"
)
xt "29000,11550,30500,12450"
st "clk"
blo "29000,12250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
o 3
suid 1,0
)
)
)
*20 (CptPort
uid 141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,12625,28000,13375"
)
tg (CPTG
uid 143,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 144,0
va (VaSet
font "courier,8,0"
)
xt "29000,12550,31500,13450"
st "res_n"
blo "29000,13250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "res_n"
t "std_logic"
o 9
suid 2,0
)
)
)
*21 (CptPort
uid 217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 218,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,13625,52750,14375"
)
tg (CPTG
uid 219,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 220,0
va (VaSet
font "courier,8,0"
)
xt "47500,13300,51000,14200"
st "ic_rack"
ju 2
blo "51000,14000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ic_rack"
t "boolean"
o 7
suid 5,0
)
)
)
*22 (CptPort
uid 221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 222,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,11625,52750,12375"
)
tg (CPTG
uid 223,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 224,0
va (VaSet
font "courier,8,0"
)
xt "36000,11300,51000,12200"
st "ic_raddr : (ADDR_WIDTH - 1:0)"
ju 2
blo "51000,12000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ic_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 17
suid 4,0
)
)
)
*23 (CptPort
uid 225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 226,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,14625,52750,15375"
)
tg (CPTG
uid 227,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 228,0
va (VaSet
font "courier,8,0"
)
xt "36500,14300,51000,15200"
st "ic_rdata : (BUS_WIDTH - 1:0)"
ju 2
blo "51000,15000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ic_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 8
suid 6,0
)
)
)
*24 (CptPort
uid 229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 230,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,12625,52750,13375"
)
tg (CPTG
uid 231,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 232,0
va (VaSet
font "courier,8,0"
)
xt "47500,12300,51000,13200"
st "ic_rreq"
ju 2
blo "51000,13000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ic_rreq"
t "boolean"
o 18
suid 3,0
)
)
)
*25 (CptPort
uid 394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 395,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,23625,52750,24375"
)
tg (CPTG
uid 396,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 397,0
va (VaSet
font "courier,8,0"
)
xt "47500,23550,51000,24450"
st "ac_rack"
ju 2
blo "51000,24250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ac_rack"
t "boolean"
o 1
suid 7,0
)
)
)
*26 (CptPort
uid 398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 399,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,22625,52750,23375"
)
tg (CPTG
uid 400,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 401,0
va (VaSet
font "courier,8,0"
)
xt "42000,22550,51000,23450"
st "ac_raddr : (31:0)"
ju 2
blo "51000,23250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ac_raddr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 10
suid 10,0
)
)
)
*27 (CptPort
uid 402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 403,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,24625,52750,25375"
)
tg (CPTG
uid 404,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 405,0
va (VaSet
font "courier,8,0"
)
xt "47000,24550,51000,25450"
st "ac_rdata"
ju 2
blo "51000,25250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ac_rdata"
t "buzz_word_T"
o 2
suid 8,0
)
)
)
*28 (CptPort
uid 406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 407,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,21625,52750,22375"
)
tg (CPTG
uid 408,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 409,0
va (VaSet
font "courier,8,0"
)
xt "47500,21550,51000,22450"
st "ac_rreq"
ju 2
blo "51000,22250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ac_rreq"
t "boolean"
o 11
suid 9,0
)
)
)
*29 (CptPort
uid 410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 411,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,18625,52750,19375"
)
tg (CPTG
uid 412,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 413,0
va (VaSet
font "courier,8,0"
)
xt "47500,18550,51000,19450"
st "dc_rack"
ju 2
blo "51000,19250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dc_rack"
t "boolean"
o 4
suid 12,0
)
)
)
*30 (CptPort
uid 414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 415,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,17625,52750,18375"
)
tg (CPTG
uid 416,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 417,0
va (VaSet
font "courier,8,0"
)
xt "42000,17550,51000,18450"
st "dc_raddr : (31:0)"
ju 2
blo "51000,18250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dc_raddr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 12
suid 18,0
)
)
)
*31 (CptPort
uid 418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 419,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,19625,52750,20375"
)
tg (CPTG
uid 420,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 421,0
va (VaSet
font "courier,8,0"
)
xt "47000,19550,51000,20450"
st "dc_rdata"
ju 2
blo "51000,20250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dc_rdata"
t "buzz_word_T"
o 5
suid 13,0
)
)
)
*32 (CptPort
uid 422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 423,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,16625,52750,17375"
)
tg (CPTG
uid 424,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 425,0
va (VaSet
font "courier,8,0"
)
xt "47500,16550,51000,17450"
st "dc_rreq"
ju 2
blo "51000,17250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dc_rreq"
t "boolean"
o 13
suid 17,0
)
)
)
*33 (CptPort
uid 426,0
ps "OnEdgeStrategy"
shape (Triangle
uid 427,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,28625,52750,29375"
)
tg (CPTG
uid 428,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 429,0
va (VaSet
font "courier,8,0"
)
xt "47500,28550,51000,29450"
st "dc_wack"
ju 2
blo "51000,29250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dc_wack"
t "boolean"
o 6
suid 11,0
)
)
)
*34 (CptPort
uid 430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 431,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,26625,52750,27375"
)
tg (CPTG
uid 432,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 433,0
va (VaSet
font "courier,8,0"
)
xt "42000,26550,51000,27450"
st "dc_waddr : (31:0)"
ju 2
blo "51000,27250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dc_waddr"
t "std_logic_vector"
b "(31 downto 0)"
o 14
suid 15,0
)
)
)
*35 (CptPort
uid 434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 435,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,29625,52750,30375"
)
tg (CPTG
uid 436,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 437,0
va (VaSet
font "courier,8,0"
)
xt "47000,29550,51000,30450"
st "dc_wdata"
ju 2
blo "51000,30250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dc_wdata"
t "buzz_word_T"
o 15
suid 16,0
)
)
)
*36 (CptPort
uid 438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 439,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,27625,52750,28375"
)
tg (CPTG
uid 440,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 441,0
va (VaSet
font "courier,8,0"
)
xt "47500,27550,51000,28450"
st "dc_wreq"
ju 2
blo "51000,28250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dc_wreq"
t "boolean"
o 16
suid 14,0
)
)
)
]
shape (Rectangle
uid 146,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "28000,11000,52000,31000"
)
oxt "15000,6000,39000,26000"
ttg (MlTextGroup
uid 147,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 148,0
va (VaSet
font "courier,8,1"
)
xt "37750,20100,43750,21000"
st "riscvio_lib"
blo "37750,20800"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 149,0
va (VaSet
font "courier,8,1"
)
xt "37750,21000,41250,21900"
st "riscvio"
blo "37750,21700"
tm "CptNameMgr"
)
*39 (Text
uid 150,0
va (VaSet
font "courier,8,1"
)
xt "37750,21900,42250,22800"
st "riscvio_i"
blo "37750,22600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 151,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 152,0
text (MLText
uid 153,0
va (VaSet
font "courier,8,0"
)
xt "13000,17000,13000,17000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 154,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "28250,29250,29750,30750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*40 (Net
uid 155,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 156,0
va (VaSet
font "courier,8,0"
)
xt "30000,-11700,44000,-10800"
st "SIGNAL clk      : std_logic
"
)
)
*41 (Net
uid 161,0
decl (Decl
n "res_n"
t "std_logic"
o 2
suid 2,0
)
declText (MLText
uid 162,0
va (VaSet
font "courier,8,0"
)
xt "30000,0,44000,900"
st "SIGNAL res_n    : std_logic
"
)
)
*42 (SaComponent
uid 305,0
optionalChildren [
*43 (CptPort
uid 233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,4625,70000,5375"
)
tg (CPTG
uid 235,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 236,0
va (VaSet
font "courier,8,0"
)
xt "71000,4300,72500,5200"
st "clk"
blo "71000,5000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*44 (CptPort
uid 237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,5625,70000,6375"
)
tg (CPTG
uid 239,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 240,0
va (VaSet
font "courier,8,0"
)
xt "71000,5300,73500,6200"
st "res_n"
blo "71000,6000"
)
)
thePort (LogicalPort
decl (Decl
n "res_n"
t "std_logic"
o 2
)
)
)
*45 (CptPort
uid 241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 242,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,16625,70000,17375"
)
tg (CPTG
uid 243,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 244,0
va (VaSet
font "courier,8,0"
)
xt "71000,16300,74500,17200"
st "dc_rreq"
blo "71000,17000"
)
)
thePort (LogicalPort
decl (Decl
n "dc_rreq"
t "boolean"
o 3
i "false"
)
)
)
*46 (CptPort
uid 245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 246,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,18625,70000,19375"
)
tg (CPTG
uid 247,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 248,0
va (VaSet
font "courier,8,0"
)
xt "71000,18300,74500,19200"
st "dc_rack"
blo "71000,19000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dc_rack"
t "boolean"
o 4
)
)
)
*47 (CptPort
uid 249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,17625,70000,18375"
)
tg (CPTG
uid 251,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
font "courier,8,0"
)
xt "71000,17300,86000,18200"
st "dc_raddr : (ADDR_WIDTH - 1:0)"
blo "71000,18000"
)
)
thePort (LogicalPort
decl (Decl
n "dc_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 5
i "(others => '0')"
)
)
)
*48 (CptPort
uid 253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 254,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,19625,70000,20375"
)
tg (CPTG
uid 255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 256,0
va (VaSet
font "courier,8,0"
)
xt "71000,19300,85500,20200"
st "dc_rdata : (BUS_WIDTH - 1:0)"
blo "71000,20000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dc_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 6
)
)
)
*49 (CptPort
uid 257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,21625,70000,22375"
)
tg (CPTG
uid 259,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 260,0
va (VaSet
font "courier,8,0"
)
xt "71000,21300,74500,22200"
st "ac_rreq"
blo "71000,22000"
)
)
thePort (LogicalPort
decl (Decl
n "ac_rreq"
t "boolean"
o 7
i "false"
)
)
)
*50 (CptPort
uid 261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 262,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,23625,70000,24375"
)
tg (CPTG
uid 263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 264,0
va (VaSet
font "courier,8,0"
)
xt "71000,23300,74500,24200"
st "ac_rack"
blo "71000,24000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ac_rack"
t "boolean"
o 8
)
)
)
*51 (CptPort
uid 265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,22625,70000,23375"
)
tg (CPTG
uid 267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 268,0
va (VaSet
font "courier,8,0"
)
xt "71000,22300,86000,23200"
st "ac_raddr : (ADDR_WIDTH - 1:0)"
blo "71000,23000"
)
)
thePort (LogicalPort
decl (Decl
n "ac_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 9
i "(others => '0')"
)
)
)
*52 (CptPort
uid 269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 270,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,24625,70000,25375"
)
tg (CPTG
uid 271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 272,0
va (VaSet
font "courier,8,0"
)
xt "71000,24300,85500,25200"
st "ac_rdata : (BUS_WIDTH - 1:0)"
blo "71000,25000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ac_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 10
)
)
)
*53 (CptPort
uid 273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,12625,70000,13375"
)
tg (CPTG
uid 275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 276,0
va (VaSet
font "courier,8,0"
)
xt "71000,12300,74500,13200"
st "ic_rreq"
blo "71000,13000"
)
)
thePort (LogicalPort
decl (Decl
n "ic_rreq"
t "boolean"
o 11
i "false"
)
)
)
*54 (CptPort
uid 277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 278,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,13625,70000,14375"
)
tg (CPTG
uid 279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 280,0
va (VaSet
font "courier,8,0"
)
xt "71000,13300,74500,14200"
st "ic_rack"
blo "71000,14000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ic_rack"
t "boolean"
o 12
)
)
)
*55 (CptPort
uid 281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,11625,70000,12375"
)
tg (CPTG
uid 283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 284,0
va (VaSet
font "courier,8,0"
)
xt "71000,11300,86000,12200"
st "ic_raddr : (ADDR_WIDTH - 1:0)"
blo "71000,12000"
)
)
thePort (LogicalPort
decl (Decl
n "ic_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 13
i "(others => '0')"
)
)
)
*56 (CptPort
uid 285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,14625,70000,15375"
)
tg (CPTG
uid 287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 288,0
va (VaSet
font "courier,8,0"
)
xt "71000,14300,85500,15200"
st "ic_rdata : (BUS_WIDTH - 1:0)"
blo "71000,15000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ic_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 14
)
)
)
*57 (CptPort
uid 289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,27625,70000,28375"
)
tg (CPTG
uid 291,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 292,0
va (VaSet
font "courier,8,0"
)
xt "71000,27300,74500,28200"
st "dc_wreq"
blo "71000,28000"
)
)
thePort (LogicalPort
decl (Decl
n "dc_wreq"
t "boolean"
o 15
i "false"
)
)
)
*58 (CptPort
uid 293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 294,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,28625,70000,29375"
)
tg (CPTG
uid 295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 296,0
va (VaSet
font "courier,8,0"
)
xt "71000,28300,74500,29200"
st "dc_wack"
blo "71000,29000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dc_wack"
t "boolean"
o 16
)
)
)
*59 (CptPort
uid 297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,26625,70000,27375"
)
tg (CPTG
uid 299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 300,0
va (VaSet
font "courier,8,0"
)
xt "71000,26300,86000,27200"
st "dc_waddr : (ADDR_WIDTH - 1:0)"
blo "71000,27000"
)
)
thePort (LogicalPort
decl (Decl
n "dc_waddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 17
i "(others => '0')"
)
)
)
*60 (CptPort
uid 301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,29625,70000,30375"
)
tg (CPTG
uid 303,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 304,0
va (VaSet
font "courier,8,0"
)
xt "71000,29300,85500,30200"
st "dc_wdata : (BUS_WIDTH - 1:0)"
blo "71000,30000"
)
)
thePort (LogicalPort
decl (Decl
n "dc_wdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 18
i "(others => '0')"
)
)
)
]
shape (Rectangle
uid 306,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "70000,4000,90000,36000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 307,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
uid 308,0
va (VaSet
font "courier,8,1"
)
xt "72100,-1000,78100,-100"
st "riscvio_lib"
blo "72100,-300"
tm "BdLibraryNameMgr"
)
*62 (Text
uid 309,0
va (VaSet
font "courier,8,1"
)
xt "72100,400,75600,1300"
st "int_ram"
blo "72100,1100"
tm "CptNameMgr"
)
*63 (Text
uid 310,0
va (VaSet
font "courier,8,1"
)
xt "72100,1800,76600,2700"
st "int_ram_i"
blo "72100,2500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 311,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 312,0
text (MLText
uid 313,0
va (VaSet
font "courier,8,0"
)
xt "84500,12000,84500,12000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 314,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "70250,34250,71750,35750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*64 (Net
uid 315,0
decl (Decl
n "ic_rreq"
t "boolean"
o 3
suid 3,0
i "false"
)
declText (MLText
uid 316,0
va (VaSet
font "courier,8,0"
)
xt "30000,-900,64500,0"
st "SIGNAL ic_rreq  : boolean                                   := false
"
)
)
*65 (Net
uid 323,0
decl (Decl
n "ic_rack"
t "boolean"
o 4
suid 4,0
)
declText (MLText
uid 324,0
va (VaSet
font "courier,8,0"
)
xt "30000,-3600,43000,-2700"
st "SIGNAL ic_rack  : boolean
"
)
)
*66 (Net
uid 331,0
decl (Decl
n "ic_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 5
suid 5,0
i "(others => '0')"
)
declText (MLText
uid 332,0
va (VaSet
font "courier,8,0"
)
xt "30000,-2700,69700,-1800"
st "SIGNAL ic_raddr : std_logic_vector(ADDR_WIDTH - 1 downto 0) := (others => '0')
"
)
)
*67 (Net
uid 339,0
decl (Decl
n "ic_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 6
suid 6,0
)
declText (MLText
uid 340,0
va (VaSet
font "courier,8,0"
)
xt "30000,-1800,59500,-900"
st "SIGNAL ic_rdata : std_logic_vector(BUS_WIDTH - 1 downto 0)
"
)
)
*68 (Net
uid 442,0
decl (Decl
n "dc_rreq"
t "boolean"
o 7
suid 7,0
i "false"
)
declText (MLText
uid 443,0
va (VaSet
font "courier,8,0"
)
xt "30000,-8100,64500,-7200"
st "SIGNAL dc_rreq  : boolean                                   := false
"
)
)
*69 (Net
uid 450,0
decl (Decl
n "dc_rack"
t "boolean"
o 8
suid 8,0
)
declText (MLText
uid 451,0
va (VaSet
font "courier,8,0"
)
xt "30000,-10800,43000,-9900"
st "SIGNAL dc_rack  : boolean
"
)
)
*70 (Net
uid 458,0
decl (Decl
n "dc_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 9
suid 9,0
i "(others => '0')"
)
declText (MLText
uid 459,0
va (VaSet
font "courier,8,0"
)
xt "30000,-9900,69700,-9000"
st "SIGNAL dc_raddr : std_logic_vector(ADDR_WIDTH - 1 downto 0) := (others => '0')
"
)
)
*71 (Net
uid 466,0
decl (Decl
n "dc_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 10
suid 10,0
)
declText (MLText
uid 467,0
va (VaSet
font "courier,8,0"
)
xt "30000,-9000,59500,-8100"
st "SIGNAL dc_rdata : std_logic_vector(BUS_WIDTH - 1 downto 0)
"
)
)
*72 (Net
uid 474,0
decl (Decl
n "ac_rreq"
t "boolean"
o 11
suid 11,0
i "false"
)
declText (MLText
uid 475,0
va (VaSet
font "courier,8,0"
)
xt "30000,-12600,64500,-11700"
st "SIGNAL ac_rreq  : boolean                                   := false
"
)
)
*73 (Net
uid 482,0
decl (Decl
n "ac_rack"
t "boolean"
o 12
suid 12,0
)
declText (MLText
uid 483,0
va (VaSet
font "courier,8,0"
)
xt "30000,-15300,43000,-14400"
st "SIGNAL ac_rack  : boolean
"
)
)
*74 (Net
uid 490,0
decl (Decl
n "ac_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 13
suid 13,0
i "(others => '0')"
)
declText (MLText
uid 491,0
va (VaSet
font "courier,8,0"
)
xt "30000,-14400,69700,-13500"
st "SIGNAL ac_raddr : std_logic_vector(ADDR_WIDTH - 1 downto 0) := (others => '0')
"
)
)
*75 (Net
uid 498,0
decl (Decl
n "ac_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 14
suid 14,0
)
declText (MLText
uid 499,0
va (VaSet
font "courier,8,0"
)
xt "30000,-13500,59500,-12600"
st "SIGNAL ac_rdata : std_logic_vector(BUS_WIDTH - 1 downto 0)
"
)
)
*76 (Net
uid 562,0
decl (Decl
n "dc_wreq"
t "boolean"
o 15
suid 19,0
i "false"
)
declText (MLText
uid 563,0
va (VaSet
font "courier,8,0"
)
xt "30000,-4500,64500,-3600"
st "SIGNAL dc_wreq  : boolean                                   := false
"
)
)
*77 (Net
uid 570,0
decl (Decl
n "dc_wack"
t "boolean"
o 16
suid 20,0
)
declText (MLText
uid 571,0
va (VaSet
font "courier,8,0"
)
xt "30000,-7200,43000,-6300"
st "SIGNAL dc_wack  : boolean
"
)
)
*78 (Net
uid 578,0
decl (Decl
n "dc_waddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 17
suid 21,0
i "(others => '0')"
)
declText (MLText
uid 579,0
va (VaSet
font "courier,8,0"
)
xt "30000,-6300,69700,-5400"
st "SIGNAL dc_waddr : std_logic_vector(ADDR_WIDTH - 1 downto 0) := (others => '0')
"
)
)
*79 (Net
uid 586,0
decl (Decl
n "dc_wdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 18
suid 22,0
i "(others => '0')"
)
declText (MLText
uid 587,0
va (VaSet
font "courier,8,0"
)
xt "30000,-5400,69700,-4500"
st "SIGNAL dc_wdata : std_logic_vector(BUS_WIDTH - 1 downto 0)  := (others => '0')
"
)
)
*80 (Wire
uid 157,0
shape (OrthoPolyLine
uid 158,0
va (VaSet
vasetType 3
)
xt "22750,12000,27250,12000"
pts [
"22750,12000"
"27250,12000"
]
)
start &13
end &19
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
font "courier,8,0"
)
xt "24750,11100,26250,12000"
st "clk"
blo "24750,11800"
tm "WireNameMgr"
)
)
on &40
)
*81 (Wire
uid 163,0
shape (OrthoPolyLine
uid 164,0
va (VaSet
vasetType 3
)
xt "22750,13000,27250,13000"
pts [
"22750,13000"
"27250,13000"
]
)
start &14
end &20
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166,0
va (VaSet
font "courier,8,0"
)
xt "24750,12100,27250,13000"
st "res_n"
blo "24750,12800"
tm "WireNameMgr"
)
)
on &41
)
*82 (Wire
uid 317,0
shape (OrthoPolyLine
uid 318,0
va (VaSet
vasetType 3
)
xt "52750,13000,69250,13000"
pts [
"52750,13000"
"69250,13000"
]
)
start &24
end &53
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 322,0
va (VaSet
font "courier,8,0"
)
xt "54000,11600,57500,12500"
st "ic_rreq"
blo "54000,12300"
tm "WireNameMgr"
)
)
on &64
)
*83 (Wire
uid 325,0
shape (OrthoPolyLine
uid 326,0
va (VaSet
vasetType 3
)
xt "52750,14000,69250,14000"
pts [
"69250,14000"
"52750,14000"
]
)
start &54
end &21
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 330,0
va (VaSet
font "courier,8,0"
)
xt "54000,12600,57500,13500"
st "ic_rack"
blo "54000,13300"
tm "WireNameMgr"
)
)
on &65
)
*84 (Wire
uid 333,0
shape (OrthoPolyLine
uid 334,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,12000,69250,12000"
pts [
"52750,12000"
"69250,12000"
]
)
start &22
end &55
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 338,0
va (VaSet
font "courier,8,0"
)
xt "56000,10600,71000,11500"
st "ic_raddr : (ADDR_WIDTH - 1:0)"
blo "56000,11300"
tm "WireNameMgr"
)
)
on &66
)
*85 (Wire
uid 341,0
shape (OrthoPolyLine
uid 342,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,15000,69250,15000"
pts [
"69250,15000"
"52750,15000"
]
)
start &56
end &23
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 346,0
va (VaSet
font "courier,8,0"
)
xt "56000,13600,70500,14500"
st "ic_rdata : (BUS_WIDTH - 1:0)"
blo "56000,14300"
tm "WireNameMgr"
)
)
on &67
)
*86 (Wire
uid 347,0
shape (OrthoPolyLine
uid 348,0
va (VaSet
vasetType 3
)
xt "65000,5000,69250,5000"
pts [
"65000,5000"
"69250,5000"
]
)
end &43
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 352,0
va (VaSet
font "courier,8,0"
)
xt "66000,3600,67500,4500"
st "clk"
blo "66000,4300"
tm "WireNameMgr"
)
)
on &40
)
*87 (Wire
uid 353,0
shape (OrthoPolyLine
uid 354,0
va (VaSet
vasetType 3
)
xt "65000,6000,69250,6000"
pts [
"65000,6000"
"69250,6000"
]
)
end &44
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 358,0
va (VaSet
font "courier,8,0"
)
xt "66000,4600,68500,5500"
st "res_n"
blo "66000,5300"
tm "WireNameMgr"
)
)
on &41
)
*88 (Wire
uid 444,0
shape (OrthoPolyLine
uid 445,0
va (VaSet
vasetType 3
)
xt "52750,17000,69250,17000"
pts [
"52750,17000"
"69250,17000"
]
)
start &32
end &45
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 448,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 449,0
va (VaSet
font "courier,8,0"
)
xt "54000,16100,57500,17000"
st "dc_rreq"
blo "54000,16800"
tm "WireNameMgr"
)
)
on &68
)
*89 (Wire
uid 452,0
shape (OrthoPolyLine
uid 453,0
va (VaSet
vasetType 3
)
xt "52750,19000,69250,19000"
pts [
"69250,19000"
"52750,19000"
]
)
start &46
end &29
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 457,0
va (VaSet
font "courier,8,0"
)
xt "54000,18100,57500,19000"
st "dc_rack"
blo "54000,18800"
tm "WireNameMgr"
)
)
on &69
)
*90 (Wire
uid 460,0
shape (OrthoPolyLine
uid 461,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,18000,69250,18000"
pts [
"52750,18000"
"69250,18000"
]
)
start &30
end &47
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 465,0
va (VaSet
font "courier,8,0"
)
xt "54000,17100,69000,18000"
st "dc_raddr : (ADDR_WIDTH - 1:0)"
blo "54000,17800"
tm "WireNameMgr"
)
)
on &70
)
*91 (Wire
uid 468,0
shape (OrthoPolyLine
uid 469,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,20000,69250,20000"
pts [
"69250,20000"
"52750,20000"
]
)
start &48
end &31
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 473,0
va (VaSet
font "courier,8,0"
)
xt "54000,19100,68500,20000"
st "dc_rdata : (BUS_WIDTH - 1:0)"
blo "54000,19800"
tm "WireNameMgr"
)
)
on &71
)
*92 (Wire
uid 476,0
shape (OrthoPolyLine
uid 477,0
va (VaSet
vasetType 3
)
xt "52750,22000,69250,22000"
pts [
"52750,22000"
"69250,22000"
]
)
start &28
end &49
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 481,0
va (VaSet
font "courier,8,0"
)
xt "54000,21100,57500,22000"
st "ac_rreq"
blo "54000,21800"
tm "WireNameMgr"
)
)
on &72
)
*93 (Wire
uid 484,0
shape (OrthoPolyLine
uid 485,0
va (VaSet
vasetType 3
)
xt "52750,24000,69250,24000"
pts [
"69250,24000"
"52750,24000"
]
)
start &50
end &25
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 489,0
va (VaSet
font "courier,8,0"
)
xt "54000,23100,57500,24000"
st "ac_rack"
blo "54000,23800"
tm "WireNameMgr"
)
)
on &73
)
*94 (Wire
uid 492,0
shape (OrthoPolyLine
uid 493,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,23000,69250,23000"
pts [
"52750,23000"
"69250,23000"
]
)
start &26
end &51
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 496,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 497,0
va (VaSet
font "courier,8,0"
)
xt "54000,22100,69000,23000"
st "ac_raddr : (ADDR_WIDTH - 1:0)"
blo "54000,22800"
tm "WireNameMgr"
)
)
on &74
)
*95 (Wire
uid 500,0
shape (OrthoPolyLine
uid 501,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,25000,69250,25000"
pts [
"69250,25000"
"52750,25000"
]
)
start &52
end &27
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 505,0
va (VaSet
font "courier,8,0"
)
xt "54000,24100,68500,25000"
st "ac_rdata : (BUS_WIDTH - 1:0)"
blo "54000,24800"
tm "WireNameMgr"
)
)
on &75
)
*96 (Wire
uid 564,0
shape (OrthoPolyLine
uid 565,0
va (VaSet
vasetType 3
)
xt "52750,28000,69250,28000"
pts [
"52750,28000"
"69250,28000"
]
)
start &36
end &57
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 568,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 569,0
va (VaSet
font "courier,8,0"
)
xt "54000,27100,57500,28000"
st "dc_wreq"
blo "54000,27800"
tm "WireNameMgr"
)
)
on &76
)
*97 (Wire
uid 572,0
shape (OrthoPolyLine
uid 573,0
va (VaSet
vasetType 3
)
xt "52750,29000,69250,29000"
pts [
"69250,29000"
"52750,29000"
]
)
start &58
end &33
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 576,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 577,0
va (VaSet
font "courier,8,0"
)
xt "54000,28100,57500,29000"
st "dc_wack"
blo "54000,28800"
tm "WireNameMgr"
)
)
on &77
)
*98 (Wire
uid 580,0
shape (OrthoPolyLine
uid 581,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,27000,69250,27000"
pts [
"52750,27000"
"69250,27000"
]
)
start &34
end &59
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 585,0
va (VaSet
font "courier,8,0"
)
xt "54000,26100,69000,27000"
st "dc_waddr : (ADDR_WIDTH - 1:0)"
blo "54000,26800"
tm "WireNameMgr"
)
)
on &78
)
*99 (Wire
uid 588,0
shape (OrthoPolyLine
uid 589,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,30000,69250,30000"
pts [
"52750,30000"
"69250,30000"
]
)
start &35
end &60
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 592,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 593,0
va (VaSet
font "courier,8,0"
)
xt "54000,29100,68500,30000"
st "dc_wdata : (BUS_WIDTH - 1:0)"
blo "54000,29800"
tm "WireNameMgr"
)
)
on &79
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *100 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 42,0
va (VaSet
font "courier,8,1"
)
xt "8000,-16800,14500,-15900"
st "Package List"
blo "8000,-16100"
)
*102 (MLText
uid 43,0
va (VaSet
font "courier,8,0"
)
xt "8000,-15400,23000,-10000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
LIBRARY riscvio_lib;
USE riscvio_lib.caches.all;
USE riscvio_lib.ISA.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
uid 45,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*104 (Text
uid 46,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,900,31500,1800"
st "Pre-module directives:"
blo "20000,1600"
)
*105 (MLText
uid 47,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,1800,30100,3600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*106 (Text
uid 48,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,3600,32000,4500"
st "Post-module directives:"
blo "20000,4300"
)
*107 (MLText
uid 49,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*108 (Text
uid 50,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4500,31500,5400"
st "End-module directives:"
blo "20000,5200"
)
*109 (MLText
uid 51,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,5400,20000,5400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1974,242,3832,1321"
viewArea "24891,2497,85834,37310"
cachedDiagramExtent "8000,-18000,90000,51000"
hasePageBreakOrigin 1
pageBreakOrigin "0,-51000"
lastUid 601,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,3650,6250,4550"
st "<library>"
blo "1750,4350"
tm "BdLibraryNameMgr"
)
*111 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,4550,5250,5450"
st "<block>"
blo "1750,5250"
tm "BlkNameMgr"
)
*112 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,5450,3250,6350"
st "U_0"
blo "1750,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "1750,13650,1750,13650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
)
*114 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "MWComponent"
blo "1000,5250"
)
*115 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
tm "BdLibraryNameMgr"
)
*117 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "SaComponent"
blo "1000,5250"
tm "CptNameMgr"
)
*118 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3650,4000,4550"
st "Library"
blo "500,4350"
)
*120 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4550,7500,5450"
st "VhdlComponent"
blo "500,5250"
)
*121 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5450,2000,6350"
st "U_0"
blo "500,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1650,-6500,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,3650,3250,4550"
st "Library"
blo "-250,4350"
)
*123 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,4550,8250,5450"
st "VerilogComponent"
blo "-250,5250"
)
*124 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,5450,1250,6350"
st "U_0"
blo "-250,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-7250,1650,-7250,1650"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,4100,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*126 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,5000,3750,5900"
st "1"
blo "3250,5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-250,-450,250,450"
st "G"
blo "-250,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2000,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,900,1000,1800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,8,0"
)
)
second (MLText
va (VaSet
font "courier,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,14500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*128 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,9000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*130 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "28000,-18000,34500,-17100"
st "Declarations"
blo "28000,-17300"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "28000,-17100,31000,-16200"
st "Ports:"
blo "28000,-16400"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "28000,-18000,32500,-17100"
st "Pre User:"
blo "28000,-17300"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "28000,-18000,28000,-18000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "28000,-16200,36500,-15300"
st "Diagram Signals:"
blo "28000,-15500"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "28000,-18000,33500,-17100"
st "Post User:"
blo "28000,-17300"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "28000,-18000,28000,-18000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 22,0
usingSuid 1
emptyRow *131 (LEmptyRow
)
uid 54,0
optionalChildren [
*132 (RefLabelRowHdr
)
*133 (TitleRowHdr
)
*134 (FilterRowHdr
)
*135 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*136 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*137 (GroupColHdr
tm "GroupColHdrMgr"
)
*138 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*139 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*140 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*141 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*142 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*143 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
uid 167,0
)
*145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "res_n"
t "std_logic"
o 2
suid 2,0
)
)
uid 169,0
)
*146 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ic_rreq"
t "boolean"
o 3
suid 3,0
i "false"
)
)
uid 359,0
)
*147 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ic_rack"
t "boolean"
o 4
suid 4,0
)
)
uid 361,0
)
*148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ic_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 5
suid 5,0
i "(others => '0')"
)
)
uid 363,0
)
*149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ic_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 6
suid 6,0
)
)
uid 365,0
)
*150 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dc_rreq"
t "boolean"
o 7
suid 7,0
i "false"
)
)
uid 538,0
)
*151 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dc_rack"
t "boolean"
o 8
suid 8,0
)
)
uid 540,0
)
*152 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dc_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 9
suid 9,0
i "(others => '0')"
)
)
uid 542,0
)
*153 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dc_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 10
suid 10,0
)
)
uid 544,0
)
*154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ac_rreq"
t "boolean"
o 11
suid 11,0
i "false"
)
)
uid 546,0
)
*155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ac_rack"
t "boolean"
o 12
suid 12,0
)
)
uid 548,0
)
*156 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ac_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 13
suid 13,0
i "(others => '0')"
)
)
uid 550,0
)
*157 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ac_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 14
suid 14,0
)
)
uid 552,0
)
*158 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dc_wreq"
t "boolean"
o 15
suid 19,0
i "false"
)
)
uid 594,0
)
*159 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dc_wack"
t "boolean"
o 16
suid 20,0
)
)
uid 596,0
)
*160 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dc_waddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 17
suid 21,0
i "(others => '0')"
)
)
uid 598,0
)
*161 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dc_wdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 18
suid 22,0
i "(others => '0')"
)
)
uid 600,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*162 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *163 (MRCItem
litem &131
pos 18
dimension 20
)
uid 69,0
optionalChildren [
*164 (MRCItem
litem &132
pos 0
dimension 20
uid 70,0
)
*165 (MRCItem
litem &133
pos 1
dimension 23
uid 71,0
)
*166 (MRCItem
litem &134
pos 2
hidden 1
dimension 20
uid 72,0
)
*167 (MRCItem
litem &144
pos 0
dimension 20
uid 168,0
)
*168 (MRCItem
litem &145
pos 1
dimension 20
uid 170,0
)
*169 (MRCItem
litem &146
pos 2
dimension 20
uid 360,0
)
*170 (MRCItem
litem &147
pos 3
dimension 20
uid 362,0
)
*171 (MRCItem
litem &148
pos 4
dimension 20
uid 364,0
)
*172 (MRCItem
litem &149
pos 5
dimension 20
uid 366,0
)
*173 (MRCItem
litem &150
pos 6
dimension 20
uid 539,0
)
*174 (MRCItem
litem &151
pos 7
dimension 20
uid 541,0
)
*175 (MRCItem
litem &152
pos 8
dimension 20
uid 543,0
)
*176 (MRCItem
litem &153
pos 9
dimension 20
uid 545,0
)
*177 (MRCItem
litem &154
pos 10
dimension 20
uid 547,0
)
*178 (MRCItem
litem &155
pos 11
dimension 20
uid 549,0
)
*179 (MRCItem
litem &156
pos 12
dimension 20
uid 551,0
)
*180 (MRCItem
litem &157
pos 13
dimension 20
uid 553,0
)
*181 (MRCItem
litem &158
pos 14
dimension 20
uid 595,0
)
*182 (MRCItem
litem &159
pos 15
dimension 20
uid 597,0
)
*183 (MRCItem
litem &160
pos 16
dimension 20
uid 599,0
)
*184 (MRCItem
litem &161
pos 17
dimension 20
uid 601,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*185 (MRCItem
litem &135
pos 0
dimension 20
uid 74,0
)
*186 (MRCItem
litem &137
pos 1
dimension 50
uid 75,0
)
*187 (MRCItem
litem &138
pos 2
dimension 100
uid 76,0
)
*188 (MRCItem
litem &139
pos 3
dimension 50
uid 77,0
)
*189 (MRCItem
litem &140
pos 4
dimension 100
uid 78,0
)
*190 (MRCItem
litem &141
pos 5
dimension 100
uid 79,0
)
*191 (MRCItem
litem &142
pos 6
dimension 50
uid 80,0
)
*192 (MRCItem
litem &143
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *193 (LEmptyRow
)
uid 83,0
optionalChildren [
*194 (RefLabelRowHdr
)
*195 (TitleRowHdr
)
*196 (FilterRowHdr
)
*197 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*198 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*199 (GroupColHdr
tm "GroupColHdrMgr"
)
*200 (NameColHdr
tm "GenericNameColHdrMgr"
)
*201 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*202 (InitColHdr
tm "GenericValueColHdrMgr"
)
*203 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*204 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*205 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *206 (MRCItem
litem &193
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*207 (MRCItem
litem &194
pos 0
dimension 20
uid 98,0
)
*208 (MRCItem
litem &195
pos 1
dimension 23
uid 99,0
)
*209 (MRCItem
litem &196
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*210 (MRCItem
litem &197
pos 0
dimension 20
uid 102,0
)
*211 (MRCItem
litem &199
pos 1
dimension 50
uid 103,0
)
*212 (MRCItem
litem &200
pos 2
dimension 100
uid 104,0
)
*213 (MRCItem
litem &201
pos 3
dimension 100
uid 105,0
)
*214 (MRCItem
litem &202
pos 4
dimension 50
uid 106,0
)
*215 (MRCItem
litem &203
pos 5
dimension 50
uid 107,0
)
*216 (MRCItem
litem &204
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
