module mux_2_to_1 (in0, in1, sel, out);
// This module represents a 2-to-1 multiplexer in verilog.

input in0, in1, sel;
output out;

// declare internal wires/variables
reg out;

// main functionality
always @ (in0, in1, sel)
begin
    case (sel)
        // if sel is 0, assign output to in0
        2'b00: out = in0;
        
        // if sel is 1, assign output to in1
        2'b01: out = in1;
        
        // if sel is anything else, assign output to in0
        default: out = in0;
    endcase
end

endmodule