;redcode
;assert 1
	MOV -61, <-60
	SUB @127, 106
	MOV -7, <-20
	SUB 100, -100
	SPL 0, <9
	SUB <0, @12
	SUB @0, @2
	MOV 7, <-90
	SUB @0, @2
	MOV 7, <-90
	DJN -1, @-124
	SUB #127, 6
	MOV 7, <-90
	SUB @127, 106
	DJN -1, @-124
	DJN -1, @-120
	SPL 270, 60
	SUB @127, 106
	DJN -1, @-121
	MOV -7, <-20
	JMP 72, #900
	JMN @12, #210
	ADD 270, 60
	JMN @12, #240
	SUB <0, @12
	SUB @127, 106
	JMP 0, #12
	SUB @0, @2
	ADD #210, 30
	SUB @121, 106
	SUB @0, @2
	MOV 7, <-90
	SLT @-121, 103
	JMZ <-121, 103
	SLT #210, 30
	SPL @210, 30
	JMP @72, #200
	JMZ <-121, 103
	SUB #127, 6
	ADD 210, 60
	DJN -1, @-121
	SUB #127, 6
	ADD 210, 60
	MOV -61, <-60
	MOV 7, <-90
	ADD #210, 30
	SUB @121, 106
	ADD 270, 60
	ADD #126, 446
	SLT @-121, 103
	MOV -7, <-20
	ADD 270, -60
	MOV -7, <-20
	ADD 270, 60
	SUB @127, 106
	MOV 7, <20
	DJN -1, <-141
	SPL -100, -306
	JMN -710, -606
	SPL -100, -306
	JMN -710, -606
	SLT 721, 600
	SUB 271, 60
	SUB #12, @200
	JMP 210, 30
	JMP 0, #0
	CMP 721, 600
	SPL 10, 200
	SUB 0, 800
	SPL 0, #0
	SPL 1, @-1
	SPL -100, -306
	CMP 721, 600
	SPL -100, -306
	SPL 10, 200
	SLT 0, @0
	SPL 5, @-1
	SPL 1, @-1
	JMN -100, -344
	SLT 121, 8
	SPL -100, -306
	SPL 10, 200
	SUB 0, 800
	SPL 0, #0
	SPL 1, @-1
	SPL 0
	SPL 1, @-1
	SPL 0
	SUB 0, @0
	SPL 10, 200
	SLT 0, @0
	SPL 5, @-1
	SPL 1, @-1
	JMN -100, -344
	SLT 121, 8
	SPL -100, -306
	SPL 10, 200
	SUB 0, 800
	SPL 0, #0
	SPL 1, @-1
	SPL 0
	SPL 1, @-1
	SPL 0
	SUB 0, @0
