
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.463801                       # Number of seconds simulated
sim_ticks                                2463800972000                       # Number of ticks simulated
final_tick                               2463800972000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1135697                       # Simulator instruction rate (inst/s)
host_op_rate                                  1819187                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3003318113                       # Simulator tick rate (ticks/s)
host_mem_usage                                 667676                       # Number of bytes of host memory used
host_seconds                                   820.36                       # Real time elapsed on the host
sim_insts                                   931679898                       # Number of instructions simulated
sim_ops                                    1492387732                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        95764672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95787008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       996160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          996160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1496323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1496672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         15565                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15565                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               9066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           38868672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38877738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          9066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             9066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          404318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               404318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          404318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              9066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          38868672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39282056                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684101                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342476                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936609                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455624                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2463800972000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4927601944                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679898                       # Number of instructions committed
system.cpu.committedOps                    1492387732                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881020                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1935                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571456                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881020                       # number of integer instructions
system.cpu.num_fp_insts                          1935                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934934944                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692917                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3763                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1476                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199256                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310527                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026575                       # number of memory refs
system.cpu.num_load_insts                   382684099                       # Number of load instructions
system.cpu.num_store_insts                   56342476                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4927601944                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742408                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505291      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024120     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684047     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342065      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  52      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                411      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387732                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.916397                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026577                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3127031                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.397258                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.916397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999837                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999837                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          427                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881180185                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881180185                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577437                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577437                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56322108                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56322108                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     435899545                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        435899545                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    435899545                       # number of overall hits
system.cpu.dcache.overall_hits::total       435899545                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106664                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20368                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20368                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3127032                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3127032                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3127032                       # number of overall misses
system.cpu.dcache.overall_misses::total       3127032                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 573859316000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 573859316000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4527253000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4527253000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 578386569000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 578386569000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 578386569000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 578386569000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026577                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026577                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000362                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007123                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007123                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007123                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007123                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 184718.822505                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 184718.822505                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 222272.829929                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 222272.829929                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 184963.431458                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 184963.431458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 184963.431458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 184963.431458                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       155224                       # number of writebacks
system.cpu.dcache.writebacks::total            155224                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106664                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20368                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20368                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3127032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3127032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3127032                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3127032                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 570752652000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 570752652000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4506885000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4506885000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 575259537000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 575259537000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 575259537000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 575259537000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007123                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007123                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007123                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007123                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 183718.822505                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 183718.822505                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 221272.829929                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 221272.829929                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 183963.431458                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 183963.431458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 183963.431458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 183963.431458                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126519                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.954892                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455624                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               349                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4153167.977077                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.954892                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.550693                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.550693                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911597                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911597                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455275                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455275                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455275                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455275                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455275                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455275                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          349                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           349                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          349                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            349                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          349                       # number of overall misses
system.cpu.icache.overall_misses::total           349                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     59586000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59586000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     59586000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59586000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     59586000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59586000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455624                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455624                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455624                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455624                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 170733.524355                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 170733.524355                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 170733.524355                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 170733.524355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 170733.524355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 170733.524355                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           38                       # number of writebacks
system.cpu.icache.writebacks::total                38                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          349                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          349                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          349                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          349                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          349                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     59237000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59237000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     59237000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59237000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     59237000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59237000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 169733.524355                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 169733.524355                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 169733.524355                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 169733.524355                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 169733.524355                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 169733.524355                       # average overall mshr miss latency
system.cpu.icache.replacements                     38                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.904040                       # Cycle average of tags in use
system.l2.tags.total_refs                     6253938                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710556                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.656085                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.006618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.403644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.493778                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999465                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          640                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51742060                       # Number of tag accesses
system.l2.tags.data_accesses                 51742060                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       155224                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           155224                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3376                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3376                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413465                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1416841                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416841                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1416841                       # number of overall hits
system.l2.overall_hits::total                 1416841                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16991                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              349                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693199                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 349                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710190                       # number of demand (read+write) misses
system.l2.demand_misses::total                1710539                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                349                       # number of overall misses
system.l2.overall_misses::cpu.data            1710190                       # number of overall misses
system.l2.overall_misses::total               1710539                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   4440874500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4440874500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     58712000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58712000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 551251273500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 551251273500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      58712000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  555692148000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     555750860000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     58712000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 555692148000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    555750860000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       155224                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       155224                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               349                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3127031                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127380                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              349                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3127031                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127380                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.834242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.834242                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545022                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.546905                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.546956                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.546905                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.546956                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 261366.282149                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 261366.282149                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 168229.226361                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 168229.226361                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 325567.918183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 325567.918183                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 168229.226361                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 324930.065080                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 324898.093525                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 168229.226361                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 324930.065080                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 324898.093525                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               230635                       # number of writebacks
system.l2.writebacks::total                    230635                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        16991                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16991                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          349                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          349                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693199                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1710539                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1710539                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   4270964500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4270964500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     55222000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55222000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 534319283500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 534319283500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     55222000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 538590248000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 538645470000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     55222000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 538590248000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 538645470000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.834242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.834242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545022                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.546905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.546956                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.546905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.546956                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 251366.282149                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 251366.282149                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 158229.226361                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 158229.226361                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 315567.918183                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 315567.918183                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 158229.226361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 314930.065080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 314898.093525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 158229.226361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 314930.065080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 314898.093525                       # average overall mshr miss latency
system.l2.replacements                        1708508                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2046.830236                       # Cycle average of tags in use
system.l3.tags.total_refs                     1941193                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1512424                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.283498                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       49.198046                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         85.610882                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       1912.021309                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.024022                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.041802                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.933604                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999429                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1536                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  15187452                       # Number of tag accesses
system.l3.tags.data_accesses                 15187452                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       230635                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           230635                       # number of WritebackDirty hits
system.l3.ReadSharedReq_hits::cpu.data         213867                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            213867                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                213867                       # number of demand (read+write) hits
system.l3.demand_hits::total                   213867                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               213867                       # number of overall hits
system.l3.overall_hits::total                  213867                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16991                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16991                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          349                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data      1479332                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         1479681                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 349                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data             1496323                       # number of demand (read+write) misses
system.l3.demand_misses::total                1496672                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                349                       # number of overall misses
system.l3.overall_misses::cpu.data            1496323                       # number of overall misses
system.l3.overall_misses::total               1496672                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   4084063500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    4084063500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     51383000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 513445817500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 513497200500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      51383000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  517529881000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     517581264000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     51383000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 517529881000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    517581264000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       230635                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       230635                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16991                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16991                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          349                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693199                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693548                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               349                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710190                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710539                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              349                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710190                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710539                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.873691                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.873717                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.874945                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.874971                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.874945                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.874971                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 240366.282149                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 240366.282149                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 147229.226361                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 347079.504466                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 347032.367449                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 147229.226361                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 345867.757830                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 345821.438498                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 147229.226361                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 345867.757830                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 345821.438498                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                15565                       # number of writebacks
system.l3.writebacks::total                     15565                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks      1477564                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total       1477564                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16991                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16991                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          349                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data      1479332                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1479681                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            349                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data        1496323                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1496672                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           349                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data       1496323                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1496672                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   3914153500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3914153500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     47893000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 498652497500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 498700390500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     47893000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 502566651000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 502614544000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     47893000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 502566651000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 502614544000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.873691                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.873717                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.874945                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.874971                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.874945                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.874971                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 230366.282149                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 230366.282149                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 137229.226361                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 337079.504466                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 337032.367449                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 137229.226361                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 335867.757830                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 335821.438498                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 137229.226361                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 335867.757830                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 335821.438498                       # average overall mshr miss latency
system.l3.replacements                        1510376                       # number of replacements
system.membus.snoop_filter.tot_requests       2990475                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1493803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1479681                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15565                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1477564                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16991                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16991                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1479681                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      4486473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      4486473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4486473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     96783168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     96783168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                96783168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1496672                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1496672    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1496672                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3052747000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7483361500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6253938                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3126558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1071356                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1071356                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3107013                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       401424                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5943979                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20367                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20367                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           349                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106664                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9380583                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9381319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    210064320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              210089088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3218884                       # Total snoops (count)
system.tol2bus.snoopTraffic                  15756800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6346265                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.168817                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.374590                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5274909     83.12%     83.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1071356     16.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6346265                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3282231000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            523500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4690547000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 2463800972000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693548                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       246200                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2972394                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16991                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16991                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693548                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5129296                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    124235136                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1510376                       # Total snoops (count)
system.tol3bus.snoopTraffic                    996160                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          4929134                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.306418                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.461006                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3418758     69.36%     69.36% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1510376     30.64%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            4929134                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1940014499                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2565808501                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
