{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481022603491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481022603494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 11:10:03 2016 " "Processing started: Tue Dec 06 11:10:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481022603494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022603494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex17 -c ex17_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex17 -c ex17_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022603494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481022603977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481022603978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "../mylib/hex_to_7seg.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/hex_to_7seg.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/spi2dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/spi2dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac " "Found entity 1: spi2dac" {  } { { "../mylib/spi2dac.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/spi2dac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/spi2adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/spi2adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2adc " "Found entity 1: spi2adc" {  } { { "../mylib/spi2adc.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/spi2adc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../mylib/pwm.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "../mylib/pulse_gen.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/pulse_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/multiply_k.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/multiply_k.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_k " "Found entity 1: multiply_k" {  } { { "../mylib/multiply_k.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/multiply_k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612261 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mult4 ../mylib/mult4.v " "Entity \"mult4\" obtained from \"../mylib/mult4.v\" instead of from Quartus Prime megafunction library" {  } { { "../mylib/mult4.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/mult4.v" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1481022612263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/mult4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/mult4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult4 " "Found entity 1: mult4" {  } { { "../mylib/mult4.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/mult4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/ex16_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/ex16_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex16_top " "Found entity 1: ex16_top" {  } { { "../mylib/ex16_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/ex16_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/delay_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/delay_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_ram " "Found entity 1: delay_ram" {  } { { "../mylib/delay_ram.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/delay_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/clktick_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/clktick_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick_16 " "Found entity 1: clktick_16" {  } { { "../mylib/clktick_16.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/clktick_16.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gsp14/veri_eie2/part_4/mylib/allpass.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gsp14/veri_eie2/part_4/mylib/allpass.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../mylib/allpass.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/mylib/allpass.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/delay.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612272 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ex17_top.v 1 1 " "Using design file ex17_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ex17_top " "Found entity 1: ex17_top" {  } { { "ex17_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612325 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1481022612325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex17_top " "Elaborating entity \"ex17_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481022612328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick_16 clktick_16:GEN_10K " "Elaborating entity \"clktick_16\" for hierarchy \"clktick_16:GEN_10K\"" {  } { { "ex17_top.v" "GEN_10K" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022612335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2dac spi2dac:SPI_DAC " "Elaborating entity \"spi2dac\" for hierarchy \"spi2dac:SPI_DAC\"" {  } { { "ex17_top.v" "SPI_DAC" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022612336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:PWM_DC " "Elaborating entity \"pwm\" for hierarchy \"pwm:PWM_DC\"" {  } { { "ex17_top.v" "PWM_DC" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022612338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2adc spi2adc:SPI_ADC " "Elaborating entity \"spi2adc\" for hierarchy \"spi2adc:SPI_ADC\"" {  } { { "ex17_top.v" "SPI_ADC" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022612339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:DELAY " "Elaborating entity \"delay\" for hierarchy \"delay:DELAY\"" {  } { { "ex17_top.v" "DELAY" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022612340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO delay:DELAY\|FIFO:fifo1 " "Elaborating entity \"FIFO\" for hierarchy \"delay:DELAY\|FIFO:fifo1\"" {  } { { "delay.v" "fifo1" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/delay.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022612353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\"" {  } { { "FIFO.v" "scfifo_component" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/FIFO.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022612539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\"" {  } { { "FIFO.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/FIFO.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022612539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component " "Instantiated megafunction \"delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481022612540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481022612540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481022612540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481022612540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481022612540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481022612540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481022612540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481022612540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481022612540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481022612540 ""}  } { { "FIFO.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/FIFO.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481022612540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6i81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6i81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6i81 " "Found entity 1: scfifo_6i81" {  } { { "db/scfifo_6i81.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/db/scfifo_6i81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6i81 delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated " "Elaborating entity \"scfifo_6i81\" for hierarchy \"delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022612581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_do81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_do81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_do81 " "Found entity 1: a_dpfifo_do81" {  } { { "db/a_dpfifo_do81.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/db/a_dpfifo_do81.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_do81 delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo " "Elaborating entity \"a_dpfifo_do81\" for hierarchy \"delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\"" {  } { { "db/scfifo_6i81.tdf" "dpfifo" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/db/scfifo_6i81.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022612596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fqn1 " "Found entity 1: altsyncram_fqn1" {  } { { "db/altsyncram_fqn1.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/db/altsyncram_fqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fqn1 delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|altsyncram_fqn1:FIFOram " "Elaborating entity \"altsyncram_fqn1\" for hierarchy \"delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|altsyncram_fqn1:FIFOram\"" {  } { { "db/a_dpfifo_do81.tdf" "FIFOram" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/db/a_dpfifo_do81.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022612644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jm8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jm8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jm8 " "Found entity 1: cmpr_jm8" {  } { { "db/cmpr_jm8.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/db/cmpr_jm8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jm8 delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cmpr_jm8:almost_full_comparer " "Elaborating entity \"cmpr_jm8\" for hierarchy \"delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cmpr_jm8:almost_full_comparer\"" {  } { { "db/a_dpfifo_do81.tdf" "almost_full_comparer" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/db/a_dpfifo_do81.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022612687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jm8 delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cmpr_jm8:two_comparison " "Elaborating entity \"cmpr_jm8\" for hierarchy \"delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cmpr_jm8:two_comparison\"" {  } { { "db/a_dpfifo_do81.tdf" "two_comparison" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/db/a_dpfifo_do81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022612688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u3b " "Found entity 1: cntr_u3b" {  } { { "db/cntr_u3b.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/db/cntr_u3b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u3b delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cntr_u3b:rd_ptr_msb " "Elaborating entity \"cntr_u3b\" for hierarchy \"delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cntr_u3b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_do81.tdf" "rd_ptr_msb" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/db/a_dpfifo_do81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022612731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b47.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b47 " "Found entity 1: cntr_b47" {  } { { "db/cntr_b47.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/db/cntr_b47.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b47 delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cntr_b47:usedw_counter " "Elaborating entity \"cntr_b47\" for hierarchy \"delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cntr_b47:usedw_counter\"" {  } { { "db/a_dpfifo_do81.tdf" "usedw_counter" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/db/a_dpfifo_do81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022612775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v3b " "Found entity 1: cntr_v3b" {  } { { "db/cntr_v3b.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/db/cntr_v3b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481022612818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022612818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v3b delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cntr_v3b:wr_ptr " "Elaborating entity \"cntr_v3b\" for hierarchy \"delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|cntr_v3b:wr_ptr\"" {  } { { "db/a_dpfifo_do81.tdf" "wr_ptr" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/db/a_dpfifo_do81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022612818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:SEG0 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:SEG0\"" {  } { { "ex17_top.v" "SEG0" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022612820 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|altsyncram_fqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"delay:DELAY\|FIFO:fifo1\|scfifo:scfifo_component\|scfifo_6i81:auto_generated\|a_dpfifo_do81:dpfifo\|altsyncram_fqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_fqn1.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/db/altsyncram_fqn1.tdf" 40 2 0 } } { "db/a_dpfifo_do81.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/db/a_dpfifo_do81.tdf" 44 2 0 } } { "db/scfifo_6i81.tdf" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/db/scfifo_6i81.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/FIFO.v" 73 0 0 } } { "delay.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/delay.v" 39 0 0 } } { "ex17_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 45 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1481022612909 "|ex17_top|delay:DELAY|FIFO:fifo1|scfifo:scfifo_component|scfifo_6i81:auto_generated|a_dpfifo_do81:dpfifo|altsyncram_fqn1:FIFOram|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1481022612909 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1481022612909 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ex17_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481022613460 "|ex17_top|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1481022613460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1481022613538 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481022613889 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481022613889 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ex17_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481022613945 "|ex17_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ex17_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481022613945 "|ex17_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ex17_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481022613945 "|ex17_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ex17_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481022613945 "|ex17_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ex17_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481022613945 "|ex17_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ex17_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481022613945 "|ex17_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ex17_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481022613945 "|ex17_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ex17_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481022613945 "|ex17_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ex17_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481022613945 "|ex17_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ex17_top.v" "" { Text "C:/Users/gsp14/VERI_EIE2/part_4/ex_17/ex17_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481022613945 "|ex17_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1481022613945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "289 " "Implemented 289 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481022613947 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481022613947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "239 " "Implemented 239 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481022613947 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1481022613947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481022613947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "925 " "Peak virtual memory: 925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481022613963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 11:10:13 2016 " "Processing ended: Tue Dec 06 11:10:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481022613963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481022613963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481022613963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481022613963 ""}
