# Lab2_Adder_Subtractor_Multiplier
This project is for a four-bit ALU that contains a full adder, subtractor, and multiplier. The following vhdl files include components that were used to design the top-level entities such as the one-bit inverter, on-bit full adder, etc.
