<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>libopencm3: adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="pages.html"><span>General&#160;Information</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="../../stm32f0/html/modules.html"><span>STM32F0</span></a></li>
      <li><a href="../../stm32f1/html/modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="modules.html"><span>STM32F3</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32f7/html/modules.html"><span>STM32F7</span></a></li>
      <li><a href="../../stm32l0/html/modules.html"><span>STM32L0</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../stm32l4/html/modules.html"><span>STM32L4</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../efm32g/html/modules.html"><span>EFM32&#160;Gecko</span></a></li>
      <li><a href="../../efm32gg/html/modules.html"><span>EFM32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../efm32lg/html/modules.html"><span>EFM32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../efm32tg/html/modules.html"><span>EFM32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="../../sam3a/html/modules.html"><span>SAM3A</span></a></li>
      <li><a href="../../sam3n/html/modules.html"><span>SAM3N</span></a></li>
      <li><a href="../../sam3s/html/modules.html"><span>SAM3S</span></a></li>
      <li><a href="../../sam3u/html/modules.html"><span>SAM3U</span></a></li>
      <li><a href="../../sam3x/html/modules.html"><span>SAM3X</span></a></li>
      <li><a href="../../vf6xx/html/modules.html"><span>VF6XX</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('adc_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">adc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** @defgroup adc_defines ADC Defines</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @brief &lt;b&gt;Defined Constants and Types for the STM32F37x Analog to Digital</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * converter&lt;/b&gt;</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * @ingroup STM32F3xx_defines</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * @version 1.0.0</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * @date 11 July 2013</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * LGPL License Terms @ref lgpl_license</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Copyright (C) 2013 ARCOS-Lab UCR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Copyright (C) 2013 Fernando Cortes &lt;fernando.corcam@gmail.com&gt;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef LIBOPENCM3_ADC_H</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define LIBOPENCM3_ADC_H</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="adc__common__v2_8h.html">libopencm3/stm32/common/adc_common_v2.h</a>&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="adc__common__v2__multi_8h.html">libopencm3/stm32/common/adc_common_v2_multi.h</a>&gt;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="adc_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">   40</a></span>&#160;<span class="preprocessor">#define ADC1            ADC1_BASE</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="adc_8h.html#ac5503ae96c26b4475226f96715a1bf1e">   41</a></span>&#160;<span class="preprocessor">#define ADC2            ADC2_BASE</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="adc_8h.html#ae917784606daf6b04c9b7b96b40c2f74">   42</a></span>&#160;<span class="preprocessor">#define ADC3            ADC3_BASE</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="adc_8h.html#af89e07bd5958276f10d90865d55628ff">   43</a></span>&#160;<span class="preprocessor">#define ADC4            ADC4_BASE</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Master and slave ADCs common registers (ADC12 or ADC34) */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/*----------- ADC registers -------------------------------------- */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="adc_8h.html#a034c846c648f6111bbf722710ff0d5f4">   50</a></span>&#160;<span class="preprocessor">#define ADC1_ISR                ADC_ISR(ADC1_BASE)</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="adc_8h.html#a3c31b82674dc7e49e81c4bb270a9d764">   51</a></span>&#160;<span class="preprocessor">#define ADC2_ISR                ADC_ISR(ADC2_BASE)</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="adc_8h.html#aed1a351edb28b3260d256753d1ede0bc">   52</a></span>&#160;<span class="preprocessor">#define ADC3_ISR                ADC_ISR(ADC3_BASE)</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="adc_8h.html#a7713bf415e2f7edf3bce95c34c1b2b9d">   53</a></span>&#160;<span class="preprocessor">#define ADC4_ISR                ADC_ISR(ADC4_BASE)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="adc_8h.html#a8b037dfa8b6fef23d2a6d1144bd9ab27">   55</a></span>&#160;<span class="preprocessor">#define ADC1_IER                ADC_IER(ADC1_BASE)</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="adc_8h.html#a355abb5f34812d28c2eb5e2e106654ec">   56</a></span>&#160;<span class="preprocessor">#define ADC2_IER                ADC_IER(ADC2_BASE)</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="adc_8h.html#a6f75bffddc9edc99be2eb2106979de2c">   57</a></span>&#160;<span class="preprocessor">#define ADC3_IER                ADC_IER(ADC3_BASE)</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="adc_8h.html#abdf07cf55be4b6ebed5d70e4131fca81">   58</a></span>&#160;<span class="preprocessor">#define ADC4_IER                ADC_IER(ADC4_BASE)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="adc_8h.html#a65c1c4023922a9eebefb5976b4239ba5">   60</a></span>&#160;<span class="preprocessor">#define ADC1_CR                 ADC_CR(ADC1_BASE)</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="adc_8h.html#a39e26417debcbc7148b4748577cbdfe8">   61</a></span>&#160;<span class="preprocessor">#define ADC2_CR                 ADC_CR(ADC2_BASE)</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="adc_8h.html#a291cf3031efec20abc028b74731cd222">   62</a></span>&#160;<span class="preprocessor">#define ADC3_CR                 ADC_CR(ADC3_BASE)</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="adc_8h.html#a3181889c91fcb3a0f5bf93463513bdd0">   63</a></span>&#160;<span class="preprocessor">#define ADC4_CR                 ADC_CR(ADC4_BASE)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="adc_8h.html#a5c07e7dca6ab93fae85a12836be1a2e5">   65</a></span>&#160;<span class="preprocessor">#define ADC1_CFGR1              ADC_CFGR1(ADC1_BASE)</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="adc_8h.html#abdeb7e15084fd8d0bf7c3bcc9473aae8">   66</a></span>&#160;<span class="preprocessor">#define ADC2_CFGR1              ADC_CFGR1(ADC2_BASE)</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="adc_8h.html#a4bc3c2c4614d6a1e0a2a9137aaced28c">   67</a></span>&#160;<span class="preprocessor">#define ADC3_CFGR1              ADC_CFGR1(ADC3_BASE)</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="adc_8h.html#a8fd5268eb4652675dd0c490cebb820fd">   68</a></span>&#160;<span class="preprocessor">#define ADC4_CFGR1              ADC_CFGR1(ADC4_BASE)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* Compatibility with original ref man names */</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="adc_8h.html#a55982d2862e8304173356b4da2f78c0b">   70</a></span>&#160;<span class="preprocessor">#define ADC_CFGR(adc)           ADC_CFGR1(adc)</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="adc_8h.html#a931ca46a29912beca823a264092746f7">   71</a></span>&#160;<span class="preprocessor">#define ADC1_CFGR               ADC_CFGR1(ADC1_BASE)</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="adc_8h.html#a7955a0ae8e43afe313b9331704f906c4">   72</a></span>&#160;<span class="preprocessor">#define ADC2_CFGR               ADC_CFGR1(ADC2_BASE)</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="adc_8h.html#a1c1ea4af5322aa05f0f5c21689978caa">   73</a></span>&#160;<span class="preprocessor">#define ADC3_CFGR               ADC_CFGR1(ADC3_BASE)</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="adc_8h.html#a28f34a9e9af73897723b72634ebdafb7">   74</a></span>&#160;<span class="preprocessor">#define ADC4_CFGR               ADC_CFGR1(ADC4_BASE)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="adc_8h.html#a8088f1d2624782aeb0252f8d1f38e749">   76</a></span>&#160;<span class="preprocessor">#define ADC1_SMPR1              ADC_SMPR1(ADC1_BASE)</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="adc_8h.html#a7e6f23aff15cdb078053be188d568a8e">   77</a></span>&#160;<span class="preprocessor">#define ADC2_SMPR1              ADC_SMPR1(ADC2_BASE)</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="adc_8h.html#a88ea81f2324c3c353f2bbbcb4175e54d">   78</a></span>&#160;<span class="preprocessor">#define ADC3_SMPR1              ADC_SMPR1(ADC3_BASE)</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="adc_8h.html#a77df6d821ac1b23a11f3fb1e1014612c">   79</a></span>&#160;<span class="preprocessor">#define ADC4_SMPR1              ADC_SMPR1(ADC4_BASE)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="adc_8h.html#a388899f782f348c4f4913fa88e1a9041">   81</a></span>&#160;<span class="preprocessor">#define ADC1_SMPR2              ADC_SMPR2(ADC1_BASE)</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="adc_8h.html#a0cb187fd6d8b3867ddfcbc52d3d1127b">   82</a></span>&#160;<span class="preprocessor">#define ADC2_SMPR2              ADC_SMPR2(ADC2_BASE)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="adc_8h.html#afcbe155627ca47a5cbcd762bb35fde1e">   83</a></span>&#160;<span class="preprocessor">#define ADC3_SMPR2              ADC_SMPR2(ADC3_BASE)</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="adc_8h.html#a433b45d325b8a77548021468b329e7b2">   84</a></span>&#160;<span class="preprocessor">#define ADC4_SMPR2              ADC_SMPR2(ADC4_BASE)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="adc_8h.html#a1ceb4c489d13b0c223031059b5e0d174">   86</a></span>&#160;<span class="preprocessor">#define ADC1_TR1                ADC_TR1(ADC1_BASE)</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="adc_8h.html#aaae77e21318e44949cd6186c3fba1906">   87</a></span>&#160;<span class="preprocessor">#define ADC2_TR1                ADC_TR1(ADC2_BASE)</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="adc_8h.html#af3796071ef9b04d2da87c4ae1364a49c">   88</a></span>&#160;<span class="preprocessor">#define ADC3_TR1                ADC_TR1(ADC3_BASE)</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="adc_8h.html#a472bbe21aa25b1887e6af9671a681cd5">   89</a></span>&#160;<span class="preprocessor">#define ADC4_TR1                ADC_TR1(ADC4_BASE)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="adc_8h.html#a2bb7fda85fdee3a0a1a696ea154841b7">   91</a></span>&#160;<span class="preprocessor">#define ADC1_TR2                ADC_TR2(ADC1_BASE)</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="adc_8h.html#a203522bd40b9da9e9e56b46779f5ce53">   92</a></span>&#160;<span class="preprocessor">#define ADC2_TR2                ADC_TR2(ADC2_BASE)</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="adc_8h.html#a4f9c67015543407b1c1b61fbb9bcee65">   93</a></span>&#160;<span class="preprocessor">#define ADC3_TR2                ADC_TR2(ADC3_BASE)</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="adc_8h.html#ae0436583e89f82bbda1119edcc53f01f">   94</a></span>&#160;<span class="preprocessor">#define ADC4_TR2                ADC_TR2(ADC4_BASE)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="adc_8h.html#a84eff12fbbd6ac016125485e36b5fd5a">   96</a></span>&#160;<span class="preprocessor">#define ADC1_TR3                ADC_TR3(ADC1_BASE)</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="adc_8h.html#a2e01443d17a3e55004f3fd8cc1e78f96">   97</a></span>&#160;<span class="preprocessor">#define ADC2_TR3                ADC_TR3(ADC2_BASE)</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="adc_8h.html#a8b1caaef32967681b83a990d03a4b34c">   98</a></span>&#160;<span class="preprocessor">#define ADC3_TR3                ADC_TR3(ADC3_BASE)</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="adc_8h.html#a0fa09c7e766a9252a61bf70248f34724">   99</a></span>&#160;<span class="preprocessor">#define ADC4_TR3                ADC_TR3(ADC4_BASE)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="adc_8h.html#a04b6f31a8ec80c8bdb29c147d570b7ab">  101</a></span>&#160;<span class="preprocessor">#define ADC1_SQR1               ADC_SQR1(ADC1_BASE)</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="adc_8h.html#a61da70a3c2c4b3104a2fe60e273c2a41">  102</a></span>&#160;<span class="preprocessor">#define ADC2_SQR1               ADC_SQR1(ADC2_BASE)</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="adc_8h.html#ac2b6b522d23c29e6f9fc9a65334e3fe6">  103</a></span>&#160;<span class="preprocessor">#define ADC3_SQR1               ADC_SQR1(ADC3_BASE)</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="adc_8h.html#a99773a3c3c7526d6cf64761d2e9bd19e">  104</a></span>&#160;<span class="preprocessor">#define ADC4_SQR1               ADC_SQR1(ADC4_BASE)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="adc_8h.html#ad0231e0c9235e2432d58e2ab91b44707">  106</a></span>&#160;<span class="preprocessor">#define ADC1_SQR2               ADC_SQR2(ADC1_BASE)</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="adc_8h.html#a524c8de6b21c2562ab013de528216567">  107</a></span>&#160;<span class="preprocessor">#define ADC2_SQR2               ADC_SQR2(ADC2_BASE)</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="adc_8h.html#af4399f311f1158685dbb10f4fe0aaf09">  108</a></span>&#160;<span class="preprocessor">#define ADC3_SQR2               ADC_SQR2(ADC3_BASE)</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="adc_8h.html#ab63e4d963e0966602ac627f2744d4608">  109</a></span>&#160;<span class="preprocessor">#define ADC4_SQR2               ADC_SQR2(ADC4_BASE)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="adc_8h.html#a14e17724ce810625e8bc8e3eb3c8b389">  111</a></span>&#160;<span class="preprocessor">#define ADC1_SQR3               ADC_SQR3(ADC1_BASE)</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="adc_8h.html#a075eb8ef85f55de5c741259420e63fad">  112</a></span>&#160;<span class="preprocessor">#define ADC2_SQR3               ADC_SQR3(ADC2_BASE)</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="adc_8h.html#a25dd8c0ec876d84aa7bbc430ad3600b1">  113</a></span>&#160;<span class="preprocessor">#define ADC3_SQR3               ADC_SQR3(ADC3_BASE)</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="adc_8h.html#afe7e11a2c8bda2443ad9df055823545f">  114</a></span>&#160;<span class="preprocessor">#define ADC4_SQR3               ADC_SQR3(ADC4_BASE)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="adc_8h.html#a62dd2dfe9ff9f3ae4fe7b151eeec18e3">  116</a></span>&#160;<span class="preprocessor">#define ADC1_SQR4               ADC_SQR4(ADC1_BASE)</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="adc_8h.html#a5d743ea0fd53163e4fc53b71c744db5b">  117</a></span>&#160;<span class="preprocessor">#define ADC2_SQR4               ADC_SQR4(ADC2_BASE)</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="adc_8h.html#a052de3e740c599682edb03c571638f3a">  118</a></span>&#160;<span class="preprocessor">#define ADC3_SQR4               ADC_SQR4(ADC3_BASE)</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="adc_8h.html#acab3623db8240e8d2d889aa211e826e8">  119</a></span>&#160;<span class="preprocessor">#define ADC4_SQR4               ADC_SQR4(ADC4_BASE)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="adc_8h.html#a851f62156cf9d539d12693259f93500b">  121</a></span>&#160;<span class="preprocessor">#define ADC1_DR                 ADC_DR(ADC1_BASE)</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="adc_8h.html#ad4259caf01f8f67fa8410c9dd9f2a8fc">  122</a></span>&#160;<span class="preprocessor">#define ADC2_DR                 ADC_DR(ADC2_BASE)</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="adc_8h.html#aea93f25eb21346ee47f8b43769fd582e">  123</a></span>&#160;<span class="preprocessor">#define ADC3_DR                 ADC_DR(ADC3_BASE)</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="adc_8h.html#aa939cc3f961202ab18073d75d1988975">  124</a></span>&#160;<span class="preprocessor">#define ADC4_DR                 ADC_DR(ADC4_BASE)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="adc_8h.html#a7ae457e7eebea2a92f45d2f5427aba26">  126</a></span>&#160;<span class="preprocessor">#define ADC1_JSQR               ADC_JSQR(ADC1_BASE)</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="adc_8h.html#a20b99361d22391a4272e1ec750aea40d">  127</a></span>&#160;<span class="preprocessor">#define ADC2_JSQR               ADC_JSQR(ADC2_BASE)</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="adc_8h.html#a5cddc3452f88339115f36cc855ee2066">  128</a></span>&#160;<span class="preprocessor">#define ADC3_JSQR               ADC_JSQR(ADC3_BASE)</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="adc_8h.html#a280a0722a15f251479dabe340a73d0b3">  129</a></span>&#160;<span class="preprocessor">#define ADC4_JSQR               ADC_JSQR(ADC4_BASE)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="adc_8h.html#a2cc998ca0643c454d1a0f8e99e6646dc">  131</a></span>&#160;<span class="preprocessor">#define ADC1_OFR1               ADC_OFR1(ADC1_BASE)</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="adc_8h.html#a75d7d4e14846a74f6df0e2e3fb965692">  132</a></span>&#160;<span class="preprocessor">#define ADC2_OFR1               ADC_OFR1(ADC2_BASE)</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="adc_8h.html#a9a1378e890b7d134dcb6e034b55691c6">  133</a></span>&#160;<span class="preprocessor">#define ADC3_OFR1               ADC_OFR1(ADC3_BASE)</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="adc_8h.html#a544df4560cfe45a75b2b4460df956394">  134</a></span>&#160;<span class="preprocessor">#define ADC4_OFR1               ADC_OFR1(ADC4_BASE)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="adc_8h.html#abac4f55e7d69da1823c8376b5f65d52d">  136</a></span>&#160;<span class="preprocessor">#define ADC1_OFR2               ADC_OFR2(ADC1_BASE)</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="adc_8h.html#a7ade38e7dab8021c3343931ae81c85cb">  137</a></span>&#160;<span class="preprocessor">#define ADC2_OFR2               ADC_OFR2(ADC2_BASE)</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="adc_8h.html#a3310d13a25fd95794aa2be1de2529381">  138</a></span>&#160;<span class="preprocessor">#define ADC3_OFR2               ADC_OFR2(ADC3_BASE)</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="adc_8h.html#a80a16418b1c60a5fa8dbca52b121b67b">  139</a></span>&#160;<span class="preprocessor">#define ADC4_OFR2               ADC_OFR2(ADC4_BASE)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="adc_8h.html#a8fecdb5d6d615681b4c63d5f22f7eb54">  141</a></span>&#160;<span class="preprocessor">#define ADC1_OFR3               ADC_OFR3(ADC1_BASE)</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="adc_8h.html#a31a0f25fde21b9e34455a3a026b51efd">  142</a></span>&#160;<span class="preprocessor">#define ADC2_OFR3               ADC_OFR3(ADC2_BASE)</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="adc_8h.html#a02f425f12140fc5b60cf9e02184f6664">  143</a></span>&#160;<span class="preprocessor">#define ADC3_OFR3               ADC_OFR3(ADC3_BASE)</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="adc_8h.html#affe043615299238b2fad3ebf306d72be">  144</a></span>&#160;<span class="preprocessor">#define ADC4_OFR3               ADC_OFR3(ADC4_BASE)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="adc_8h.html#afbb000052b662965b75ed4d4935c8f5a">  146</a></span>&#160;<span class="preprocessor">#define ADC1_OFR4               ADC_OFR4(ADC1_BASE)</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="adc_8h.html#a2cabb46babd1dfdb92783cd80c1c3f1f">  147</a></span>&#160;<span class="preprocessor">#define ADC2_OFR4               ADC_OFR4(ADC2_BASE)</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="adc_8h.html#ab3331143a7e37017a92c99d42aad94bc">  148</a></span>&#160;<span class="preprocessor">#define ADC3_OFR4               ADC_OFR4(ADC3_BASE)</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="adc_8h.html#a8faf13fad19e7e400e711b75bca031e5">  149</a></span>&#160;<span class="preprocessor">#define ADC4_OFR4               ADC_OFR4(ADC4_BASE)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="adc_8h.html#a71b99498b7f0454bc9f930512d490099">  151</a></span>&#160;<span class="preprocessor">#define ADC1_JDR1               ADC_JDR1(ADC1_BASE)</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="adc_8h.html#a07635869f7d20fa258fbe09d479a896a">  152</a></span>&#160;<span class="preprocessor">#define ADC2_JDR1               ADC_JDR1(ADC2_BASE)</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="adc_8h.html#a0af9af98c416bf4a0fb5f47d3c4f063f">  153</a></span>&#160;<span class="preprocessor">#define ADC3_JDR1               ADC_JDR1(ADC3_BASE)</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="adc_8h.html#af886b1297d152c64e8b9ca375c09a275">  154</a></span>&#160;<span class="preprocessor">#define ADC4_JDR1               ADC_JDR1(ADC4_BASE)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="adc_8h.html#aa3c7518d66e4f67500ccf91157e4b790">  156</a></span>&#160;<span class="preprocessor">#define ADC1_JDR2               ADC_JDR2(ADC1_BASE)</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="adc_8h.html#a8ddc139242a58a6ee98a7064efae8477">  157</a></span>&#160;<span class="preprocessor">#define ADC2_JDR2               ADC_JDR2(ADC2_BASE)</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="adc_8h.html#a6483a0171bc3c9bdb297dba97d6f2659">  158</a></span>&#160;<span class="preprocessor">#define ADC3_JDR2               ADC_JDR2(ADC3_BASE)</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="adc_8h.html#a0ecbb9dbb43b93945cdffc31574d5bfc">  159</a></span>&#160;<span class="preprocessor">#define ADC4_JDR2               ADC_JDR2(ADC4_BASE)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="adc_8h.html#a9cdf39f718d3062ed466a1bdb13e14f5">  161</a></span>&#160;<span class="preprocessor">#define ADC1_JDR3               ADC_JDR3(ADC1_BASE)</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="adc_8h.html#aae6bb5dc0b2457233525dd3957a7074b">  162</a></span>&#160;<span class="preprocessor">#define ADC2_JDR3               ADC_JDR3(ADC2_BASE)</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="adc_8h.html#ada45aa28b1f60a814bf359ad56e1241b">  163</a></span>&#160;<span class="preprocessor">#define ADC3_JDR3               ADC_JDR3(ADC3_BASE)</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="adc_8h.html#acbd8f43ba7f4852be717822a9dd9fe97">  164</a></span>&#160;<span class="preprocessor">#define ADC4_JDR3               ADC_JDR3(ADC4_BASE)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="adc_8h.html#a477e0ea8e64c6d795af5db339958803d">  166</a></span>&#160;<span class="preprocessor">#define ADC1_JDR4               ADC_JDR4(ADC1_BASE)</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="adc_8h.html#aa85c9daea797bf35a4d3b4df6ad44771">  167</a></span>&#160;<span class="preprocessor">#define ADC2_JDR4               ADC_JDR4(ADC2_BASE)</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="adc_8h.html#a94debec90a7cd554f7542878031b7148">  168</a></span>&#160;<span class="preprocessor">#define ADC3_JDR4               ADC_JDR4(ADC3_BASE)</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="adc_8h.html#af7369039bd835649fc9d599feca984cc">  169</a></span>&#160;<span class="preprocessor">#define ADC4_JDR4               ADC_JDR4(ADC4_BASE)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="adc_8h.html#afdec7633e63f33296a76275b20d4c669">  171</a></span>&#160;<span class="preprocessor">#define ADC1_AWD2CR             ADC_AWD2CR(ADC1_BASE)</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="adc_8h.html#a3f0d513cc25d267331083d7292c849f2">  172</a></span>&#160;<span class="preprocessor">#define ADC2_AWD2CR             ADC_AWD2CR(ADC2_BASE)</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="adc_8h.html#a087473b06c4e7b5b6388a88b1c802a3a">  173</a></span>&#160;<span class="preprocessor">#define ADC3_AWD2CR             ADC_AWD2CR(ADC3_BASE)</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="adc_8h.html#a548c3b55618f31550aae8996fbe8926e">  174</a></span>&#160;<span class="preprocessor">#define ADC4_AWD2CR             ADC_AWD2CR(ADC4_BASE)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="adc_8h.html#a7457f8f3f0a3c0d167adbb5379a11673">  176</a></span>&#160;<span class="preprocessor">#define ADC1_AWD3CR             ADC_AWD3CR(ADC1_BASE)</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="adc_8h.html#aa8dc04ac7cbba870945f33286f220ce4">  177</a></span>&#160;<span class="preprocessor">#define ADC2_AWD3CR             ADC_AWD3CR(ADC2_BASE)</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="adc_8h.html#a150258a26cd520b53db04860cb1d32d3">  178</a></span>&#160;<span class="preprocessor">#define ADC3_AWD3CR             ADC_AWD3CR(ADC3_BASE)</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="adc_8h.html#a9097fb65aeb2e19f9d625f60e62a1502">  179</a></span>&#160;<span class="preprocessor">#define ADC4_AWD3CR             ADC_AWD3CR(ADC4_BASE)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="adc_8h.html#a436fded240d173b4616a6c366dabdadd">  181</a></span>&#160;<span class="preprocessor">#define ADC1_DIFSEL             ADC_DIFSEL(ADC1_BASE)</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="adc_8h.html#a984063667dad8fc4ddb18ff26824b290">  182</a></span>&#160;<span class="preprocessor">#define ADC2_DIFSEL             ADC_DIFSEL(ADC2_BASE)</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="adc_8h.html#aa73e557746d638c713087257c12739e0">  183</a></span>&#160;<span class="preprocessor">#define ADC3_DIFSEL             ADC_DIFSEL(ADC3_BASE)</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="adc_8h.html#aa0f408b27282ad375fc0917dfbd408cf">  184</a></span>&#160;<span class="preprocessor">#define ADC4_DIFSEL             ADC_DIFSEL(ADC4_BASE)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="adc_8h.html#ad0f889af6665395a6d382777889e07e5">  186</a></span>&#160;<span class="preprocessor">#define ADC1_CALFACT            ADC_CALFACT(ADC1_BASE)</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="adc_8h.html#aec54413eb50f6148e550e4ea42f37bdb">  187</a></span>&#160;<span class="preprocessor">#define ADC2_CALFACT            ADC_CALFACT(ADC2_BASE)</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="adc_8h.html#a39c9365026a38f0dedfb18c21d0bba73">  188</a></span>&#160;<span class="preprocessor">#define ADC3_CALFACT            ADC_CALFACT(ADC3_BASE)</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="adc_8h.html#af189fec7095347628e09d31976091d5f">  189</a></span>&#160;<span class="preprocessor">#define ADC4_CALFACT            ADC_CALFACT(ADC4_BASE)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="adc_8h.html#aa7bd18e57496268aa82cdd38a72e9c30">  191</a></span>&#160;<span class="preprocessor">#define ADC12_CSR                       ADC_CSR(ADC1)</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="adc_8h.html#a88872e6d255626c7bc59cffe8d406f9f">  192</a></span>&#160;<span class="preprocessor">#define ADC12_CCR                       ADC_CCR(ADC1)</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="adc_8h.html#a041e5ee09c7cdcf65abaa1740206c0c7">  193</a></span>&#160;<span class="preprocessor">#define ADC12_CDR                       ADC_CDR(ADC1)</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="adc_8h.html#a490539c57de56c540bffeb57c11fb7bc">  194</a></span>&#160;<span class="preprocessor">#define ADC34_CSR                       ADC_CSR(ADC3)</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="adc_8h.html#a656559ad68b01efb75bc97803b0a2c93">  195</a></span>&#160;<span class="preprocessor">#define ADC34_CCR                       ADC_CCR(ADC3)</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="adc_8h.html#aacd65b934ac05ca75dab4297a5e39de5">  196</a></span>&#160;<span class="preprocessor">#define ADC34_CDR                       ADC_CDR(ADC3)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/*------- ADC_CR values ---------*/</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/** ADVREGEN: ADC voltage regulator enable */</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="adc_8h.html#a7540fb278ab1842e4389ea07769cbdf6">  202</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADVREGEN_ENABLE          (0x1 &lt;&lt; 28)</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="adc_8h.html#ae863d2c2eb8b6fb1d250f20743aeb9ff">  203</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADVREGEN_DISABLE         (0x2 &lt;&lt; 28)</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="adc_8h.html#a6a75bdc647ab95b14ad1801b3380fade">  204</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADVREGEN_MASK            (0x3 &lt;&lt; 28)</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/* ADC_SMPRx ADC Sample Time Selection for Channels */</span><span class="comment"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/** @defgroup adc_sample ADC Sample Time Selection values</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">@ingroup adc_defines</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">@{*/</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__adc__sample.html#ga5aa19a076dac19e8d0dc6cfe7f2adff3">  212</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_1DOT5CYC           0x0</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__adc__sample.html#ga592e562563fdc314f98c724382c0857a">  213</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_2DOT5CYC           0x1</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__adc__sample.html#gacc1a30559289386c9bf4cd7915436119">  214</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_4DOT5CYC           0x2</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__adc__sample.html#gabf7890b80fec07e5f672d7ed8f547a75">  215</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_7DOT5CYC           0x3</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__adc__sample.html#gafd4713e4fe06c600000bb24a1630f211">  216</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_19DOT5CYC          0x4</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__adc__sample.html#ga1edba3f5ba9d3f7dd7e980311cacbd37">  217</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_61DOT5CYC          0x5</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__adc__sample.html#ga12ae55973b8cc84459432552e3d8a04a">  218</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_181DOT5CYC         0x6</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__adc__sample.html#ga3ff3ed73ec243084e2e51b686f51b567">  219</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_601DOT5CYC         0x7</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/* SMPx[2:0]: Channel x sampling time selection */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/*------- ADC_T2 values ---------*/</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/* Bits 23:16 HT2[7:0]: Analog watchdog 2 higher threshold */</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* Bit 7:0 LT2[7:0]: Analog watchdog 2 lower threshold */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/*------- ADC_T3 values ---------*/</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/* Bits 23:16 HT3[7:0]: Analog watchdog 3 higher threshold */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* Bit 7:0 LT3[7:0]: Analog watchdog 3 lower threshold */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/*------- ADC_DR values ---------*/</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">/* Bits 15:0 RDATA[15:0]: Regular Data converted */</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/*------- ADC_JSQR values ---------*/</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="adc_8h.html#a5de6fc1832c959e4d6caff4991383752">  245</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_LSB                 0</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="adc_8h.html#ad1220f2cb4f1a6ef9613c4e884b761e0">  246</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_SHIFT               0</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="adc_8h.html#a381d087af319941eead086e683c2e54f">  247</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_LSB               26</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="adc_8h.html#af54e4d83fd3e1adddfd673d09877f224">  248</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_LSB               20</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="adc_8h.html#a0d0868797d7c295c9f780a0b035f12cb">  249</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_LSB               14</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="adc_8h.html#a1cc573927f776cbad045bcbaa67cd85c">  250</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_LSB               8</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="adc_8h.html#a349b7c58d316a87cd5f494638030df4b">  252</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ_VAL(n, val)        ((val) &lt;&lt; (((n) - 1) * 6 + 8))</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="adc_8h.html#a244139b4a14d7a4c9760f5cc6da43b74">  253</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_VAL(val)            (((val) - 1) &lt;&lt; ADC_JSQR_JL_SHIFT)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">/* Bits 30:26 JSQ4[4:0]: 4th conversion in the injected sequence */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* Bits 24:20 JSQ3[4:0]: 3rd conversion in the injected sequence */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/* Bits 18:14 JSQ2[4:0]: 2nd conversion in the injected sequence */</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/* Bits 12:8 JSQ1[4:0]: 1st conversion in the injected sequence */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> * JEXTEN[1:0]: External Trigger Enable and Polarity Selection for injected</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"> * channels</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="adc_8h.html#a1e1ef574f80c25072650dc8d9ad91893">  267</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN_DISABLED        (0x0 &lt;&lt; 6)</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="adc_8h.html#a1e84dfec3b12e94a2e4fa79e31f289e0">  268</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN_RISING_EDGE     (0x1 &lt;&lt; 6)</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="adc_8h.html#a992a13cf7e5abfb2bcc9815ac7503523">  269</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN_FALLING_EDGE    (0x2 &lt;&lt; 6)</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="adc_8h.html#aad96a264032ae40060d6f28ed7c2a62d">  270</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN_BOTH_EDGES      (0x3 &lt;&lt; 6)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="adc_8h.html#ae26e4a64fe54464272613880586bf88f">  272</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTEN_MASK            (0x3 &lt;&lt; 6)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/* JEXTSEL[3:0]: External Trigger Selection for injected group */</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="adc_8h.html#a7452a21e7a7f5c565659bdcc258c1497">  275</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_0        (0x0 &lt;&lt; 2)</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="adc_8h.html#aa6a7d7d9829af6eae8f98d96d26ea18f">  276</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_1        (0x1 &lt;&lt; 2)</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="adc_8h.html#a64750c1ea03677f56cac6ef5ec2383bb">  277</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_2        (0x2 &lt;&lt; 2)</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="adc_8h.html#acdf9faf77e8262f316d1cc74859f9d5d">  278</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_3        (0x3 &lt;&lt; 2)</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="adc_8h.html#a0d229346c94184ed72fc4a3dd3a86555">  279</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_4        (0x4 &lt;&lt; 2)</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="adc_8h.html#a3c5ff5cadb1c3e8ab249c2a769616a5d">  280</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_5        (0x5 &lt;&lt; 2)</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="adc_8h.html#ac8390b39db65d2120777822b4a3d49e2">  281</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_6        (0x6 &lt;&lt; 2)</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="adc_8h.html#aa6e29673cb10afee499d781d9b1cda2e">  282</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_7        (0x7 &lt;&lt; 2)</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="adc_8h.html#a1932fac20c69e5803b6eb52c027c65c5">  283</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_8        (0x8 &lt;&lt; 2)</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="adc_8h.html#aaf76719ab91a98d69c14befd363c5bbd">  284</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_9        (0x9 &lt;&lt; 2)</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="adc_8h.html#a2dcf728db87e4e624ea7277c89d3c85a">  285</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_10       (0xA &lt;&lt; 2)</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="adc_8h.html#ab278b5417b26a0615b576e0aee808838">  286</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_11       (0xB &lt;&lt; 2)</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="adc_8h.html#a3d41e821f3f882cdbd7d25ee00e78aca">  287</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_12       (0xC &lt;&lt; 2)</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="adc_8h.html#a4d21973e5126041da7beeb17b6c72ba8">  288</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_13       (0xD &lt;&lt; 2)</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="adc_8h.html#af9abc67e2273685107e74a6d4891966b">  289</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_14       (0xE &lt;&lt; 2)</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="adc_8h.html#a941755ee436547a017f1a841a21d21ac">  290</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_EVENT_15       (0xF &lt;&lt; 2)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="adc_8h.html#a6b23fff46e79d676dc6ca102c8d4f37b">  292</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JEXTSEL_MASK           (0xF &lt;&lt; 2)</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/* JL[1:0]: Injected channel sequence length */</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="adc_8h.html#afb4ceab72b9722249309a77e8d0133d3">  295</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_1_CONVERSION        (0x0 &lt;&lt; 0)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="adc_8h.html#ae225fbfdb25d113ff50276bcbda5c0ab">  296</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_2_CONVERSIONS       (0x1 &lt;&lt; 0)</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="adc_8h.html#abb1d54acdbe759bf049c3bef374d8192">  297</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_3_CONVERSIONS       (0x2 &lt;&lt; 0)</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="adc_8h.html#a129ce9def1debbeac93e41b4b52e7703">  298</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_4_CONVERSIONS       (0x3 &lt;&lt; 0)</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/*------- ADC_OFR1 values ---------*/</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">/* OFFSET1_EN: Offset 1 Enable */</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="adc_8h.html#a47e0d0a06ebf3276d9c278ef3e7ccbc7">  304</a></span>&#160;<span class="preprocessor">#define ADC_OFR1_OFFSET1_EN     (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">/* Bits 30:26 OFFSET1_CH[4:0]: Channel selection for the Data offset 1 */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"> * Bits 11:0 OFFSET1[11:0]: Data offset y for the channel programmed into bits</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"> * OFFSET1_CH[4:0]</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">/*------- ADC_OFR2 values ---------*/</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">/* OFFSET2_EN: Offset 2 Enable */</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="adc_8h.html#aa62e3d8b41cd41757a43db423f4ff4b4">  317</a></span>&#160;<span class="preprocessor">#define ADC_OFR2_OFFSET2_EN     (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/* Bits 30:26 OFFSET2_CH[4:0]: Channel selection for the Data offset 2 */</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"> * Bits 11:0 OFFSET2[11:0]: Data offset y for the channel programmed into bits</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"> * OFFSET2_CH[4:0]</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/*------- ADC_OFR3 values ---------*/</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/* OFFSET3_EN: Offset 3 Enable */</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="adc_8h.html#abccd9667b6e724480b2bb17c893a58f6">  330</a></span>&#160;<span class="preprocessor">#define ADC_OFR3_OFFSET3_EN     (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/* Bits 30:26 OFFSET3_CH[4:0]: Channel selection for the Data offset 3 */</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"> * Bits 11:0 OFFSET3[11:0]: Data offset y for the channel programmed into bits</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> * OFFSET3_CH[4:0]</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/*------- ADC_OFR4 values ---------*/</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* OFFSET4_EN: Offset 4 Enable */</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="adc_8h.html#a3f297640e000ec5c19b03bc7a1f02ead">  343</a></span>&#160;<span class="preprocessor">#define ADC_OFR4_OFFSET4_EN     (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/* Bits 30:26 OFFSET4_CH[4:0]: Channel selection for the Data offset 4 */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"> * Bits 11:0 OFFSET4[11:0]: Data offset y for the channel programmed into bits</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"> * OFFSET4_CH[4:0]</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/*------- ADC_JDRy, y= 1..4 values -------*/</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">/* Bits 15:0 JDATA[15:0]: Injected data */</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/*------- ADC_AWD2CR values ---------*/</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/* Bits 18:1 AWD2CH[18:1]: Analog watchdog 2 channel selection */</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">/*------- ADC_AWD3CR values ---------*/</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* Bits 18:1 AWD3CH[18:1]: Analog watchdog 3 channel selection */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/*------- ADC_DIFSEL values ---------*/</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/* DIFSEL[18:16]: Differential mode for channels 18 to 16. */</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/* Bits 15:1 DIFSEL[15:1]: Differential mode for channels 15 to 1 */</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/*------- ADC_CALFACT values ---------*/</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">/* Bits 22:16 CALFACT_D[6:0]: Calibration Factors in differential mode */</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">/* Bits 6:0 CALFACT_S[6:0]: Calibration Factors In Single-Ended mode */</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/*--------------- ADC_CSR values  ------------------------*/</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/* Bit 26 JQOVF_SLV: Injected Context Queue Overflow flag of the slave ADC */</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="adc_8h.html#a8a20199a4ccce037041f1f099a1f3c54">  385</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JQOVF_SLV               (1 &lt;&lt; 26)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">/* Bit 25 AWD3_SLV: Analog watchdog 3 flag of the slave ADC */</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="adc_8h.html#af9e4439f523dd2ff6ee0a547d798f81b">  388</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD3_SLV                (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/* Bit 24 AWD2_SLV: Analog watchdog 2 flag of the slave ADC */</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="adc_8h.html#a4f827ecc13461312054617bc5be7f9ca">  391</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD2_SLV                (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">/* Bit 23 AWD1_SLV: Analog watchdog 1 flag of the slave ADC */</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="adc_8h.html#a0531777f248f2d8a954afc78a23ccd44">  394</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1_SLV                (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/* Bit 22 JEOS_SLV: End of injected sequence flag of the slave ADC */</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="adc_8h.html#a893cd39cdf68ecbe045ee0484d8495f7">  397</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOS_SLV                (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">/* Bit 21 JEOC_SLV: End of injected conversion flag of the slave ADC */</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="adc_8h.html#af36a196799a84469ddea76fdb7a4b0ca">  400</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC_SLV                (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">/* Bit 20 OVR_SLV: Overrun flag of the slave ADC */</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="adc_8h.html#a10e122204a63a8360084bb9fce845c9c">  403</a></span>&#160;<span class="preprocessor">#define ADC_CSR_OVR_SLV                 (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">/* Bit 19 EOS_SLV: End of regular sequence flag of the slave ADC */</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="adc_8h.html#abb74b0eb7fedb0dd6328adcc25ca538f">  406</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOS_SLV                 (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/* Bit 18 EOC_SLV: End of regular conversion of the slave ADC */</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="adc_8h.html#ac16e61d9236080ff6992fe1fb95903a8">  409</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOC_SLV                 (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">/* Bit 17 EOSMP_SLV: End of Sampling phase flag of the slave ADC */</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="adc_8h.html#a7793a7543890e8292a35ca4c9720d185">  412</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOSMP_SLV               (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/* Bit 16 ADRDY_SLV: Slave ADC ready */</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="adc_8h.html#aa0cbefbb00d6b3f888a0b46f360eb17b">  415</a></span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_SLV               (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/* Bit 10 JQOVF_MST: Injected Context Queue Overflow flag of the master ADC */</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="adc_8h.html#a53eb3decc04766dc174f0ab849dd8e2f">  418</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JQOVF_MST               (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/* Bit 9 AWD3_MST: Analog watchdog 3 flag of the master ADC */</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="adc_8h.html#ace561ffa960b234da7f1bcdae7f24242">  421</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD3_MST                (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/* Bit 8 AWD2_MST: Analog watchdog 2 flag of the master ADC */</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="adc_8h.html#aa0979e63035a45186a9da27816a89f03">  424</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD2_MST                (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/* Bit 7 AWD1_MST: Analog watchdog 1 flag of the master ADC */</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="adc_8h.html#ab9e760a89ee69a39b038237f9a252bde">  427</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1_MST                (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/* Bit 6 JEOS_MST: End of injected sequence flag of the master ADC */</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="adc_8h.html#a38c32dd3da4503bb4882965e86d2fa77">  430</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOS_MST                (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/* Bit 5 JEOC_MST: End of injected conversion flag of the master ADC */</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="adc_8h.html#a307cef04f4e0e39a1d316bb79cfdb84c">  433</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOC_MST                (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/* Bit 4 OVR_MST: Overrun flag of the master ADC */</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="adc_8h.html#a5afddd4e5800a9fe49ed48d8e929db32">  436</a></span>&#160;<span class="preprocessor">#define ADC_CSR_OVR_MST                 (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/* Bit 3 EOS_MST: End of regular sequence flag of the master ADC */</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="adc_8h.html#a20f6c1dc3e6f539d8278488b0ec564eb">  439</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOS_MST                 (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/* Bit 2 EOC_MST: End of regular conversion of the master ADC */</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="adc_8h.html#aacc674c57735123cbb2842fefff55671">  442</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOC_MST                 (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/* Bit 1 EOSMP_MST: End of Sampling phase flag of the master ADC */</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="adc_8h.html#a2c019742346d8471abf506b5d70a219e">  445</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOSMP_MST               (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/* Bit 0 ADRDY_MST: Master ADC ready */</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="adc_8h.html#a363c4baa77a2a55d75ab15825780f36b">  448</a></span>&#160;<span class="preprocessor">#define ADC_CSR_ADRDY_MST               (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/*-------- ADC_CCR values ------------*/</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/* VBATEN: VBAT enable */</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="adc_8h.html#aaeefa6f00268db0df10fb97112a9f456">  454</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VBATEN                  (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/* TSEN: Temperature sensor enable */</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="adc_8h.html#aec05330012f52f35421531c72819fada">  457</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN                    (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/* VREFEN: VREFINT enable */</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="adc_8h.html#aecc47464aaa52f565d8daa9cf1a86054">  460</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN                  (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">/* CKMODE[1:0]: ADC clock mode */</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="adc_8h.html#aad2bc5051fa45852d5abf7b41619e62e">  463</a></span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_CKX              (0x0 &lt;&lt; 16)</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="adc_8h.html#a787af3cd5f8ce3ef3f7340e61930d953">  464</a></span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_DIV1             (0x1 &lt;&lt; 16)</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="adc_8h.html#ac2b8a57f58ea8aba26ce9b8163c23a4f">  465</a></span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_DIV2             (0x2 &lt;&lt; 16)</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="adc_8h.html#a2fc5a4b305024f7ebcc854004868ac2d">  466</a></span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_DIV4             (0x3 &lt;&lt; 16)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="adc_8h.html#ae433da0be6d8b635248ee44776a7eabd">  468</a></span>&#160;<span class="preprocessor">#define ADC_CCR_CKMODE_MASK             (0x3 &lt;&lt; 16)</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">/* MDMA[1:0]: Direct memory access mode for dual ADC mode */</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="adc_8h.html#ad96f9ddf290e3849433bb87f1b0fe0f5">  471</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MDMA_DISABLE            (0x0 &lt;&lt; 14)</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/*#define ADC_CCR_MDMA_RESERVED         (0x1 &lt;&lt; 14)*/</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="adc_8h.html#af94cc23f2425810d5c7d20cef6e16296">  473</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MDMA_12_10_BIT          (0x2 &lt;&lt; 14)</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="adc_8h.html#a4d28257ff2c35db834c4f8e12665c552">  474</a></span>&#160;<span class="preprocessor">#define ADC_CCR_MDMA_8_6_BIT            (0x3 &lt;&lt; 14)</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/* DMACFG: DMA configuration (for dual ADC mode) */</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="adc_8h.html#aebd124d19cd84bfe2381ac05cacf7e46">  477</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DMACFG                  (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/* DELAY: Delay between 2 sampling phases */</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="adc_8h.html#abf470292afa05e9aceac2247d8b263e9">  480</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DELAY_SHIFT             8</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">/* DUAL[4:0]: Dual ADC mode selection */</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="adc_8h.html#a56a59ca179806638351f077da58f455d">  483</a></span>&#160;<span class="preprocessor">#define ADC_CCR_DUAL_SHIFT              0</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">/*---------------- ADC_CDR values -----------------*/</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/* Bits 31:16 RDATA_SLV[15:0]: Regular data of the slave ADC */</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">/* Bits 15:0 RDATA_MST[15:0]: Regular data of the master ADC. */</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/** @defgroup adc_channel ADC Channel Numbers</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> * @ingroup adc_defines</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> *@{*/</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__adc__channel.html#ga7e176664c3a3e340c070fe54d507b800">  496</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_TEMP        16</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__adc__channel.html#ga60210f1e9305301dea9e42afedd9093f">  497</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_VBAT        17</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__adc__channel.html#ga67f64399503e2ac1457bbf3799d5fe07">  498</a></span>&#160;<span class="preprocessor">#define ADC_CHANNEL_VREF        18</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;BEGIN_DECLS</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#gad184024fbe1151c8d15fb09aaaf05328">adc_enable_analog_watchdog_regular</a>(uint32_t adc);</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#gaffa5256174cec880eaea7d82a1caf968">adc_disable_analog_watchdog_regular</a>(uint32_t adc);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#gab4cc03bbad2f235b9fb8ed1b89e24d25">adc_enable_analog_watchdog_injected</a>(uint32_t adc);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#gac97660f8ac7f23bd22c5a867d86dc80c">adc_disable_analog_watchdog_injected</a>(uint32_t adc);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga57b3c58283977a60ab7e94b33d502ef8">adc_enable_discontinuous_mode_regular</a>(uint32_t adc, uint8_t length);</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga3c7c004f76958f5b9d4c2f66dad7f8df">adc_disable_discontinuous_mode_regular</a>(uint32_t adc);</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga214a9ead42c311498474678796e8e768">adc_enable_discontinuous_mode_injected</a>(uint32_t adc);</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#gafe352fb7c779e3b540056f0dd926e8b3">adc_disable_discontinuous_mode_injected</a>(uint32_t adc);</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga9965805fdbb3e7dd26a1afed91cc4fd2">adc_enable_automatic_injected_group_conversion</a>(uint32_t adc);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga118817f8db889310eb249519d9b8ae39">adc_disable_automatic_injected_group_conversion</a>(uint32_t adc);</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga756eb74470362394a05dacf33f3e647d">adc_enable_analog_watchdog_on_all_channels</a>(uint32_t adc);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#gac59be11190b92659467a130485ed3083">adc_enable_analog_watchdog_on_selected_channel</a>(uint32_t adc,</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                                                    uint8_t channel);</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">/*void adc_enable_scan_mode(uint32_t adc);*/</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/*void adc_disable_scan_mode(uint32_t adc);*/</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#gab2b359caa41226508e5414a9fdf18fcd">adc_enable_eoc_interrupt_injected</a>(uint32_t adc);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga59b482216ccaeeeaf22d7c5cfed7f3e2">adc_disable_eoc_interrupt_injected</a>(uint32_t adc);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga9045439f16ca52685aa626681e14c4aa">adc_enable_eos_interrupt_injected</a>(uint32_t adc);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#gabe4796a2e38b2c14988ba6edc1439cd0">adc_disable_eos_interrupt_injected</a>(uint32_t adc);</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga3cc0e3b399f20c12d730fa2e775df87e">adc_enable_all_awd_interrupt</a>(uint32_t adc);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga7e529149692a0fdbe5bb9ad97b66093b">adc_disable_all_awd_interrupt</a>(uint32_t adc);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga44f599a778c63636e1de6c5984b3c6b7">adc_enable_eos_interrupt</a>(uint32_t adc);</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga221bb8e9d1d8c2f01cba9ad43ff4b810">adc_disable_eos_interrupt</a>(uint32_t adc);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga4c58ab34f4fd19171b47c5b9165fa919">adc_start_conversion_injected</a>(uint32_t adc);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#gaf91d45a5dcbc9d884a9f878ff6323bbe">adc_disable_external_trigger_regular</a>(uint32_t adc);</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga8b130efffc0025a70451ea3f26c714b6">adc_disable_external_trigger_injected</a>(uint32_t adc);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga67518b54943940933f4515a2f3c6711f">adc_set_watchdog_high_threshold</a>(uint32_t adc, uint8_t threshold);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga9c2a0350f8adea9f8de783f2e7645559">adc_set_watchdog_low_threshold</a>(uint32_t adc, uint8_t threshold);</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga63cd6fdcf7156d16992b278a25acf27e">adc_set_injected_sequence</a>(uint32_t adc, uint8_t length, uint8_t channel[]);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__adc__file.html#gad2a065923adced21827480f124ff4a61">adc_eoc_injected</a>(uint32_t adc);</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__adc__file.html#gad6a48b6c1eaf99b59eecf65f6de2cfe3">adc_eos_injected</a>(uint32_t adc);</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;uint32_t <a class="code" href="group__adc__file.html#gab96e1ce8d28ce696dc70e231a8da936e">adc_read_injected</a>(uint32_t adc, uint8_t reg);</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#gac3af5b84c1af074f2c9de07b0ed73470">adc_set_injected_offset</a>(uint32_t adc, uint8_t reg, uint32_t offset);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#gaa13f44a0450640bfab057bd8bb64dd94">adc_set_clk_prescale</a>(uint32_t adc, uint32_t prescaler);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#gaa6b95e470c2454150c6157a1a18a43a1">adc_set_multi_mode</a>(uint32_t adc, uint32_t mode);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga76c6bccdcf0c0c25bacd9aef5aa41802">adc_enable_external_trigger_regular</a>(uint32_t adc, uint32_t trigger,</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                                         uint32_t polarity);</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__adc__file.html#ga80a7e5a8b30daf2377e9746a3ba342e6">adc_enable_external_trigger_injected</a>(uint32_t adc, uint32_t trigger,</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                                          uint32_t polarity);</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__adc__file.html#gaaecf7b26e7d55235fa4e99c93fc4da9d">adc_awd</a>(uint32_t adc);</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/*void adc_set_dma_continue(uint32_t adc);*/</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">/*void adc_set_dma_terminate(uint32_t adc);*/</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;END_DECLS</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="group__adc__file_html_ga4c58ab34f4fd19171b47c5b9165fa919"><div class="ttname"><a href="group__adc__file.html#ga4c58ab34f4fd19171b47c5b9165fa919">adc_start_conversion_injected</a></div><div class="ttdeci">void adc_start_conversion_injected(uint32_t adc)</div><div class="ttdoc">ADC Software Triggered Conversion on Injected Channels. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00719">adc_common_v1.c:719</a></div></div>
<div class="ttc" id="group__adc__file_html_ga59b482216ccaeeeaf22d7c5cfed7f3e2"><div class="ttname"><a href="group__adc__file.html#ga59b482216ccaeeeaf22d7c5cfed7f3e2">adc_disable_eoc_interrupt_injected</a></div><div class="ttdeci">void adc_disable_eoc_interrupt_injected(uint32_t adc)</div><div class="ttdoc">ADC Disable Injected End-Of-Conversion Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00350">adc_common_v1.c:350</a></div></div>
<div class="ttc" id="group__adc__file_html_gab2b359caa41226508e5414a9fdf18fcd"><div class="ttname"><a href="group__adc__file.html#gab2b359caa41226508e5414a9fdf18fcd">adc_enable_eoc_interrupt_injected</a></div><div class="ttdeci">void adc_enable_eoc_interrupt_injected(uint32_t adc)</div><div class="ttdoc">ADC Enable Injected End-Of-Conversion Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00339">adc_common_v1.c:339</a></div></div>
<div class="ttc" id="group__adc__file_html_ga76c6bccdcf0c0c25bacd9aef5aa41802"><div class="ttname"><a href="group__adc__file.html#ga76c6bccdcf0c0c25bacd9aef5aa41802">adc_enable_external_trigger_regular</a></div><div class="ttdeci">void adc_enable_external_trigger_regular(uint32_t adc, uint32_t trigger, uint32_t polarity)</div><div class="ttdoc">ADC Enable an External Trigger for Regular Channels. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8c_source.html#l00668">adc.c:668</a></div></div>
<div class="ttc" id="group__adc__file_html_ga3cc0e3b399f20c12d730fa2e775df87e"><div class="ttname"><a href="group__adc__file.html#ga3cc0e3b399f20c12d730fa2e775df87e">adc_enable_all_awd_interrupt</a></div><div class="ttdeci">void adc_enable_all_awd_interrupt(uint32_t adc)</div><div class="ttdoc">ADC Enable Analog Watchdog Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8c_source.html#l00387">adc.c:387</a></div></div>
<div class="ttc" id="group__adc__file_html_gab96e1ce8d28ce696dc70e231a8da936e"><div class="ttname"><a href="group__adc__file.html#gab96e1ce8d28ce696dc70e231a8da936e">adc_read_injected</a></div><div class="ttdeci">uint32_t adc_read_injected(uint32_t adc, uint8_t reg)</div><div class="ttdoc">ADC Read from an Injected Conversion Result Register. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00483">adc_common_v1.c:483</a></div></div>
<div class="ttc" id="group__adc__file_html_gac59be11190b92659467a130485ed3083"><div class="ttname"><a href="group__adc__file.html#gac59be11190b92659467a130485ed3083">adc_enable_analog_watchdog_on_selected_channel</a></div><div class="ttdeci">void adc_enable_analog_watchdog_on_selected_channel(uint32_t adc, uint8_t channel)</div><div class="ttdoc">ADC Enable Analog Watchdog for a Selected Channel. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00294">adc_common_v1.c:294</a></div></div>
<div class="ttc" id="group__adc__file_html_gaf91d45a5dcbc9d884a9f878ff6323bbe"><div class="ttname"><a href="group__adc__file.html#gaf91d45a5dcbc9d884a9f878ff6323bbe">adc_disable_external_trigger_regular</a></div><div class="ttdeci">void adc_disable_external_trigger_regular(uint32_t adc)</div><div class="ttdoc">ADC Disable an External Trigger for Regular Channels. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8c_source.html#l00685">adc.c:685</a></div></div>
<div class="ttc" id="group__adc__file_html_ga9045439f16ca52685aa626681e14c4aa"><div class="ttname"><a href="group__adc__file.html#ga9045439f16ca52685aa626681e14c4aa">adc_enable_eos_interrupt_injected</a></div><div class="ttdeci">void adc_enable_eos_interrupt_injected(uint32_t adc)</div><div class="ttdoc">ADC Enable Injected End-Of-Sequence Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8c_source.html#l00362">adc.c:362</a></div></div>
<div class="ttc" id="group__adc__file_html_ga9965805fdbb3e7dd26a1afed91cc4fd2"><div class="ttname"><a href="group__adc__file.html#ga9965805fdbb3e7dd26a1afed91cc4fd2">adc_enable_automatic_injected_group_conversion</a></div><div class="ttdeci">void adc_enable_automatic_injected_group_conversion(uint32_t adc)</div><div class="ttdoc">ADC Enable Automatic Injected Conversions. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00239">adc_common_v1.c:239</a></div></div>
<div class="ttc" id="group__adc__file_html_ga9c2a0350f8adea9f8de783f2e7645559"><div class="ttname"><a href="group__adc__file.html#ga9c2a0350f8adea9f8de783f2e7645559">adc_set_watchdog_low_threshold</a></div><div class="ttdeci">void adc_set_watchdog_low_threshold(uint32_t adc, uint8_t threshold)</div><div class="ttdoc">ADC Set Analog Watchdog Lower Threshold. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8c_source.html#l00480">adc.c:480</a></div></div>
<div class="ttc" id="group__adc__file_html_gad184024fbe1151c8d15fb09aaaf05328"><div class="ttname"><a href="group__adc__file.html#gad184024fbe1151c8d15fb09aaaf05328">adc_enable_analog_watchdog_regular</a></div><div class="ttdeci">void adc_enable_analog_watchdog_regular(uint32_t adc)</div><div class="ttdoc">ADC Enable Analog Watchdog for Regular Conversions. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00123">adc_common_v1.c:123</a></div></div>
<div class="ttc" id="group__adc__file_html_gab4cc03bbad2f235b9fb8ed1b89e24d25"><div class="ttname"><a href="group__adc__file.html#gab4cc03bbad2f235b9fb8ed1b89e24d25">adc_enable_analog_watchdog_injected</a></div><div class="ttdeci">void adc_enable_analog_watchdog_injected(uint32_t adc)</div><div class="ttdoc">ADC Enable Analog Watchdog for Injected Conversions. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00150">adc_common_v1.c:150</a></div></div>
<div class="ttc" id="group__adc__file_html_ga57b3c58283977a60ab7e94b33d502ef8"><div class="ttname"><a href="group__adc__file.html#ga57b3c58283977a60ab7e94b33d502ef8">adc_enable_discontinuous_mode_regular</a></div><div class="ttdeci">void adc_enable_discontinuous_mode_regular(uint32_t adc, uint8_t length)</div><div class="ttdoc">ADC Enable Discontinuous Mode for Regular Conversions. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00182">adc_common_v1.c:182</a></div></div>
<div class="ttc" id="group__adc__file_html_gaa13f44a0450640bfab057bd8bb64dd94"><div class="ttname"><a href="group__adc__file.html#gaa13f44a0450640bfab057bd8bb64dd94">adc_set_clk_prescale</a></div><div class="ttdeci">void adc_set_clk_prescale(uint32_t adc, uint32_t prescaler)</div><div class="ttdoc">ADC Set Clock Prescale. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8c_source.html#l00630">adc.c:630</a></div></div>
<div class="ttc" id="group__adc__file_html_ga44f599a778c63636e1de6c5984b3c6b7"><div class="ttname"><a href="group__adc__file.html#ga44f599a778c63636e1de6c5984b3c6b7">adc_enable_eos_interrupt</a></div><div class="ttdeci">void adc_enable_eos_interrupt(uint32_t adc)</div><div class="ttdoc">ADC Enable Regular End-Of-Sequence Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8c_source.html#l00415">adc.c:415</a></div></div>
<div class="ttc" id="group__adc__file_html_gad2a065923adced21827480f124ff4a61"><div class="ttname"><a href="group__adc__file.html#gad2a065923adced21827480f124ff4a61">adc_eoc_injected</a></div><div class="ttdeci">bool adc_eoc_injected(uint32_t adc)</div><div class="ttdoc">ADC Read the End-of-Conversion Flag for Injected Conversion. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00449">adc_common_v1.c:449</a></div></div>
<div class="ttc" id="group__adc__file_html_gac97660f8ac7f23bd22c5a867d86dc80c"><div class="ttname"><a href="group__adc__file.html#gac97660f8ac7f23bd22c5a867d86dc80c">adc_disable_analog_watchdog_injected</a></div><div class="ttdeci">void adc_disable_analog_watchdog_injected(uint32_t adc)</div><div class="ttdoc">ADC Disable Analog Watchdog for Injected Conversions. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00161">adc_common_v1.c:161</a></div></div>
<div class="ttc" id="group__adc__file_html_ga756eb74470362394a05dacf33f3e647d"><div class="ttname"><a href="group__adc__file.html#ga756eb74470362394a05dacf33f3e647d">adc_enable_analog_watchdog_on_all_channels</a></div><div class="ttdeci">void adc_enable_analog_watchdog_on_all_channels(uint32_t adc)</div><div class="ttdoc">ADC Enable Analog Watchdog for All Regular and/or Injected Channels. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00272">adc_common_v1.c:272</a></div></div>
<div class="ttc" id="group__adc__file_html_gaa6b95e470c2454150c6157a1a18a43a1"><div class="ttname"><a href="group__adc__file.html#gaa6b95e470c2454150c6157a1a18a43a1">adc_set_multi_mode</a></div><div class="ttdeci">void adc_set_multi_mode(uint32_t adc, uint32_t mode)</div><div class="ttdoc">ADC Set Dual/Triple Mode. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8c_source.html#l00648">adc.c:648</a></div></div>
<div class="ttc" id="adc__common__v2_8h_html"><div class="ttname"><a href="adc__common__v2_8h.html">adc_common_v2.h</a></div></div>
<div class="ttc" id="group__adc__file_html_ga63cd6fdcf7156d16992b278a25acf27e"><div class="ttname"><a href="group__adc__file.html#ga63cd6fdcf7156d16992b278a25acf27e">adc_set_injected_sequence</a></div><div class="ttdeci">void adc_set_injected_sequence(uint32_t adc, uint8_t length, uint8_t channel[])</div><div class="ttdoc">ADC Set an Injected Channel Conversion Sequence. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00630">adc_common_v1.c:630</a></div></div>
<div class="ttc" id="group__adc__file_html_ga8b130efffc0025a70451ea3f26c714b6"><div class="ttname"><a href="group__adc__file.html#ga8b130efffc0025a70451ea3f26c714b6">adc_disable_external_trigger_injected</a></div><div class="ttdeci">void adc_disable_external_trigger_injected(uint32_t adc)</div><div class="ttdoc">ADC Disable an External Trigger for Injected Channels. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8c_source.html#l00721">adc.c:721</a></div></div>
<div class="ttc" id="group__adc__file_html_gafe352fb7c779e3b540056f0dd926e8b3"><div class="ttname"><a href="group__adc__file.html#gafe352fb7c779e3b540056f0dd926e8b3">adc_disable_discontinuous_mode_injected</a></div><div class="ttdeci">void adc_disable_discontinuous_mode_injected(uint32_t adc)</div><div class="ttdoc">ADC Disable Discontinuous Mode for Injected Conversions. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00223">adc_common_v1.c:223</a></div></div>
<div class="ttc" id="group__adc__file_html_ga214a9ead42c311498474678796e8e768"><div class="ttname"><a href="group__adc__file.html#ga214a9ead42c311498474678796e8e768">adc_enable_discontinuous_mode_injected</a></div><div class="ttdeci">void adc_enable_discontinuous_mode_injected(uint32_t adc)</div><div class="ttdoc">ADC Enable Discontinuous Mode for Injected Conversions. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00212">adc_common_v1.c:212</a></div></div>
<div class="ttc" id="group__adc__file_html_ga80a7e5a8b30daf2377e9746a3ba342e6"><div class="ttname"><a href="group__adc__file.html#ga80a7e5a8b30daf2377e9746a3ba342e6">adc_enable_external_trigger_injected</a></div><div class="ttdeci">void adc_enable_external_trigger_injected(uint32_t adc, uint32_t trigger, uint32_t polarity)</div><div class="ttdoc">ADC Enable an External Trigger for Injected Channels. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8c_source.html#l00704">adc.c:704</a></div></div>
<div class="ttc" id="group__adc__file_html_ga221bb8e9d1d8c2f01cba9ad43ff4b810"><div class="ttname"><a href="group__adc__file.html#ga221bb8e9d1d8c2f01cba9ad43ff4b810">adc_disable_eos_interrupt</a></div><div class="ttdeci">void adc_disable_eos_interrupt(uint32_t adc)</div><div class="ttdoc">ADC Disable Regular End-Of-Sequence Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8c_source.html#l00427">adc.c:427</a></div></div>
<div class="ttc" id="adc__common__v2__multi_8h_html"><div class="ttname"><a href="adc__common__v2__multi_8h.html">adc_common_v2_multi.h</a></div></div>
<div class="ttc" id="group__adc__file_html_gaffa5256174cec880eaea7d82a1caf968"><div class="ttname"><a href="group__adc__file.html#gaffa5256174cec880eaea7d82a1caf968">adc_disable_analog_watchdog_regular</a></div><div class="ttdeci">void adc_disable_analog_watchdog_regular(uint32_t adc)</div><div class="ttdoc">ADC Disable Analog Watchdog for Regular Conversions. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00135">adc_common_v1.c:135</a></div></div>
<div class="ttc" id="group__adc__file_html_ga3c7c004f76958f5b9d4c2f66dad7f8df"><div class="ttname"><a href="group__adc__file.html#ga3c7c004f76958f5b9d4c2f66dad7f8df">adc_disable_discontinuous_mode_regular</a></div><div class="ttdeci">void adc_disable_discontinuous_mode_regular(uint32_t adc)</div><div class="ttdoc">ADC Disable Discontinuous Mode for Regular Conversions. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00197">adc_common_v1.c:197</a></div></div>
<div class="ttc" id="group__adc__file_html_gaaecf7b26e7d55235fa4e99c93fc4da9d"><div class="ttname"><a href="group__adc__file.html#gaaecf7b26e7d55235fa4e99c93fc4da9d">adc_awd</a></div><div class="ttdeci">bool adc_awd(uint32_t adc)</div><div class="ttdoc">ADC Set DMA to Continue. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8c_source.html#l00772">adc.c:772</a></div></div>
<div class="ttc" id="group__adc__file_html_ga67518b54943940933f4515a2f3c6711f"><div class="ttname"><a href="group__adc__file.html#ga67518b54943940933f4515a2f3c6711f">adc_set_watchdog_high_threshold</a></div><div class="ttdeci">void adc_set_watchdog_high_threshold(uint32_t adc, uint8_t threshold)</div><div class="ttdoc">ADC Set Analog Watchdog Upper Threshold. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8c_source.html#l00461">adc.c:461</a></div></div>
<div class="ttc" id="group__adc__file_html_ga118817f8db889310eb249519d9b8ae39"><div class="ttname"><a href="group__adc__file.html#ga118817f8db889310eb249519d9b8ae39">adc_disable_automatic_injected_group_conversion</a></div><div class="ttdeci">void adc_disable_automatic_injected_group_conversion(uint32_t adc)</div><div class="ttdoc">ADC Disable Automatic Injected Conversions. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00251">adc_common_v1.c:251</a></div></div>
<div class="ttc" id="group__adc__file_html_gabe4796a2e38b2c14988ba6edc1439cd0"><div class="ttname"><a href="group__adc__file.html#gabe4796a2e38b2c14988ba6edc1439cd0">adc_disable_eos_interrupt_injected</a></div><div class="ttdeci">void adc_disable_eos_interrupt_injected(uint32_t adc)</div><div class="ttdoc">ADC Disable Injected End-Of-Sequence Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8c_source.html#l00374">adc.c:374</a></div></div>
<div class="ttc" id="group__adc__file_html_gad6a48b6c1eaf99b59eecf65f6de2cfe3"><div class="ttname"><a href="group__adc__file.html#gad6a48b6c1eaf99b59eecf65f6de2cfe3">adc_eos_injected</a></div><div class="ttdeci">bool adc_eos_injected(uint32_t adc)</div><div class="ttdoc">ADC Read the End-of-Sequence Flag for Injected Conversions. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8c_source.html#l00551">adc.c:551</a></div></div>
<div class="ttc" id="group__adc__file_html_gac3af5b84c1af074f2c9de07b0ed73470"><div class="ttname"><a href="group__adc__file.html#gac3af5b84c1af074f2c9de07b0ed73470">adc_set_injected_offset</a></div><div class="ttdeci">void adc_set_injected_offset(uint32_t adc, uint8_t reg, uint32_t offset)</div><div class="ttdoc">ADC Set the Injected Channel Data Offset. </div><div class="ttdef"><b>Definition:</b> <a href="adc__common__v1_8c_source.html#l00662">adc_common_v1.c:662</a></div></div>
<div class="ttc" id="group__adc__file_html_ga7e529149692a0fdbe5bb9ad97b66093b"><div class="ttname"><a href="group__adc__file.html#ga7e529149692a0fdbe5bb9ad97b66093b">adc_disable_all_awd_interrupt</a></div><div class="ttdeci">void adc_disable_all_awd_interrupt(uint32_t adc)</div><div class="ttdoc">ADC Disable Analog Watchdog Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="adc_8c_source.html#l00401">adc.c:401</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_8c346179f1666f7704fb69c9f9ba3585.html">f3</a></li><li class="navelem"><a class="el" href="adc_8h.html">adc.h</a></li>
    <li class="footer">Generated on Tue Aug 16 2016 01:21:49 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
