# papi_mem_info

# cpu model:  Intel(R) Core(TM) i7 CPU       Q 720  @ 1.60GHz

  Memory Cache and TLB Hierarchy Information.
  ------------------------------------------------------------------------
  TLB Information.
    There may be multiple descriptors for each level of TLB
    if multiple page sizes are supported.

  L1 Instruction TLB:
    Page Size:           2048 KB
    Number of Entries:      7
    Associativity:       Full

  L1 Instruction TLB:
    Page Size:           4096 KB
    Number of Entries:      7
    Associativity:       Full

  L1 Data TLB:
    Page Size:              4 KB
    Number of Entries:     64
    Associativity:          4

  L1 Data TLB:
    Page Size:           2048 KB
    Number of Entries:     32
    Associativity:          4

  L1 Data TLB:
    Page Size:           4096 KB
    Number of Entries:     32
    Associativity:          4

  L1 Instruction TLB:
    Page Size:              4 KB
    Number of Entries:     64
    Associativity:          4

  L2 Unified TLB:
    Page Size:              4 KB
    Number of Entries:    512
    Associativity:          4


Cache Information.

L1 Instruction Cache:
  Total size:            32 KB
  Line size:             64 B
  Number of Lines:      512
  Associativity:          4

L1 Data Cache:
  Total size:            32 KB
  Line size:             64 B
  Number of Lines:      512
  Associativity:          8

L2 Unified Cache:
  Total size:           256 KB
  Line size:             64 B
  Number of Lines:     4096
  Associativity:          8

L3 Unified Cache:
  Total size:          6144 KB
  Line size:             64 B
  Number of Lines:    98304
  Associativity:         12

mem_info.c                               PASSED
