

================================================================
== Vivado HLS Report for 'Fullc2_Cal'
================================================================
* Date:           Wed Aug 19 09:56:47 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Lenet_HLS_Final
* Solution:       conv_optimization
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.691 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    27496|    27496| 0.275 ms | 0.275 ms |  27496|  27496|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FULL2_LEN3   |    27495|    27495|       423|          -|          -|    65|    no    |
        | + FULL2_LEN2  |      420|      420|         5|          -|          -|    84|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [src/lenet.cpp:190]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %FULL2_LEN3_end ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ 0, %0 ], [ %add_ln190, %FULL2_LEN3_end ]" [src/lenet.cpp:190]   --->   Operation 11 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.67ns)   --->   "%add_ln190 = add i13 %phi_mul, 84" [src/lenet.cpp:190]   --->   Operation 12 'add' 'add_ln190' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.48ns)   --->   "%icmp_ln190 = icmp eq i7 %i_0, -63" [src/lenet.cpp:190]   --->   Operation 13 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65, i64 65, i64 65) nounwind"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [src/lenet.cpp:190]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln190, label %7, label %FULL2_LEN3_begin" [src/lenet.cpp:190]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i7 %i_0 to i64" [src/lenet.cpp:191]   --->   Operation 17 'zext' 'zext_ln191' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%bias2_V_addr = getelementptr [65 x i4]* @bias2_V, i64 0, i64 %zext_ln191" [src/lenet.cpp:191]   --->   Operation 18 'getelementptr' 'bias2_V_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (3.25ns)   --->   "%bias2_V_load = load i4* %bias2_V_addr, align 1" [src/lenet.cpp:191]   --->   Operation 19 'load' 'bias2_V_load' <Predicate = (!icmp_ln190)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5460> <ROM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%flatten3_V_addr = getelementptr [65 x i12]* @flatten3_V, i64 0, i64 %zext_ln191" [src/lenet.cpp:191]   --->   Operation 20 'getelementptr' 'flatten3_V_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [src/lenet.cpp:197]   --->   Operation 21 'ret' <Predicate = (icmp_ln190)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str44) nounwind" [src/lenet.cpp:190]   --->   Operation 22 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str44) nounwind" [src/lenet.cpp:190]   --->   Operation 23 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%bias2_V_load = load i4* %bias2_V_addr, align 1" [src/lenet.cpp:191]   --->   Operation 24 'load' 'bias2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5460> <ROM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i4 %bias2_V_load to i12" [src/lenet.cpp:191]   --->   Operation 25 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (2.32ns)   --->   "store i12 %sext_ln203, i12* %flatten3_V_addr, align 2" [src/lenet.cpp:191]   --->   Operation 26 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_3 : Operation 27 [1/1] (1.76ns)   --->   "br label %2" [src/lenet.cpp:193]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.93>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %FULL2_LEN3_begin ], [ %j, %_ZN13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode1EL9ap_o_mode0ELi0EEpLILi24ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ]"   --->   Operation 28 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.48ns)   --->   "%icmp_ln193 = icmp eq i7 %j_0, -44" [src/lenet.cpp:193]   --->   Operation 29 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind"   --->   Operation 30 'speclooptripcount' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.87ns)   --->   "%j = add i7 %j_0, 1" [src/lenet.cpp:193]   --->   Operation 31 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln193, label %FULL2_LEN3_end, label %_ZN13ap_fixed_baseILi25ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_1ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv" [src/lenet.cpp:193]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i7 %j_0 to i13" [src/lenet.cpp:194]   --->   Operation 33 'zext' 'zext_ln1116' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.67ns)   --->   "%add_ln1116 = add i13 %phi_mul, %zext_ln1116" [src/lenet.cpp:194]   --->   Operation 34 'add' 'add_ln1116' <Predicate = (!icmp_ln193)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i13 %add_ln1116 to i64" [src/lenet.cpp:194]   --->   Operation 35 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%weight2_V_addr = getelementptr [5460 x i6]* @weight2_V, i64 0, i64 %zext_ln1116_1" [src/lenet.cpp:194]   --->   Operation 36 'getelementptr' 'weight2_V_addr' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (3.25ns)   --->   "%weight2_V_load = load i6* %weight2_V_addr, align 1" [src/lenet.cpp:194]   --->   Operation 37 'load' 'weight2_V_load' <Predicate = (!icmp_ln193)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5460> <ROM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_148 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str44, i32 %tmp) nounwind" [src/lenet.cpp:196]   --->   Operation 38 'specregionend' 'empty_148' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [src/lenet.cpp:190]   --->   Operation 39 'br' <Predicate = (icmp_ln193)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i7 %j_0 to i64" [src/lenet.cpp:194]   --->   Operation 40 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/2] (3.25ns)   --->   "%weight2_V_load = load i6* %weight2_V_addr, align 1" [src/lenet.cpp:194]   --->   Operation 41 'load' 'weight2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5460> <ROM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%flatten2_V_addr = getelementptr [84 x i12]* @flatten2_V, i64 0, i64 %zext_ln194" [src/lenet.cpp:194]   --->   Operation 42 'getelementptr' 'flatten2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [2/2] (2.31ns)   --->   "%flatten2_V_load = load i12* %flatten2_V_addr, align 2" [src/lenet.cpp:194]   --->   Operation 43 'load' 'flatten2_V_load' <Predicate = true> <Delay = 2.31> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_5 : Operation 44 [2/2] (2.32ns)   --->   "%p_Val2_s = load i12* %flatten3_V_addr, align 2" [src/lenet.cpp:194]   --->   Operation 44 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>

State 6 <SV = 5> <Delay = 8.69>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i6 %weight2_V_load to i19" [src/lenet.cpp:194]   --->   Operation 45 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/2] (2.31ns)   --->   "%flatten2_V_load = load i12* %flatten2_V_addr, align 2" [src/lenet.cpp:194]   --->   Operation 46 'load' 'flatten2_V_load' <Predicate = true> <Delay = 2.31> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %flatten2_V_load to i19" [src/lenet.cpp:194]   --->   Operation 47 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i19 %sext_ln1118, %sext_ln1116" [src/lenet.cpp:194]   --->   Operation 48 'mul' 'r_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 49 [1/2] (2.32ns)   --->   "%p_Val2_s = load i12* %flatten3_V_addr, align 2" [src/lenet.cpp:194]   --->   Operation 49 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i19 %r_V to i18" [src/lenet.cpp:194]   --->   Operation 50 'trunc' 'trunc_ln1192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i19 %r_V to i5" [src/lenet.cpp:194]   --->   Operation 51 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.61>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str45) nounwind" [src/lenet.cpp:193]   --->   Operation 52 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%lhs_V = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_s, i6 0)" [src/lenet.cpp:194]   --->   Operation 53 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i18 %lhs_V to i19" [src/lenet.cpp:194]   --->   Operation 54 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (2.13ns)   --->   "%ret_V = add i19 %r_V, %sext_ln728" [src/lenet.cpp:194]   --->   Operation 55 'add' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (2.13ns)   --->   "%add_ln1192_1 = add i18 %lhs_V, %trunc_ln1192" [src/lenet.cpp:194]   --->   Operation 56 'add' 'add_ln1192_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [src/lenet.cpp:194]   --->   Operation 57 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_Val2_9 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %add_ln1192_1, i32 6, i32 17)" [src/lenet.cpp:194]   --->   Operation 58 'partselect' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.36ns)   --->   "%r = icmp ne i5 %trunc_ln718, 0" [src/lenet.cpp:194]   --->   Operation 59 'icmp' 'r' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_1, i32 17)" [src/lenet.cpp:194]   --->   Operation 60 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%or_ln406 = or i1 %p_Result_s, %r" [src/lenet.cpp:194]   --->   Operation 61 'or' 'or_ln406' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V, i32 5)" [src/lenet.cpp:194]   --->   Operation 62 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%and_ln415 = and i1 %tmp_31, %or_ln406" [src/lenet.cpp:194]   --->   Operation 63 'and' 'and_ln415' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%zext_ln415 = zext i1 %and_ln415 to i12" [src/lenet.cpp:194]   --->   Operation 64 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.54ns) (out node of the LUT)   --->   "%p_Val2_10 = add i12 %zext_ln415, %p_Val2_9" [src/lenet.cpp:194]   --->   Operation 65 'add' 'p_Val2_10' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (2.32ns)   --->   "store i12 %p_Val2_10, i12* %flatten3_V_addr, align 2" [src/lenet.cpp:194]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_10, i32 11)" [src/lenet.cpp:194]   --->   Operation 67 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416_1 = xor i1 %tmp_32, true" [src/lenet.cpp:194]   --->   Operation 68 'xor' 'xor_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_18, %xor_ln416_1" [src/lenet.cpp:194]   --->   Operation 69 'and' 'carry_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_10, i32 11)" [src/lenet.cpp:194]   --->   Operation 70 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%Range2_all_ones = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [src/lenet.cpp:194]   --->   Operation 71 'bitselect' 'Range2_all_ones' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [src/lenet.cpp:194]   --->   Operation 72 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_35, true" [src/lenet.cpp:194]   --->   Operation 73 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln416_2 = xor i1 %p_Result_18, true" [src/lenet.cpp:194]   --->   Operation 74 'xor' 'xor_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416_1 = or i1 %tmp_32, %xor_ln416_2" [src/lenet.cpp:194]   --->   Operation 75 'or' 'or_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416 = or i1 %or_ln416_1, %xor_ln779" [src/lenet.cpp:194]   --->   Operation 76 'or' 'or_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = and i1 %Range2_all_ones, %or_ln416" [src/lenet.cpp:194]   --->   Operation 77 'and' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%and_ln781 = and i1 %carry_1, %Range2_all_ones" [src/lenet.cpp:194]   --->   Operation 78 'and' 'and_ln781' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln785 = xor i1 %Range2_all_ones, %carry_1" [src/lenet.cpp:194]   --->   Operation 79 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln785 = or i1 %p_Result_19, %xor_ln785" [src/lenet.cpp:194]   --->   Operation 80 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln785_1 = xor i1 %p_Result_s, true" [src/lenet.cpp:194]   --->   Operation 81 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_1" [src/lenet.cpp:194]   --->   Operation 82 'and' 'overflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_19, %deleted_ones" [src/lenet.cpp:194]   --->   Operation 83 'and' 'and_ln786' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [src/lenet.cpp:194]   --->   Operation 84 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [src/lenet.cpp:194]   --->   Operation 85 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [src/lenet.cpp:194]   --->   Operation 86 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.97ns)   --->   "%or_ln340 = or i1 %underflow, %overflow" [src/lenet.cpp:194]   --->   Operation 87 'or' 'or_ln340' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %or_ln340, label %3, label %_ZN13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode1EL9ap_o_mode0ELi0EEpLILi24ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/lenet.cpp:194]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %overflow, label %4, label %5" [src/lenet.cpp:194]   --->   Operation 89 'br' <Predicate = (or_ln340)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %underflow, label %6, label %._crit_edge160" [src/lenet.cpp:194]   --->   Operation 90 'br' <Predicate = (or_ln340 & !overflow)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 91 [1/1] (2.32ns)   --->   "store i12 -2048, i12* %flatten3_V_addr, align 2" [src/lenet.cpp:194]   --->   Operation 91 'store' <Predicate = (or_ln340 & !overflow & underflow)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "br label %._crit_edge160" [src/lenet.cpp:194]   --->   Operation 92 'br' <Predicate = (or_ln340 & !overflow & underflow)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode1EL9ap_o_mode0ELi0EEpLILi24ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 93 'br' <Predicate = (or_ln340 & !overflow)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (2.32ns)   --->   "store i12 2047, i12* %flatten3_V_addr, align 2" [src/lenet.cpp:194]   --->   Operation 94 'store' <Predicate = (or_ln340 & overflow)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 65> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode1EL9ap_o_mode0ELi0EEpLILi24ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/lenet.cpp:194]   --->   Operation 95 'br' <Predicate = (or_ln340 & overflow)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "br label %2" [src/lenet.cpp:193]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bias2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ flatten3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ flatten2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln190           (br               ) [ 011111111]
i_0                (phi              ) [ 001000000]
phi_mul            (phi              ) [ 001111111]
add_ln190          (add              ) [ 011111111]
icmp_ln190         (icmp             ) [ 001111111]
empty              (speclooptripcount) [ 000000000]
i                  (add              ) [ 011111111]
br_ln190           (br               ) [ 000000000]
zext_ln191         (zext             ) [ 000000000]
bias2_V_addr       (getelementptr    ) [ 000100000]
flatten3_V_addr    (getelementptr    ) [ 000111111]
ret_ln197          (ret              ) [ 000000000]
specloopname_ln190 (specloopname     ) [ 000000000]
tmp                (specregionbegin  ) [ 000011111]
bias2_V_load       (load             ) [ 000000000]
sext_ln203         (sext             ) [ 000000000]
store_ln191        (store            ) [ 000000000]
br_ln193           (br               ) [ 001111111]
j_0                (phi              ) [ 000011000]
icmp_ln193         (icmp             ) [ 001111111]
empty_147          (speclooptripcount) [ 000000000]
j                  (add              ) [ 001111111]
br_ln193           (br               ) [ 000000000]
zext_ln1116        (zext             ) [ 000000000]
add_ln1116         (add              ) [ 000000000]
zext_ln1116_1      (zext             ) [ 000000000]
weight2_V_addr     (getelementptr    ) [ 000001000]
empty_148          (specregionend    ) [ 000000000]
br_ln190           (br               ) [ 011111111]
zext_ln194         (zext             ) [ 000000000]
weight2_V_load     (load             ) [ 000000100]
flatten2_V_addr    (getelementptr    ) [ 000000100]
sext_ln1116        (sext             ) [ 000000000]
flatten2_V_load    (load             ) [ 000000000]
sext_ln1118        (sext             ) [ 000000000]
r_V                (mul              ) [ 000000010]
p_Val2_s           (load             ) [ 000000010]
trunc_ln1192       (trunc            ) [ 000000010]
trunc_ln718        (trunc            ) [ 000000010]
specloopname_ln193 (specloopname     ) [ 000000000]
lhs_V              (bitconcatenate   ) [ 000000000]
sext_ln728         (sext             ) [ 000000000]
ret_V              (add              ) [ 000000000]
add_ln1192_1       (add              ) [ 000000000]
p_Result_s         (bitselect        ) [ 000000000]
p_Val2_9           (partselect       ) [ 000000000]
r                  (icmp             ) [ 000000000]
p_Result_18        (bitselect        ) [ 000000000]
or_ln406           (or               ) [ 000000000]
tmp_31             (bitselect        ) [ 000000000]
and_ln415          (and              ) [ 000000000]
zext_ln415         (zext             ) [ 000000000]
p_Val2_10          (add              ) [ 000000000]
store_ln194        (store            ) [ 000000000]
tmp_32             (bitselect        ) [ 000000000]
xor_ln416_1        (xor              ) [ 000000000]
carry_1            (and              ) [ 000000000]
p_Result_19        (bitselect        ) [ 000000000]
Range2_all_ones    (bitselect        ) [ 000000000]
tmp_35             (bitselect        ) [ 000000000]
xor_ln779          (xor              ) [ 000000000]
xor_ln416_2        (xor              ) [ 000000000]
or_ln416_1         (or               ) [ 000000000]
or_ln416           (or               ) [ 000000000]
deleted_ones       (and              ) [ 000000000]
and_ln781          (and              ) [ 000000000]
xor_ln785          (xor              ) [ 000000000]
or_ln785           (or               ) [ 000000000]
xor_ln785_1        (xor              ) [ 000000000]
overflow           (and              ) [ 001111111]
and_ln786          (and              ) [ 000000000]
or_ln786           (or               ) [ 000000000]
xor_ln786          (xor              ) [ 000000000]
underflow          (and              ) [ 000000001]
or_ln340           (or               ) [ 001111111]
br_ln194           (br               ) [ 000000000]
br_ln194           (br               ) [ 000000000]
br_ln194           (br               ) [ 000000000]
store_ln194        (store            ) [ 000000000]
br_ln194           (br               ) [ 000000000]
br_ln0             (br               ) [ 000000000]
store_ln194        (store            ) [ 000000000]
br_ln194           (br               ) [ 000000000]
br_ln193           (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bias2_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="flatten3_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten3_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="flatten2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="bias2_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="7" slack="0"/>
<pin id="72" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias2_V_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="7" slack="0"/>
<pin id="77" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias2_V_load/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="flatten3_V_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="12" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="7" slack="0"/>
<pin id="85" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flatten3_V_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="1"/>
<pin id="90" dir="0" index="1" bw="12" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln191/3 p_Val2_s/5 store_ln194/7 store_ln194/8 store_ln194/8 "/>
</bind>
</comp>

<comp id="93" class="1004" name="weight2_V_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="13" slack="0"/>
<pin id="97" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight2_V_addr/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="13" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight2_V_load/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="flatten2_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="12" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="7" slack="0"/>
<pin id="110" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flatten2_V_addr/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="0"/>
<pin id="115" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flatten2_V_load/5 "/>
</bind>
</comp>

<comp id="121" class="1005" name="i_0_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="1"/>
<pin id="123" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_0_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="7" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="phi_mul_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="13" slack="1"/>
<pin id="134" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="phi_mul_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="13" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="j_0_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="1"/>
<pin id="146" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="j_0_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="7" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln190_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="13" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln190/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln190_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln191_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln191/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln203_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln193_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="7" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln193/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="j_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln1116_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln1116_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="13" slack="2"/>
<pin id="203" dir="0" index="1" bw="7" slack="0"/>
<pin id="204" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln1116_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="13" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln194_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="1"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sext_ln1116_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="1"/>
<pin id="219" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln1118_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln1192_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="18" slack="0"/>
<pin id="226" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln718_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="18" slack="0"/>
<pin id="229" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="lhs_V_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="18" slack="0"/>
<pin id="232" dir="0" index="1" bw="12" slack="1"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/7 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sext_ln728_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="18" slack="0"/>
<pin id="239" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="ret_V_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="18" slack="1"/>
<pin id="243" dir="0" index="1" bw="18" slack="0"/>
<pin id="244" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln1192_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="18" slack="0"/>
<pin id="248" dir="0" index="1" bw="18" slack="1"/>
<pin id="249" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_1/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_Result_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="19" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_Val2_9_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="0"/>
<pin id="261" dir="0" index="1" bw="18" slack="0"/>
<pin id="262" dir="0" index="2" bw="4" slack="0"/>
<pin id="263" dir="0" index="3" bw="6" slack="0"/>
<pin id="264" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="r_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="1"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Result_18_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="18" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/7 "/>
</bind>
</comp>

<comp id="282" class="1004" name="or_ln406_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln406/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_31_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="18" slack="1"/>
<pin id="291" dir="0" index="2" bw="4" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="and_ln415_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln415_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_Val2_10_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="12" slack="0"/>
<pin id="308" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_10/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_32_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="12" slack="0"/>
<pin id="315" dir="0" index="2" bw="5" slack="0"/>
<pin id="316" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="xor_ln416_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_1/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="carry_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_Result_19_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="12" slack="0"/>
<pin id="335" dir="0" index="2" bw="5" slack="0"/>
<pin id="336" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="Range2_all_ones_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="19" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="Range2_all_ones/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_35_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="19" slack="0"/>
<pin id="351" dir="0" index="2" bw="6" slack="0"/>
<pin id="352" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="xor_ln779_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="xor_ln416_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_2/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="or_ln416_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416_1/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="or_ln416_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="deleted_ones_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="deleted_ones/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="and_ln781_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="xor_ln785_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="or_ln785_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="xor_ln785_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_1/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="overflow_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="and_ln786_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="or_ln786_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="xor_ln786_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="underflow_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="or_ln340_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/7 "/>
</bind>
</comp>

<comp id="446" class="1007" name="r_V_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="0"/>
<pin id="448" dir="0" index="1" bw="6" slack="0"/>
<pin id="449" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="454" class="1005" name="add_ln190_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="13" slack="0"/>
<pin id="456" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln190 "/>
</bind>
</comp>

<comp id="462" class="1005" name="i_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="7" slack="0"/>
<pin id="464" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="467" class="1005" name="bias2_V_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="1"/>
<pin id="469" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bias2_V_addr "/>
</bind>
</comp>

<comp id="472" class="1005" name="flatten3_V_addr_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="1"/>
<pin id="474" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="flatten3_V_addr "/>
</bind>
</comp>

<comp id="480" class="1005" name="j_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="0"/>
<pin id="482" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="485" class="1005" name="weight2_V_addr_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="13" slack="1"/>
<pin id="487" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="weight2_V_addr "/>
</bind>
</comp>

<comp id="490" class="1005" name="weight2_V_load_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="1"/>
<pin id="492" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight2_V_load "/>
</bind>
</comp>

<comp id="495" class="1005" name="flatten2_V_addr_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="7" slack="1"/>
<pin id="497" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="flatten2_V_addr "/>
</bind>
</comp>

<comp id="500" class="1005" name="r_V_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="19" slack="1"/>
<pin id="502" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="506" class="1005" name="p_Val2_s_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="12" slack="1"/>
<pin id="508" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="511" class="1005" name="trunc_ln1192_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="18" slack="1"/>
<pin id="513" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1192 "/>
</bind>
</comp>

<comp id="516" class="1005" name="trunc_ln718_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="1"/>
<pin id="518" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln718 "/>
</bind>
</comp>

<comp id="521" class="1005" name="overflow_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="overflow "/>
</bind>
</comp>

<comp id="525" class="1005" name="underflow_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="529" class="1005" name="or_ln340_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln340 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="64" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="120"><net_src comp="66" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="136" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="160"><net_src comp="136" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="125" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="125" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="125" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="183"><net_src comp="75" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="189"><net_src comp="148" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="148" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="148" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="132" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="215"><net_src comp="144" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="223"><net_src comp="113" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="230" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="241" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="44" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="246" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="48" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="54" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="246" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="50" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="251" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="269" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="42" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="282" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="259" pin="4"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="305" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="305" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="60" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="62" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="274" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="320" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="58" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="305" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="60" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="42" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="241" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="241" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="44" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="62" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="274" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="62" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="312" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="362" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="356" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="340" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="326" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="340" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="340" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="326" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="332" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="392" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="251" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="62" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="398" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="404" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="332" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="380" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="386" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="62" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="251" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="410" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="220" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="217" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="446" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="453"><net_src comp="446" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="457"><net_src comp="156" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="465"><net_src comp="168" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="470"><net_src comp="68" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="475"><net_src comp="81" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="483"><net_src comp="191" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="488"><net_src comp="93" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="493"><net_src comp="100" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="498"><net_src comp="106" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="503"><net_src comp="446" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="509"><net_src comp="88" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="514"><net_src comp="224" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="519"><net_src comp="227" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="524"><net_src comp="410" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="434" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="440" pin="2"/><net_sink comp="529" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: flatten3_V | {3 7 8 }
 - Input state : 
	Port: Fullc2_Cal : bias2_V | {2 3 }
	Port: Fullc2_Cal : flatten3_V | {5 6 }
	Port: Fullc2_Cal : weight2_V | {4 5 }
	Port: Fullc2_Cal : flatten2_V | {5 6 }
  - Chain level:
	State 1
	State 2
		add_ln190 : 1
		icmp_ln190 : 1
		i : 1
		br_ln190 : 2
		zext_ln191 : 1
		bias2_V_addr : 2
		bias2_V_load : 3
		flatten3_V_addr : 2
	State 3
		sext_ln203 : 1
		store_ln191 : 2
	State 4
		icmp_ln193 : 1
		j : 1
		br_ln193 : 2
		zext_ln1116 : 1
		add_ln1116 : 2
		zext_ln1116_1 : 3
		weight2_V_addr : 4
		weight2_V_load : 5
	State 5
		flatten2_V_addr : 1
		flatten2_V_load : 2
	State 6
		sext_ln1118 : 1
		r_V : 2
		trunc_ln1192 : 3
		trunc_ln718 : 3
	State 7
		sext_ln728 : 1
		ret_V : 2
		add_ln1192_1 : 1
		p_Result_s : 3
		p_Val2_9 : 2
		p_Result_18 : 2
		or_ln406 : 4
		and_ln415 : 4
		zext_ln415 : 4
		p_Val2_10 : 5
		store_ln194 : 6
		tmp_32 : 6
		xor_ln416_1 : 7
		carry_1 : 7
		p_Result_19 : 6
		Range2_all_ones : 3
		tmp_35 : 3
		xor_ln779 : 4
		xor_ln416_2 : 3
		or_ln416_1 : 7
		or_ln416 : 7
		deleted_ones : 7
		and_ln781 : 7
		xor_ln785 : 7
		or_ln785 : 7
		xor_ln785_1 : 4
		overflow : 7
		and_ln786 : 7
		or_ln786 : 7
		xor_ln786 : 7
		underflow : 7
		or_ln340 : 7
		br_ln194 : 7
		br_ln194 : 7
		br_ln194 : 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln190_fu_156    |    0    |    0    |    17   |
|          |        i_fu_168        |    0    |    0    |    15   |
|          |        j_fu_191        |    0    |    0    |    15   |
|    add   |    add_ln1116_fu_201   |    0    |    0    |    17   |
|          |      ret_V_fu_241      |    0    |    0    |    25   |
|          |   add_ln1192_1_fu_246  |    0    |    0    |    25   |
|          |    p_Val2_10_fu_305    |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln190_fu_162   |    0    |    0    |    11   |
|   icmp   |    icmp_ln193_fu_185   |    0    |    0    |    11   |
|          |        r_fu_269        |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|          |    and_ln415_fu_295    |    0    |    0    |    2    |
|          |     carry_1_fu_326     |    0    |    0    |    2    |
|          |   deleted_ones_fu_380  |    0    |    0    |    2    |
|    and   |    and_ln781_fu_386    |    0    |    0    |    2    |
|          |     overflow_fu_410    |    0    |    0    |    2    |
|          |    and_ln786_fu_416    |    0    |    0    |    2    |
|          |    underflow_fu_434    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln406_fu_282    |    0    |    0    |    2    |
|          |    or_ln416_1_fu_368   |    0    |    0    |    2    |
|    or    |     or_ln416_fu_374    |    0    |    0    |    2    |
|          |     or_ln785_fu_398    |    0    |    0    |    2    |
|          |     or_ln786_fu_422    |    0    |    0    |    2    |
|          |     or_ln340_fu_440    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |   xor_ln416_1_fu_320   |    0    |    0    |    2    |
|          |    xor_ln779_fu_356    |    0    |    0    |    2    |
|    xor   |   xor_ln416_2_fu_362   |    0    |    0    |    2    |
|          |    xor_ln785_fu_392    |    0    |    0    |    2    |
|          |   xor_ln785_1_fu_404   |    0    |    0    |    2    |
|          |    xor_ln786_fu_428    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    mul   |       r_V_fu_446       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln191_fu_174   |    0    |    0    |    0    |
|          |   zext_ln1116_fu_197   |    0    |    0    |    0    |
|   zext   |  zext_ln1116_1_fu_207  |    0    |    0    |    0    |
|          |    zext_ln194_fu_212   |    0    |    0    |    0    |
|          |    zext_ln415_fu_301   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln203_fu_180   |    0    |    0    |    0    |
|   sext   |   sext_ln1116_fu_217   |    0    |    0    |    0    |
|          |   sext_ln1118_fu_220   |    0    |    0    |    0    |
|          |    sext_ln728_fu_237   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |   trunc_ln1192_fu_224  |    0    |    0    |    0    |
|          |   trunc_ln718_fu_227   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      lhs_V_fu_230      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_s_fu_251   |    0    |    0    |    0    |
|          |   p_Result_18_fu_274   |    0    |    0    |    0    |
|          |      tmp_31_fu_288     |    0    |    0    |    0    |
| bitselect|      tmp_32_fu_312     |    0    |    0    |    0    |
|          |   p_Result_19_fu_332   |    0    |    0    |    0    |
|          | Range2_all_ones_fu_340 |    0    |    0    |    0    |
|          |      tmp_35_fu_348     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     p_Val2_9_fu_259    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |   197   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln190_reg_454   |   13   |
|  bias2_V_addr_reg_467 |    7   |
|flatten2_V_addr_reg_495|    7   |
|flatten3_V_addr_reg_472|    7   |
|      i_0_reg_121      |    7   |
|       i_reg_462       |    7   |
|      j_0_reg_144      |    7   |
|       j_reg_480       |    7   |
|    or_ln340_reg_529   |    1   |
|    overflow_reg_521   |    1   |
|    p_Val2_s_reg_506   |   12   |
|    phi_mul_reg_132    |   13   |
|      r_V_reg_500      |   19   |
|  trunc_ln1192_reg_511 |   18   |
|  trunc_ln718_reg_516  |    5   |
|   underflow_reg_525   |    1   |
| weight2_V_addr_reg_485|   13   |
| weight2_V_load_reg_490|    6   |
+-----------------------+--------+
|         Total         |   151  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_88 |  p1  |   4  |  12  |   48   ||    15   |
| grp_access_fu_100 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_113 |  p0  |   2  |   7  |   14   ||    9    |
|  phi_mul_reg_132  |  p0  |   2  |  13  |   26   ||    9    |
|    j_0_reg_144    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   142  || 10.7055 ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   197  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   60   |
|  Register |    -   |    -   |   151  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   10   |   151  |   257  |
+-----------+--------+--------+--------+--------+
