// Seed: 3110322994
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1;
  assign id_1 = 1;
  module_0(
      id_1, id_1
  );
endmodule
module module_2 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2
    , id_6,
    input supply1 id_3,
    output tri0 id_4
);
  always @(1 or 1 + 1) id_6 = #1 1 == 1;
endmodule
module module_3 (
    input  wor   id_0,
    input  uwire id_1,
    output tri1  id_2,
    output logic id_3
);
  wire id_5;
  initial begin
    id_3 <= #id_5 1;
    id_2 = 1;
  end
  module_2(
      id_0, id_0, id_0, id_0, id_2
  );
endmodule
