// Seed: 2423250589
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input wor id_2,
    output supply1 id_3,
    output wor id_4,
    input tri0 id_5,
    input wor id_6,
    output tri0 id_7,
    input wor id_8,
    input uwire id_9,
    output supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri id_15
    , id_21,
    output wor id_16,
    output wor id_17,
    output wire id_18,
    input wire id_19
);
  integer id_22;
  wire id_23, id_24, id_25;
  assign id_22 = 1;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri id_5
);
  xor (id_1, id_2, id_5);
  module_0(
      id_1,
      id_0,
      id_2,
      id_1,
      id_1,
      id_3,
      id_4,
      id_1,
      id_2,
      id_5,
      id_1,
      id_0,
      id_2,
      id_3,
      id_1,
      id_4,
      id_1,
      id_1,
      id_1,
      id_3
  );
endmodule
