library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity d_ff_tb is
end d_ff_tb;

architecture Behavioral of d_ff_tb is

component d_ff is
port(
D,clk:in std_logic;
Q,QN:out std_logic
);
end component;

signal D_tb,clk_tb:std_logic:='0';
signal Q_tb:std_logic;
signal QN_tb:std_logic;

begin
uut: d_ff port map(D=>D_tb,clk=>clk_tb,Q=>Q_tb,QN=>QN_tb);

clk_tb<=not clk_tb after 3ns;
D_tb<=not D_tb after 7ns;

end Behavioral;
