
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000
Simulation Instructions: 2000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./traces/400.perlbench-41B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.

Warmup complete CPU 0 instructions: 10001 cycles: 2569 (Simulation time: 0 hr 0 min 2 sec) 

Finished CPU 0 instructions: 2000000 cycles: 2430616 cumulative IPC: 0.822837 (Simulation time: 0 hr 0 min 53 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.822837 instructions: 2000000 cycles: 2430616
cpu0_DTLB TOTAL     ACCESS:     450574  HIT:     449097  MISS:       1477
cpu0_DTLB LOAD      ACCESS:     309937  HIT:     308743  MISS:       1194
cpu0_DTLB RFO       ACCESS:     140637  HIT:     140354  MISS:        283
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 36.7651 cycles
cpu0_ITLB TOTAL     ACCESS:     231488  HIT:     231449  MISS:         39
cpu0_ITLB LOAD      ACCESS:     231488  HIT:     231449  MISS:         39
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 217 cycles
cpu0_L1I TOTAL     ACCESS:      49153  HIT:      48425  MISS:        728
cpu0_L1I LOAD      ACCESS:      49153  HIT:      48425  MISS:        728
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 73.3228 cycles
cpu0_STLB TOTAL     ACCESS:       1516  HIT:       1292  MISS:        224
cpu0_STLB LOAD      ACCESS:       1233  HIT:       1036  MISS:        197
cpu0_STLB RFO       ACCESS:        283  HIT:        256  MISS:         27
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 218.871 cycles
cpu0_L1D TOTAL     ACCESS:     534922  HIT:     533696  MISS:       1226
cpu0_L1D LOAD      ACCESS:     308440  HIT:     307302  MISS:       1138
cpu0_L1D RFO       ACCESS:     226256  HIT:     226180  MISS:         76
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        226  HIT:        214  MISS:         12
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 135.676 cycles
cpu0_L2C TOTAL     ACCESS:       2032  HIT:        418  MISS:       1614
cpu0_L2C LOAD      ACCESS:       1866  HIT:        334  MISS:       1532
cpu0_L2C RFO       ACCESS:         76  HIT:          4  MISS:         72
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         78  HIT:         78  MISS:          0
cpu0_L2C TRANSLATION ACCESS:         12  HIT:          2  MISS:         10
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 122.796 cycles
LLC TOTAL     ACCESS:       2985  HIT:        808  MISS:       2177
LLC LOAD      ACCESS:       1532  HIT:        514  MISS:       1018
LLC RFO       ACCESS:         72  HIT:          8  MISS:         64
LLC PREFETCH  ACCESS:       1371  HIT:        286  MISS:       1085
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:         10  HIT:          0  MISS:         10
LLC PREFETCH  REQUESTED:       1532  ISSUED:       1532  USEFUL:        600  USELESS:          0
LLC AVERAGE MISS LATENCY: 148.197 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        327  ROW_BUFFER_MISS:       1850
 DBUS AVG_CONGESTED_CYCLE:    3.76522
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.2206% MPKI: 9.5185 Average ROB Occupancy at Mispredict: 67.732
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0375
BRANCH_INDIRECT: 2.9215
BRANCH_CONDITIONAL: 6.456
BRANCH_DIRECT_CALL: 0.0295
BRANCH_INDIRECT_CALL: 0.042
BRANCH_RETURN: 0.032

