{
  "Top": "kernel",
  "RtlTop": "kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "v_out": {
      "index": "0",
      "direction": "out",
      "srcType": "ap_fixed<32, 5, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "v_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "v_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "convFPGA": {
      "index": "1",
      "direction": "out",
      "srcType": "bool*",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "convFPGA_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "convFPGA_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "numIter": {
      "index": "2",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "numIter_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "numIter_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_cosim -enable_dataflow_profiling=1",
      "config_cosim -enable_fifo_sizing=1",
      "config_cosim -tool=xsim",
      "config_cosim -trace_level=all",
      "config_export -flow=syn",
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Users\/Leonardo\/Documents\/GitHub\/MdP-Poisson2DJacobi\/fpga",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=4",
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_rtl -register_reset_num=3"
    ],
    "DirectiveTcl": [
      "set_directive_top kernel -name kernel",
      "set_directive_top kernel -name kernel"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel",
    "Version": "1.0",
    "DisplayName": "Kernel",
    "Revision": "2113226324",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/kernel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kernel_ap_fixed_base.vhd",
      "impl\/vhdl\/kernel_control_s_axi.vhd",
      "impl\/vhdl\/kernel_cordic_circ_apfixed_35_3_0_s.vhd",
      "impl\/vhdl\/kernel_dadd_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/kernel_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_ddiv_64ns_64ns_64_17_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_dmul_64ns_64ns_64_5_max_dsp_1.vhd",
      "impl\/vhdl\/kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/kernel_gmem0_m_axi.vhd",
      "impl\/vhdl\/kernel_gmem1_m_axi.vhd",
      "impl\/vhdl\/kernel_initialization.vhd",
      "impl\/vhdl\/kernel_kernel_Pipeline_6.vhd",
      "impl\/vhdl\/kernel_kernel_Pipeline_cpy_third_and_fourth_loop.vhd",
      "impl\/vhdl\/kernel_kernel_Pipeline_first_loop_in_first_loop.vhd",
      "impl\/vhdl\/kernel_kernel_Pipeline_no_e_cpy_third_and_fourth_loop.vhd",
      "impl\/vhdl\/kernel_kernel_Pipeline_no_e_first_loop_no_e_in_first_loop.vhd",
      "impl\/vhdl\/kernel_kernel_Pipeline_w_second_loop.vhd",
      "impl\/vhdl\/kernel_mul_6ns_34ns_35_1_1.vhd",
      "impl\/vhdl\/kernel_mul_33ns_41ns_73_1_1.vhd",
      "impl\/vhdl\/kernel_mul_62s_26s_86_1_1.vhd",
      "impl\/vhdl\/kernel_mux_15_4_32_1_1.vhd",
      "impl\/vhdl\/kernel_mux_16_4_32_1_1.vhd",
      "impl\/vhdl\/kernel_mux_239_8_32_1_1.vhd",
      "impl\/vhdl\/kernel_mux_256_8_32_1_1.vhd",
      "impl\/vhdl\/kernel_sdiv_59ns_25s_32_63_seq_1.vhd",
      "impl\/vhdl\/kernel_sin_33_6_s.vhd",
      "impl\/vhdl\/kernel_sitodp_32ns_64_3_no_dsp_1.vhd",
      "impl\/vhdl\/kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_ap_fixed_base.v",
      "impl\/verilog\/kernel_control_s_axi.v",
      "impl\/verilog\/kernel_cordic_circ_apfixed_35_3_0_s.v",
      "impl\/verilog\/kernel_dadd_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/kernel_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/kernel_ddiv_64ns_64ns_64_17_no_dsp_1.v",
      "impl\/verilog\/kernel_dmul_64ns_64ns_64_5_max_dsp_1.v",
      "impl\/verilog\/kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/kernel_gmem0_m_axi.v",
      "impl\/verilog\/kernel_gmem1_m_axi.v",
      "impl\/verilog\/kernel_initialization.v",
      "impl\/verilog\/kernel_kernel_Pipeline_6.v",
      "impl\/verilog\/kernel_kernel_Pipeline_cpy_third_and_fourth_loop.v",
      "impl\/verilog\/kernel_kernel_Pipeline_first_loop_in_first_loop.v",
      "impl\/verilog\/kernel_kernel_Pipeline_no_e_cpy_third_and_fourth_loop.v",
      "impl\/verilog\/kernel_kernel_Pipeline_no_e_first_loop_no_e_in_first_loop.v",
      "impl\/verilog\/kernel_kernel_Pipeline_w_second_loop.v",
      "impl\/verilog\/kernel_mul_6ns_34ns_35_1_1.v",
      "impl\/verilog\/kernel_mul_33ns_41ns_73_1_1.v",
      "impl\/verilog\/kernel_mul_62s_26s_86_1_1.v",
      "impl\/verilog\/kernel_mux_15_4_32_1_1.v",
      "impl\/verilog\/kernel_mux_16_4_32_1_1.v",
      "impl\/verilog\/kernel_mux_239_8_32_1_1.v",
      "impl\/verilog\/kernel_mux_256_8_32_1_1.v",
      "impl\/verilog\/kernel_sdiv_59ns_25s_32_63_seq_1.v",
      "impl\/verilog\/kernel_sin_33_6_s.v",
      "impl\/verilog\/kernel_sitodp_32ns_64_3_no_dsp_1.v",
      "impl\/verilog\/kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/kernel_v1_0\/data\/kernel.mdd",
      "impl\/misc\/drivers\/kernel_v1_0\/data\/kernel.tcl",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/xkernel.c",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/xkernel.h",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/xkernel_hw.h",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/xkernel_linux.c",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/xkernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/kernel_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl",
      "impl\/misc\/kernel_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/kernel_ddiv_64ns_64ns_64_17_no_dsp_1_ip.tcl",
      "impl\/misc\/kernel_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl",
      "impl\/misc\/kernel_sitodp_32ns_64_3_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "kernel_dadd_64ns_64ns_64_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_dadd_64ns_64ns_64_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_dcmp_64ns_64ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name kernel_dcmp_64ns_64ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_ddiv_64ns_64ns_64_17_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 15 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_ddiv_64ns_64ns_64_17_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_dmul_64ns_64ns_64_5_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_dmul_64ns_64ns_64_5_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_sitodp_32ns_64_3_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_sitodp_32ns_64_3_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "v_out_1",
          "access": "W",
          "description": "Data signal of v_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "v_out",
              "access": "W",
              "description": "Bit 31 to 0 of v_out"
            }]
        },
        {
          "offset": "0x14",
          "name": "v_out_2",
          "access": "W",
          "description": "Data signal of v_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "v_out",
              "access": "W",
              "description": "Bit 63 to 32 of v_out"
            }]
        },
        {
          "offset": "0x1c",
          "name": "convFPGA_1",
          "access": "W",
          "description": "Data signal of convFPGA",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "convFPGA",
              "access": "W",
              "description": "Bit 31 to 0 of convFPGA"
            }]
        },
        {
          "offset": "0x20",
          "name": "convFPGA_2",
          "access": "W",
          "description": "Data signal of convFPGA",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "convFPGA",
              "access": "W",
              "description": "Bit 63 to 32 of convFPGA"
            }]
        },
        {
          "offset": "0x28",
          "name": "numIter_1",
          "access": "W",
          "description": "Data signal of numIter",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "numIter",
              "access": "W",
              "description": "Bit 31 to 0 of numIter"
            }]
        },
        {
          "offset": "0x2c",
          "name": "numIter_2",
          "access": "W",
          "description": "Data signal of numIter",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "numIter",
              "access": "W",
              "description": "Bit 63 to 32 of numIter"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "v_out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "convFPGA"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "numIter"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "v_out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "v_out"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "convFPGA"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "1",
          "final_bitwidth": "32",
          "argName": "convFPGA"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "numIter"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "numIter"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel",
      "Instances": [
        {
          "ModuleName": "initialization",
          "InstanceName": "grp_initialization_fu_4503",
          "Instances": [
            {
              "ModuleName": "ap_fixed_base",
              "InstanceName": "y_ap_fixed_base_fu_2014"
            },
            {
              "ModuleName": "sin_33_6_s",
              "InstanceName": "grp_sin_33_6_s_fu_2019",
              "Instances": [{
                  "ModuleName": "cordic_circ_apfixed_35_3_0_s",
                  "InstanceName": "grp_cordic_circ_apfixed_35_3_0_s_fu_60"
                }]
            },
            {
              "ModuleName": "sin_33_6_s",
              "InstanceName": "grp_sin_33_6_s_fu_2024",
              "Instances": [{
                  "ModuleName": "cordic_circ_apfixed_35_3_0_s",
                  "InstanceName": "grp_cordic_circ_apfixed_35_3_0_s_fu_60"
                }]
            },
            {
              "ModuleName": "sin_33_6_s",
              "InstanceName": "grp_sin_33_6_s_fu_2029",
              "Instances": [{
                  "ModuleName": "cordic_circ_apfixed_35_3_0_s",
                  "InstanceName": "grp_cordic_circ_apfixed_35_3_0_s_fu_60"
                }]
            },
            {
              "ModuleName": "sin_33_6_s",
              "InstanceName": "grp_sin_33_6_s_fu_2034",
              "Instances": [{
                  "ModuleName": "cordic_circ_apfixed_35_3_0_s",
                  "InstanceName": "grp_cordic_circ_apfixed_35_3_0_s_fu_60"
                }]
            },
            {
              "ModuleName": "sin_33_6_s",
              "InstanceName": "grp_sin_33_6_s_fu_2039",
              "Instances": [{
                  "ModuleName": "cordic_circ_apfixed_35_3_0_s",
                  "InstanceName": "grp_cordic_circ_apfixed_35_3_0_s_fu_60"
                }]
            },
            {
              "ModuleName": "sin_33_6_s",
              "InstanceName": "grp_sin_33_6_s_fu_2044",
              "Instances": [{
                  "ModuleName": "cordic_circ_apfixed_35_3_0_s",
                  "InstanceName": "grp_cordic_circ_apfixed_35_3_0_s_fu_60"
                }]
            },
            {
              "ModuleName": "sin_33_6_s",
              "InstanceName": "grp_sin_33_6_s_fu_2049",
              "Instances": [{
                  "ModuleName": "cordic_circ_apfixed_35_3_0_s",
                  "InstanceName": "grp_cordic_circ_apfixed_35_3_0_s_fu_60"
                }]
            },
            {
              "ModuleName": "sin_33_6_s",
              "InstanceName": "grp_sin_33_6_s_fu_2054",
              "Instances": [{
                  "ModuleName": "cordic_circ_apfixed_35_3_0_s",
                  "InstanceName": "grp_cordic_circ_apfixed_35_3_0_s_fu_60"
                }]
            },
            {
              "ModuleName": "sin_33_6_s",
              "InstanceName": "grp_sin_33_6_s_fu_2059",
              "Instances": [{
                  "ModuleName": "cordic_circ_apfixed_35_3_0_s",
                  "InstanceName": "grp_cordic_circ_apfixed_35_3_0_s_fu_60"
                }]
            },
            {
              "ModuleName": "sin_33_6_s",
              "InstanceName": "grp_sin_33_6_s_fu_2064",
              "Instances": [{
                  "ModuleName": "cordic_circ_apfixed_35_3_0_s",
                  "InstanceName": "grp_cordic_circ_apfixed_35_3_0_s_fu_60"
                }]
            },
            {
              "ModuleName": "sin_33_6_s",
              "InstanceName": "grp_sin_33_6_s_fu_2069",
              "Instances": [{
                  "ModuleName": "cordic_circ_apfixed_35_3_0_s",
                  "InstanceName": "grp_cordic_circ_apfixed_35_3_0_s_fu_60"
                }]
            },
            {
              "ModuleName": "sin_33_6_s",
              "InstanceName": "grp_sin_33_6_s_fu_2074",
              "Instances": [{
                  "ModuleName": "cordic_circ_apfixed_35_3_0_s",
                  "InstanceName": "grp_cordic_circ_apfixed_35_3_0_s_fu_60"
                }]
            },
            {
              "ModuleName": "sin_33_6_s",
              "InstanceName": "grp_sin_33_6_s_fu_2079",
              "Instances": [{
                  "ModuleName": "cordic_circ_apfixed_35_3_0_s",
                  "InstanceName": "grp_cordic_circ_apfixed_35_3_0_s_fu_60"
                }]
            },
            {
              "ModuleName": "sin_33_6_s",
              "InstanceName": "grp_sin_33_6_s_fu_2084",
              "Instances": [{
                  "ModuleName": "cordic_circ_apfixed_35_3_0_s",
                  "InstanceName": "grp_cordic_circ_apfixed_35_3_0_s_fu_60"
                }]
            },
            {
              "ModuleName": "sin_33_6_s",
              "InstanceName": "grp_sin_33_6_s_fu_2089",
              "Instances": [{
                  "ModuleName": "cordic_circ_apfixed_35_3_0_s",
                  "InstanceName": "grp_cordic_circ_apfixed_35_3_0_s_fu_60"
                }]
            },
            {
              "ModuleName": "sin_33_6_s",
              "InstanceName": "grp_sin_33_6_s_fu_2094",
              "Instances": [{
                  "ModuleName": "cordic_circ_apfixed_35_3_0_s",
                  "InstanceName": "grp_cordic_circ_apfixed_35_3_0_s_fu_60"
                }]
            }
          ]
        },
        {
          "ModuleName": "kernel_Pipeline_no_e_first_loop_no_e_in_first_loop",
          "InstanceName": "grp_kernel_Pipeline_no_e_first_loop_no_e_in_first_loop_fu_4507"
        },
        {
          "ModuleName": "kernel_Pipeline_no_e_cpy_third_and_fourth_loop",
          "InstanceName": "grp_kernel_Pipeline_no_e_cpy_third_and_fourth_loop_fu_5431"
        },
        {
          "ModuleName": "kernel_Pipeline_first_loop_in_first_loop",
          "InstanceName": "grp_kernel_Pipeline_first_loop_in_first_loop_fu_5599"
        },
        {
          "ModuleName": "kernel_Pipeline_cpy_third_and_fourth_loop",
          "InstanceName": "grp_kernel_Pipeline_cpy_third_and_fourth_loop_fu_6522"
        },
        {
          "ModuleName": "kernel_Pipeline_w_second_loop",
          "InstanceName": "grp_kernel_Pipeline_w_second_loop_fu_6690"
        },
        {
          "ModuleName": "kernel_Pipeline_6",
          "InstanceName": "grp_kernel_Pipeline_6_fu_6951"
        }
      ]
    },
    "Info": {
      "ap_fixed_base": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "cordic_circ_apfixed_35_3_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sin_33_6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "initialization": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_Pipeline_no_e_first_loop_no_e_in_first_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_Pipeline_no_e_cpy_third_and_fourth_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_Pipeline_first_loop_in_first_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_Pipeline_cpy_third_and_fourth_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_Pipeline_w_second_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_Pipeline_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "ap_fixed_base": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.08",
          "Estimate": "4.279"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "460800",
          "UTIL_FF": "0",
          "LUT": "723",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "cordic_circ_apfixed_35_3_0_s": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.08",
          "Estimate": "8.886"
        },
        "Area": {
          "FF": "689",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "10272",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "sin_33_6_s": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "1",
          "PipelineDepth": "9",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.08",
          "Estimate": "8.886"
        },
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "987",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "10837",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "initialization": {
        "Latency": {
          "LatencyBest": "57",
          "LatencyAvg": "57",
          "LatencyWorst": "57",
          "PipelineII": "57",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.08",
          "Estimate": "8.886"
        },
        "Loops": [{
            "Name": "init_loop",
            "TripCount": "16",
            "Latency": "55",
            "PipelineII": "1",
            "PipelineDepth": "41"
          }],
        "Area": {
          "DSP": "110",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "6",
          "FF": "24147",
          "AVAIL_FF": "460800",
          "UTIL_FF": "5",
          "LUT": "177865",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "77",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "kernel_Pipeline_no_e_first_loop_no_e_in_first_loop": {
        "Latency": {
          "LatencyBest": "198",
          "LatencyAvg": "198",
          "LatencyWorst": "198",
          "PipelineII": "198",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.08",
          "Estimate": "5.347"
        },
        "Loops": [{
            "Name": "no_e_first_loop_no_e_in_first_loop",
            "TripCount": "196",
            "Latency": "196",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "7174",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "8717",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "kernel_Pipeline_no_e_cpy_third_and_fourth_loop": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "16",
          "LatencyWorst": "16",
          "PipelineII": "16",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.08",
          "Estimate": "1.224"
        },
        "Loops": [{
            "Name": "no_e_cpy_third_and_fourth_loop",
            "TripCount": "14",
            "Latency": "14",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "1798",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "817",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "kernel_Pipeline_first_loop_in_first_loop": {
        "Latency": {
          "LatencyBest": "199",
          "LatencyAvg": "199",
          "LatencyWorst": "199",
          "PipelineII": "199",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.08",
          "Estimate": "6.741"
        },
        "Loops": [{
            "Name": "first_loop_in_first_loop",
            "TripCount": "196",
            "Latency": "197",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "7273",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "10178",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "kernel_Pipeline_cpy_third_and_fourth_loop": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "16",
          "LatencyWorst": "16",
          "PipelineII": "16",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.08",
          "Estimate": "1.224"
        },
        "Loops": [{
            "Name": "cpy_third_and_fourth_loop",
            "TripCount": "14",
            "Latency": "14",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "1798",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "817",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "kernel_Pipeline_w_second_loop": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.08",
          "Estimate": "5.141"
        },
        "Loops": [{
            "Name": "w_second_loop",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "40",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2793",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "kernel_Pipeline_6": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.08",
          "Estimate": "8.920"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "525",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1940",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "kernel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.08",
          "Estimate": "8.920"
        },
        "Loops": [{
            "Name": "while_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "521",
            "PipelineDepthMax": "522",
            "PipelineDepth": "521 ~ 522"
          }],
        "Area": {
          "BRAM_18K": "62",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "9",
          "DSP": "118",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "6",
          "FF": "78448",
          "AVAIL_FF": "460800",
          "UTIL_FF": "17",
          "LUT": "211773",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "91",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-09-27 17:44:29 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
