Comparing against output data 
*******************************************
PASS: The output matches the golden output!
*******************************************
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/nfs/tools/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /nfs/tools/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /nfs/tools/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fir 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nas/ei/share/TUEIEDA/LabSDS/WS20/ge46bod/Introduction/lab1/fir-prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nas/ei/share/TUEIEDA/LabSDS/WS20/ge46bod/Introduction/lab1/fir-prj/solution1/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nas/ei/share/TUEIEDA/LabSDS/WS20/ge46bod/Introduction/lab1/fir-prj/solution1/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nas/ei/share/TUEIEDA/LabSDS/WS20/ge46bod/Introduction/lab1/fir-prj/solution1/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nas/ei/share/TUEIEDA/LabSDS/WS20/ge46bod/Introduction/lab1/fir-prj/solution1/sim/verilog/fir_shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_shift_reg_ram
INFO: [VRFC 10-311] analyzing module fir_shift_reg
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_shift_reg_ram
Compiling module xil_defaultlib.fir_shift_reg(DataWidth=32,Addre...
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.apatb_fir_top
Compiling module work.glbl
Built simulation snapshot fir

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /nas/ei/share/TUEIEDA/LabSDS/WS20/ge46bod/Introduction/lab1/fir-prj/solution1/sim/verilog/xsim.dir/fir/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 13 23:00:30 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source fir.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 601 [0.00%] @ "125000"
// RTL Simulation : 1 / 601 [100.00%] @ "485000"
// RTL Simulation : 2 / 601 [100.00%] @ "835000"
// RTL Simulation : 3 / 601 [100.00%] @ "1185000"
// RTL Simulation : 4 / 601 [100.00%] @ "1535000"
// RTL Simulation : 5 / 601 [100.00%] @ "1885000"
// RTL Simulation : 6 / 601 [100.00%] @ "2235000"
// RTL Simulation : 7 / 601 [100.00%] @ "2585000"
// RTL Simulation : 8 / 601 [100.00%] @ "2935000"
// RTL Simulation : 9 / 601 [100.00%] @ "3285000"
// RTL Simulation : 10 / 601 [100.00%] @ "3635000"
// RTL Simulation : 11 / 601 [100.00%] @ "3985000"
// RTL Simulation : 12 / 601 [100.00%] @ "4335000"
// RTL Simulation : 13 / 601 [100.00%] @ "4685000"
// RTL Simulation : 14 / 601 [100.00%] @ "5035000"
// RTL Simulation : 15 / 601 [100.00%] @ "5385000"
// RTL Simulation : 16 / 601 [100.00%] @ "5735000"
// RTL Simulation : 17 / 601 [100.00%] @ "6085000"
// RTL Simulation : 18 / 601 [100.00%] @ "6435000"
// RTL Simulation : 19 / 601 [100.00%] @ "6785000"
// RTL Simulation : 20 / 601 [100.00%] @ "7135000"
// RTL Simulation : 21 / 601 [100.00%] @ "7485000"
// RTL Simulation : 22 / 601 [100.00%] @ "7835000"
// RTL Simulation : 23 / 601 [100.00%] @ "8185000"
// RTL Simulation : 24 / 601 [100.00%] @ "8535000"
// RTL Simulation : 25 / 601 [100.00%] @ "8885000"
// RTL Simulation : 26 / 601 [100.00%] @ "9235000"
// RTL Simulation : 27 / 601 [100.00%] @ "9585000"
// RTL Simulation : 28 / 601 [100.00%] @ "9935000"
// RTL Simulation : 29 / 601 [100.00%] @ "10285000"
// RTL Simulation : 30 / 601 [100.00%] @ "10635000"
// RTL Simulation : 31 / 601 [100.00%] @ "10985000"
// RTL Simulation : 32 / 601 [100.00%] @ "11335000"
// RTL Simulation : 33 / 601 [100.00%] @ "11685000"
// RTL Simulation : 34 / 601 [100.00%] @ "12035000"
// RTL Simulation : 35 / 601 [100.00%] @ "12385000"
// RTL Simulation : 36 / 601 [100.00%] @ "12735000"
// RTL Simulation : 37 / 601 [100.00%] @ "13085000"
// RTL Simulation : 38 / 601 [100.00%] @ "13435000"
// RTL Simulation : 39 / 601 [100.00%] @ "13785000"
// RTL Simulation : 40 / 601 [100.00%] @ "14135000"
// RTL Simulation : 41 / 601 [100.00%] @ "14485000"
// RTL Simulation : 42 / 601 [100.00%] @ "14835000"
// RTL Simulation : 43 / 601 [100.00%] @ "15185000"
// RTL Simulation : 44 / 601 [100.00%] @ "15535000"
// RTL Simulation : 45 / 601 [100.00%] @ "15885000"
// RTL Simulation : 46 / 601 [100.00%] @ "16235000"
// RTL Simulation : 47 / 601 [100.00%] @ "16585000"
// RTL Simulation : 48 / 601 [100.00%] @ "16935000"
// RTL Simulation : 49 / 601 [100.00%] @ "17285000"
// RTL Simulation : 50 / 601 [100.00%] @ "17635000"
// RTL Simulation : 51 / 601 [100.00%] @ "17985000"
// RTL Simulation : 52 / 601 [100.00%] @ "18335000"
// RTL Simulation : 53 / 601 [100.00%] @ "18685000"
// RTL Simulation : 54 / 601 [100.00%] @ "19035000"
// RTL Simulation : 55 / 601 [100.00%] @ "19385000"
// RTL Simulation : 56 / 601 [100.00%] @ "19735000"
// RTL Simulation : 57 / 601 [100.00%] @ "20085000"
// RTL Simulation : 58 / 601 [100.00%] @ "20435000"
// RTL Simulation : 59 / 601 [100.00%] @ "20785000"
// RTL Simulation : 60 / 601 [100.00%] @ "21135000"
// RTL Simulation : 61 / 601 [100.00%] @ "21485000"
// RTL Simulation : 62 / 601 [100.00%] @ "21835000"
// RTL Simulation : 63 / 601 [100.00%] @ "22185000"
// RTL Simulation : 64 / 601 [100.00%] @ "22535000"
// RTL Simulation : 65 / 601 [100.00%] @ "22885000"
// RTL Simulation : 66 / 601 [100.00%] @ "23235000"
// RTL Simulation : 67 / 601 [100.00%] @ "23585000"
// RTL Simulation : 68 / 601 [100.00%] @ "23935000"
// RTL Simulation : 69 / 601 [100.00%] @ "24285000"
// RTL Simulation : 70 / 601 [100.00%] @ "24635000"
// RTL Simulation : 71 / 601 [100.00%] @ "24985000"
// RTL Simulation : 72 / 601 [100.00%] @ "25335000"
// RTL Simulation : 73 / 601 [100.00%] @ "25685000"
// RTL Simulation : 74 / 601 [100.00%] @ "26035000"
// RTL Simulation : 75 / 601 [100.00%] @ "26385000"
// RTL Simulation : 76 / 601 [100.00%] @ "26735000"
// RTL Simulation : 77 / 601 [100.00%] @ "27085000"
// RTL Simulation : 78 / 601 [100.00%] @ "27435000"
// RTL Simulation : 79 / 601 [100.00%] @ "27785000"
// RTL Simulation : 80 / 601 [100.00%] @ "28135000"
// RTL Simulation : 81 / 601 [100.00%] @ "28485000"
// RTL Simulation : 82 / 601 [100.00%] @ "28835000"
// RTL Simulation : 83 / 601 [100.00%] @ "29185000"
// RTL Simulation : 84 / 601 [100.00%] @ "29535000"
// RTL Simulation : 85 / 601 [100.00%] @ "29885000"
// RTL Simulation : 86 / 601 [100.00%] @ "30235000"
// RTL Simulation : 87 / 601 [100.00%] @ "30585000"
// RTL Simulation : 88 / 601 [100.00%] @ "30935000"
// RTL Simulation : 89 / 601 [100.00%] @ "31285000"
// RTL Simulation : 90 / 601 [100.00%] @ "31635000"
// RTL Simulation : 91 / 601 [100.00%] @ "31985000"
// RTL Simulation : 92 / 601 [100.00%] @ "32335000"
// RTL Simulation : 93 / 601 [100.00%] @ "32685000"
// RTL Simulation : 94 / 601 [100.00%] @ "33035000"
// RTL Simulation : 95 / 601 [100.00%] @ "33385000"
// RTL Simulation : 96 / 601 [100.00%] @ "33735000"
// RTL Simulation : 97 / 601 [100.00%] @ "34085000"
// RTL Simulation : 98 / 601 [100.00%] @ "34435000"
// RTL Simulation : 99 / 601 [100.00%] @ "34785000"
// RTL Simulation : 100 / 601 [100.00%] @ "35135000"
// RTL Simulation : 101 / 601 [100.00%] @ "35485000"
// RTL Simulation : 102 / 601 [100.00%] @ "35835000"
// RTL Simulation : 103 / 601 [100.00%] @ "36185000"
// RTL Simulation : 104 / 601 [100.00%] @ "36535000"
// RTL Simulation : 105 / 601 [100.00%] @ "36885000"
// RTL Simulation : 106 / 601 [100.00%] @ "37235000"
// RTL Simulation : 107 / 601 [100.00%] @ "37585000"
// RTL Simulation : 108 / 601 [100.00%] @ "37935000"
// RTL Simulation : 109 / 601 [100.00%] @ "38285000"
// RTL Simulation : 110 / 601 [100.00%] @ "38635000"
// RTL Simulation : 111 / 601 [100.00%] @ "38985000"
// RTL Simulation : 112 / 601 [100.00%] @ "39335000"
// RTL Simulation : 113 / 601 [100.00%] @ "39685000"
// RTL Simulation : 114 / 601 [100.00%] @ "40035000"
// RTL Simulation : 115 / 601 [100.00%] @ "40385000"
// RTL Simulation : 116 / 601 [100.00%] @ "40735000"
// RTL Simulation : 117 / 601 [100.00%] @ "41085000"
// RTL Simulation : 118 / 601 [100.00%] @ "41435000"
// RTL Simulation : 119 / 601 [100.00%] @ "41785000"
// RTL Simulation : 120 / 601 [100.00%] @ "42135000"
// RTL Simulation : 121 / 601 [100.00%] @ "42485000"
// RTL Simulation : 122 / 601 [100.00%] @ "42835000"
// RTL Simulation : 123 / 601 [100.00%] @ "43185000"
// RTL Simulation : 124 / 601 [100.00%] @ "43535000"
// RTL Simulation : 125 / 601 [100.00%] @ "43885000"
// RTL Simulation : 126 / 601 [100.00%] @ "44235000"
// RTL Simulation : 127 / 601 [100.00%] @ "44585000"
// RTL Simulation : 128 / 601 [100.00%] @ "44935000"
// RTL Simulation : 129 / 601 [100.00%] @ "45285000"
// RTL Simulation : 130 / 601 [100.00%] @ "45635000"
// RTL Simulation : 131 / 601 [100.00%] @ "45985000"
// RTL Simulation : 132 / 601 [100.00%] @ "46335000"
// RTL Simulation : 133 / 601 [100.00%] @ "46685000"
// RTL Simulation : 134 / 601 [100.00%] @ "47035000"
// RTL Simulation : 135 / 601 [100.00%] @ "47385000"
// RTL Simulation : 136 / 601 [100.00%] @ "47735000"
// RTL Simulation : 137 / 601 [100.00%] @ "48085000"
// RTL Simulation : 138 / 601 [100.00%] @ "48435000"
// RTL Simulation : 139 / 601 [100.00%] @ "48785000"
// RTL Simulation : 140 / 601 [100.00%] @ "49135000"
// RTL Simulation : 141 / 601 [100.00%] @ "49485000"
// RTL Simulation : 142 / 601 [100.00%] @ "49835000"
// RTL Simulation : 143 / 601 [100.00%] @ "50185000"
// RTL Simulation : 144 / 601 [100.00%] @ "50535000"
// RTL Simulation : 145 / 601 [100.00%] @ "50885000"
// RTL Simulation : 146 / 601 [100.00%] @ "51235000"
// RTL Simulation : 147 / 601 [100.00%] @ "51585000"
// RTL Simulation : 148 / 601 [100.00%] @ "51935000"
// RTL Simulation : 149 / 601 [100.00%] @ "52285000"
// RTL Simulation : 150 / 601 [100.00%] @ "52635000"
// RTL Simulation : 151 / 601 [100.00%] @ "52985000"
// RTL Simulation : 152 / 601 [100.00%] @ "53335000"
// RTL Simulation : 153 / 601 [100.00%] @ "53685000"
// RTL Simulation : 154 / 601 [100.00%] @ "54035000"
// RTL Simulation : 155 / 601 [100.00%] @ "54385000"
// RTL Simulation : 156 / 601 [100.00%] @ "54735000"
// RTL Simulation : 157 / 601 [100.00%] @ "55085000"
// RTL Simulation : 158 / 601 [100.00%] @ "55435000"
// RTL Simulation : 159 / 601 [100.00%] @ "55785000"
// RTL Simulation : 160 / 601 [100.00%] @ "56135000"
// RTL Simulation : 161 / 601 [100.00%] @ "56485000"
// RTL Simulation : 162 / 601 [100.00%] @ "56835000"
// RTL Simulation : 163 / 601 [100.00%] @ "57185000"
// RTL Simulation : 164 / 601 [100.00%] @ "57535000"
// RTL Simulation : 165 / 601 [100.00%] @ "57885000"
// RTL Simulation : 166 / 601 [100.00%] @ "58235000"
// RTL Simulation : 167 / 601 [100.00%] @ "58585000"
// RTL Simulation : 168 / 601 [100.00%] @ "58935000"
// RTL Simulation : 169 / 601 [100.00%] @ "59285000"
// RTL Simulation : 170 / 601 [100.00%] @ "59635000"
// RTL Simulation : 171 / 601 [100.00%] @ "59985000"
// RTL Simulation : 172 / 601 [100.00%] @ "60335000"
// RTL Simulation : 173 / 601 [100.00%] @ "60685000"
// RTL Simulation : 174 / 601 [100.00%] @ "61035000"
// RTL Simulation : 175 / 601 [100.00%] @ "61385000"
// RTL Simulation : 176 / 601 [100.00%] @ "61735000"
// RTL Simulation : 177 / 601 [100.00%] @ "62085000"
// RTL Simulation : 178 / 601 [100.00%] @ "62435000"
// RTL Simulation : 179 / 601 [100.00%] @ "62785000"
// RTL Simulation : 180 / 601 [100.00%] @ "63135000"
// RTL Simulation : 181 / 601 [100.00%] @ "63485000"
// RTL Simulation : 182 / 601 [100.00%] @ "63835000"
// RTL Simulation : 183 / 601 [100.00%] @ "64185000"
// RTL Simulation : 184 / 601 [100.00%] @ "64535000"
// RTL Simulation : 185 / 601 [100.00%] @ "64885000"
// RTL Simulation : 186 / 601 [100.00%] @ "65235000"
// RTL Simulation : 187 / 601 [100.00%] @ "65585000"
// RTL Simulation : 188 / 601 [100.00%] @ "65935000"
// RTL Simulation : 189 / 601 [100.00%] @ "66285000"
// RTL Simulation : 190 / 601 [100.00%] @ "66635000"
// RTL Simulation : 191 / 601 [100.00%] @ "66985000"
// RTL Simulation : 192 / 601 [100.00%] @ "67335000"
// RTL Simulation : 193 / 601 [100.00%] @ "67685000"
// RTL Simulation : 194 / 601 [100.00%] @ "68035000"
// RTL Simulation : 195 / 601 [100.00%] @ "68385000"
// RTL Simulation : 196 / 601 [100.00%] @ "68735000"
// RTL Simulation : 197 / 601 [100.00%] @ "69085000"
// RTL Simulation : 198 / 601 [100.00%] @ "69435000"
// RTL Simulation : 199 / 601 [100.00%] @ "69785000"
// RTL Simulation : 200 / 601 [100.00%] @ "70135000"
// RTL Simulation : 201 / 601 [100.00%] @ "70485000"
// RTL Simulation : 202 / 601 [100.00%] @ "70835000"
// RTL Simulation : 203 / 601 [100.00%] @ "71185000"
// RTL Simulation : 204 / 601 [100.00%] @ "71535000"
// RTL Simulation : 205 / 601 [100.00%] @ "71885000"
// RTL Simulation : 206 / 601 [100.00%] @ "72235000"
// RTL Simulation : 207 / 601 [100.00%] @ "72585000"
// RTL Simulation : 208 / 601 [100.00%] @ "72935000"
// RTL Simulation : 209 / 601 [100.00%] @ "73285000"
// RTL Simulation : 210 / 601 [100.00%] @ "73635000"
// RTL Simulation : 211 / 601 [100.00%] @ "73985000"
// RTL Simulation : 212 / 601 [100.00%] @ "74335000"
// RTL Simulation : 213 / 601 [100.00%] @ "74685000"
// RTL Simulation : 214 / 601 [100.00%] @ "75035000"
// RTL Simulation : 215 / 601 [100.00%] @ "75385000"
// RTL Simulation : 216 / 601 [100.00%] @ "75735000"
// RTL Simulation : 217 / 601 [100.00%] @ "76085000"
// RTL Simulation : 218 / 601 [100.00%] @ "76435000"
// RTL Simulation : 219 / 601 [100.00%] @ "76785000"
// RTL Simulation : 220 / 601 [100.00%] @ "77135000"
// RTL Simulation : 221 / 601 [100.00%] @ "77485000"
// RTL Simulation : 222 / 601 [100.00%] @ "77835000"
// RTL Simulation : 223 / 601 [100.00%] @ "78185000"
// RTL Simulation : 224 / 601 [100.00%] @ "78535000"
// RTL Simulation : 225 / 601 [100.00%] @ "78885000"
// RTL Simulation : 226 / 601 [100.00%] @ "79235000"
// RTL Simulation : 227 / 601 [100.00%] @ "79585000"
// RTL Simulation : 228 / 601 [100.00%] @ "79935000"
// RTL Simulation : 229 / 601 [100.00%] @ "80285000"
// RTL Simulation : 230 / 601 [100.00%] @ "80635000"
// RTL Simulation : 231 / 601 [100.00%] @ "80985000"
// RTL Simulation : 232 / 601 [100.00%] @ "81335000"
// RTL Simulation : 233 / 601 [100.00%] @ "81685000"
// RTL Simulation : 234 / 601 [100.00%] @ "82035000"
// RTL Simulation : 235 / 601 [100.00%] @ "82385000"
// RTL Simulation : 236 / 601 [100.00%] @ "82735000"
// RTL Simulation : 237 / 601 [100.00%] @ "83085000"
// RTL Simulation : 238 / 601 [100.00%] @ "83435000"
// RTL Simulation : 239 / 601 [100.00%] @ "83785000"
// RTL Simulation : 240 / 601 [100.00%] @ "84135000"
// RTL Simulation : 241 / 601 [100.00%] @ "84485000"
// RTL Simulation : 242 / 601 [100.00%] @ "84835000"
// RTL Simulation : 243 / 601 [100.00%] @ "85185000"
// RTL Simulation : 244 / 601 [100.00%] @ "85535000"
// RTL Simulation : 245 / 601 [100.00%] @ "85885000"
// RTL Simulation : 246 / 601 [100.00%] @ "86235000"
// RTL Simulation : 247 / 601 [100.00%] @ "86585000"
// RTL Simulation : 248 / 601 [100.00%] @ "86935000"
// RTL Simulation : 249 / 601 [100.00%] @ "87285000"
// RTL Simulation : 250 / 601 [100.00%] @ "87635000"
// RTL Simulation : 251 / 601 [100.00%] @ "87985000"
// RTL Simulation : 252 / 601 [100.00%] @ "88335000"
// RTL Simulation : 253 / 601 [100.00%] @ "88685000"
// RTL Simulation : 254 / 601 [100.00%] @ "89035000"
// RTL Simulation : 255 / 601 [100.00%] @ "89385000"
// RTL Simulation : 256 / 601 [100.00%] @ "89735000"
// RTL Simulation : 257 / 601 [100.00%] @ "90085000"
// RTL Simulation : 258 / 601 [100.00%] @ "90435000"
// RTL Simulation : 259 / 601 [100.00%] @ "90785000"
// RTL Simulation : 260 / 601 [100.00%] @ "91135000"
// RTL Simulation : 261 / 601 [100.00%] @ "91485000"
// RTL Simulation : 262 / 601 [100.00%] @ "91835000"
// RTL Simulation : 263 / 601 [100.00%] @ "92185000"
// RTL Simulation : 264 / 601 [100.00%] @ "92535000"
// RTL Simulation : 265 / 601 [100.00%] @ "92885000"
// RTL Simulation : 266 / 601 [100.00%] @ "93235000"
// RTL Simulation : 267 / 601 [100.00%] @ "93585000"
// RTL Simulation : 268 / 601 [100.00%] @ "93935000"
// RTL Simulation : 269 / 601 [100.00%] @ "94285000"
// RTL Simulation : 270 / 601 [100.00%] @ "94635000"
// RTL Simulation : 271 / 601 [100.00%] @ "94985000"
// RTL Simulation : 272 / 601 [100.00%] @ "95335000"
// RTL Simulation : 273 / 601 [100.00%] @ "95685000"
// RTL Simulation : 274 / 601 [100.00%] @ "96035000"
// RTL Simulation : 275 / 601 [100.00%] @ "96385000"
// RTL Simulation : 276 / 601 [100.00%] @ "96735000"
// RTL Simulation : 277 / 601 [100.00%] @ "97085000"
// RTL Simulation : 278 / 601 [100.00%] @ "97435000"
// RTL Simulation : 279 / 601 [100.00%] @ "97785000"
// RTL Simulation : 280 / 601 [100.00%] @ "98135000"
// RTL Simulation : 281 / 601 [100.00%] @ "98485000"
// RTL Simulation : 282 / 601 [100.00%] @ "98835000"
// RTL Simulation : 283 / 601 [100.00%] @ "99185000"
// RTL Simulation : 284 / 601 [100.00%] @ "99535000"
// RTL Simulation : 285 / 601 [100.00%] @ "99885000"
// RTL Simulation : 286 / 601 [100.00%] @ "100235000"
// RTL Simulation : 287 / 601 [100.00%] @ "100585000"
// RTL Simulation : 288 / 601 [100.00%] @ "100935000"
// RTL Simulation : 289 / 601 [100.00%] @ "101285000"
// RTL Simulation : 290 / 601 [100.00%] @ "101635000"
// RTL Simulation : 291 / 601 [100.00%] @ "101985000"
// RTL Simulation : 292 / 601 [100.00%] @ "102335000"
// RTL Simulation : 293 / 601 [100.00%] @ "102685000"
// RTL Simulation : 294 / 601 [100.00%] @ "103035000"
// RTL Simulation : 295 / 601 [100.00%] @ "103385000"
// RTL Simulation : 296 / 601 [100.00%] @ "103735000"
// RTL Simulation : 297 / 601 [100.00%] @ "104085000"
// RTL Simulation : 298 / 601 [100.00%] @ "104435000"
// RTL Simulation : 299 / 601 [100.00%] @ "104785000"
// RTL Simulation : 300 / 601 [100.00%] @ "105135000"
// RTL Simulation : 301 / 601 [100.00%] @ "105485000"
// RTL Simulation : 302 / 601 [100.00%] @ "105835000"
// RTL Simulation : 303 / 601 [100.00%] @ "106185000"
// RTL Simulation : 304 / 601 [100.00%] @ "106535000"
// RTL Simulation : 305 / 601 [100.00%] @ "106885000"
// RTL Simulation : 306 / 601 [100.00%] @ "107235000"
// RTL Simulation : 307 / 601 [100.00%] @ "107585000"
// RTL Simulation : 308 / 601 [100.00%] @ "107935000"
// RTL Simulation : 309 / 601 [100.00%] @ "108285000"
// RTL Simulation : 310 / 601 [100.00%] @ "108635000"
// RTL Simulation : 311 / 601 [100.00%] @ "108985000"
// RTL Simulation : 312 / 601 [100.00%] @ "109335000"
// RTL Simulation : 313 / 601 [100.00%] @ "109685000"
// RTL Simulation : 314 / 601 [100.00%] @ "110035000"
// RTL Simulation : 315 / 601 [100.00%] @ "110385000"
// RTL Simulation : 316 / 601 [100.00%] @ "110735000"
// RTL Simulation : 317 / 601 [100.00%] @ "111085000"
// RTL Simulation : 318 / 601 [100.00%] @ "111435000"
// RTL Simulation : 319 / 601 [100.00%] @ "111785000"
// RTL Simulation : 320 / 601 [100.00%] @ "112135000"
// RTL Simulation : 321 / 601 [100.00%] @ "112485000"
// RTL Simulation : 322 / 601 [100.00%] @ "112835000"
// RTL Simulation : 323 / 601 [100.00%] @ "113185000"
// RTL Simulation : 324 / 601 [100.00%] @ "113535000"
// RTL Simulation : 325 / 601 [100.00%] @ "113885000"
// RTL Simulation : 326 / 601 [100.00%] @ "114235000"
// RTL Simulation : 327 / 601 [100.00%] @ "114585000"
// RTL Simulation : 328 / 601 [100.00%] @ "114935000"
// RTL Simulation : 329 / 601 [100.00%] @ "115285000"
// RTL Simulation : 330 / 601 [100.00%] @ "115635000"
// RTL Simulation : 331 / 601 [100.00%] @ "115985000"
// RTL Simulation : 332 / 601 [100.00%] @ "116335000"
// RTL Simulation : 333 / 601 [100.00%] @ "116685000"
// RTL Simulation : 334 / 601 [100.00%] @ "117035000"
// RTL Simulation : 335 / 601 [100.00%] @ "117385000"
// RTL Simulation : 336 / 601 [100.00%] @ "117735000"
// RTL Simulation : 337 / 601 [100.00%] @ "118085000"
// RTL Simulation : 338 / 601 [100.00%] @ "118435000"
// RTL Simulation : 339 / 601 [100.00%] @ "118785000"
// RTL Simulation : 340 / 601 [100.00%] @ "119135000"
// RTL Simulation : 341 / 601 [100.00%] @ "119485000"
// RTL Simulation : 342 / 601 [100.00%] @ "119835000"
// RTL Simulation : 343 / 601 [100.00%] @ "120185000"
// RTL Simulation : 344 / 601 [100.00%] @ "120535000"
// RTL Simulation : 345 / 601 [100.00%] @ "120885000"
// RTL Simulation : 346 / 601 [100.00%] @ "121235000"
// RTL Simulation : 347 / 601 [100.00%] @ "121585000"
// RTL Simulation : 348 / 601 [100.00%] @ "121935000"
// RTL Simulation : 349 / 601 [100.00%] @ "122285000"
// RTL Simulation : 350 / 601 [100.00%] @ "122635000"
// RTL Simulation : 351 / 601 [100.00%] @ "122985000"
// RTL Simulation : 352 / 601 [100.00%] @ "123335000"
// RTL Simulation : 353 / 601 [100.00%] @ "123685000"
// RTL Simulation : 354 / 601 [100.00%] @ "124035000"
// RTL Simulation : 355 / 601 [100.00%] @ "124385000"
// RTL Simulation : 356 / 601 [100.00%] @ "124735000"
// RTL Simulation : 357 / 601 [100.00%] @ "125085000"
// RTL Simulation : 358 / 601 [100.00%] @ "125435000"
// RTL Simulation : 359 / 601 [100.00%] @ "125785000"
// RTL Simulation : 360 / 601 [100.00%] @ "126135000"
// RTL Simulation : 361 / 601 [100.00%] @ "126485000"
// RTL Simulation : 362 / 601 [100.00%] @ "126835000"
// RTL Simulation : 363 / 601 [100.00%] @ "127185000"
// RTL Simulation : 364 / 601 [100.00%] @ "127535000"
// RTL Simulation : 365 / 601 [100.00%] @ "127885000"
// RTL Simulation : 366 / 601 [100.00%] @ "128235000"
// RTL Simulation : 367 / 601 [100.00%] @ "128585000"
// RTL Simulation : 368 / 601 [100.00%] @ "128935000"
// RTL Simulation : 369 / 601 [100.00%] @ "129285000"
// RTL Simulation : 370 / 601 [100.00%] @ "129635000"
// RTL Simulation : 371 / 601 [100.00%] @ "129985000"
// RTL Simulation : 372 / 601 [100.00%] @ "130335000"
// RTL Simulation : 373 / 601 [100.00%] @ "130685000"
// RTL Simulation : 374 / 601 [100.00%] @ "131035000"
// RTL Simulation : 375 / 601 [100.00%] @ "131385000"
// RTL Simulation : 376 / 601 [100.00%] @ "131735000"
// RTL Simulation : 377 / 601 [100.00%] @ "132085000"
// RTL Simulation : 378 / 601 [100.00%] @ "132435000"
// RTL Simulation : 379 / 601 [100.00%] @ "132785000"
// RTL Simulation : 380 / 601 [100.00%] @ "133135000"
// RTL Simulation : 381 / 601 [100.00%] @ "133485000"
// RTL Simulation : 382 / 601 [100.00%] @ "133835000"
// RTL Simulation : 383 / 601 [100.00%] @ "134185000"
// RTL Simulation : 384 / 601 [100.00%] @ "134535000"
// RTL Simulation : 385 / 601 [100.00%] @ "134885000"
// RTL Simulation : 386 / 601 [100.00%] @ "135235000"
// RTL Simulation : 387 / 601 [100.00%] @ "135585000"
// RTL Simulation : 388 / 601 [100.00%] @ "135935000"
// RTL Simulation : 389 / 601 [100.00%] @ "136285000"
// RTL Simulation : 390 / 601 [100.00%] @ "136635000"
// RTL Simulation : 391 / 601 [100.00%] @ "136985000"
// RTL Simulation : 392 / 601 [100.00%] @ "137335000"
// RTL Simulation : 393 / 601 [100.00%] @ "137685000"
// RTL Simulation : 394 / 601 [100.00%] @ "138035000"
// RTL Simulation : 395 / 601 [100.00%] @ "138385000"
// RTL Simulation : 396 / 601 [100.00%] @ "138735000"
// RTL Simulation : 397 / 601 [100.00%] @ "139085000"
// RTL Simulation : 398 / 601 [100.00%] @ "139435000"
// RTL Simulation : 399 / 601 [100.00%] @ "139785000"
// RTL Simulation : 400 / 601 [100.00%] @ "140135000"
// RTL Simulation : 401 / 601 [100.00%] @ "140485000"
// RTL Simulation : 402 / 601 [100.00%] @ "140835000"
// RTL Simulation : 403 / 601 [100.00%] @ "141185000"
// RTL Simulation : 404 / 601 [100.00%] @ "141535000"
// RTL Simulation : 405 / 601 [100.00%] @ "141885000"
// RTL Simulation : 406 / 601 [100.00%] @ "142235000"
// RTL Simulation : 407 / 601 [100.00%] @ "142585000"
// RTL Simulation : 408 / 601 [100.00%] @ "142935000"
// RTL Simulation : 409 / 601 [100.00%] @ "143285000"
// RTL Simulation : 410 / 601 [100.00%] @ "143635000"
// RTL Simulation : 411 / 601 [100.00%] @ "143985000"
// RTL Simulation : 412 / 601 [100.00%] @ "144335000"
// RTL Simulation : 413 / 601 [100.00%] @ "144685000"
// RTL Simulation : 414 / 601 [100.00%] @ "145035000"
// RTL Simulation : 415 / 601 [100.00%] @ "145385000"
// RTL Simulation : 416 / 601 [100.00%] @ "145735000"
// RTL Simulation : 417 / 601 [100.00%] @ "146085000"
// RTL Simulation : 418 / 601 [100.00%] @ "146435000"
// RTL Simulation : 419 / 601 [100.00%] @ "146785000"
// RTL Simulation : 420 / 601 [100.00%] @ "147135000"
// RTL Simulation : 421 / 601 [100.00%] @ "147485000"
// RTL Simulation : 422 / 601 [100.00%] @ "147835000"
// RTL Simulation : 423 / 601 [100.00%] @ "148185000"
// RTL Simulation : 424 / 601 [100.00%] @ "148535000"
// RTL Simulation : 425 / 601 [100.00%] @ "148885000"
// RTL Simulation : 426 / 601 [100.00%] @ "149235000"
// RTL Simulation : 427 / 601 [100.00%] @ "149585000"
// RTL Simulation : 428 / 601 [100.00%] @ "149935000"
// RTL Simulation : 429 / 601 [100.00%] @ "150285000"
// RTL Simulation : 430 / 601 [100.00%] @ "150635000"
// RTL Simulation : 431 / 601 [100.00%] @ "150985000"
// RTL Simulation : 432 / 601 [100.00%] @ "151335000"
// RTL Simulation : 433 / 601 [100.00%] @ "151685000"
// RTL Simulation : 434 / 601 [100.00%] @ "152035000"
// RTL Simulation : 435 / 601 [100.00%] @ "152385000"
// RTL Simulation : 436 / 601 [100.00%] @ "152735000"
// RTL Simulation : 437 / 601 [100.00%] @ "153085000"
// RTL Simulation : 438 / 601 [100.00%] @ "153435000"
// RTL Simulation : 439 / 601 [100.00%] @ "153785000"
// RTL Simulation : 440 / 601 [100.00%] @ "154135000"
// RTL Simulation : 441 / 601 [100.00%] @ "154485000"
// RTL Simulation : 442 / 601 [100.00%] @ "154835000"
// RTL Simulation : 443 / 601 [100.00%] @ "155185000"
// RTL Simulation : 444 / 601 [100.00%] @ "155535000"
// RTL Simulation : 445 / 601 [100.00%] @ "155885000"
// RTL Simulation : 446 / 601 [100.00%] @ "156235000"
// RTL Simulation : 447 / 601 [100.00%] @ "156585000"
// RTL Simulation : 448 / 601 [100.00%] @ "156935000"
// RTL Simulation : 449 / 601 [100.00%] @ "157285000"
// RTL Simulation : 450 / 601 [100.00%] @ "157635000"
// RTL Simulation : 451 / 601 [100.00%] @ "157985000"
// RTL Simulation : 452 / 601 [100.00%] @ "158335000"
// RTL Simulation : 453 / 601 [100.00%] @ "158685000"
// RTL Simulation : 454 / 601 [100.00%] @ "159035000"
// RTL Simulation : 455 / 601 [100.00%] @ "159385000"
// RTL Simulation : 456 / 601 [100.00%] @ "159735000"
// RTL Simulation : 457 / 601 [100.00%] @ "160085000"
// RTL Simulation : 458 / 601 [100.00%] @ "160435000"
// RTL Simulation : 459 / 601 [100.00%] @ "160785000"
// RTL Simulation : 460 / 601 [100.00%] @ "161135000"
// RTL Simulation : 461 / 601 [100.00%] @ "161485000"
// RTL Simulation : 462 / 601 [100.00%] @ "161835000"
// RTL Simulation : 463 / 601 [100.00%] @ "162185000"
// RTL Simulation : 464 / 601 [100.00%] @ "162535000"
// RTL Simulation : 465 / 601 [100.00%] @ "162885000"
// RTL Simulation : 466 / 601 [100.00%] @ "163235000"
// RTL Simulation : 467 / 601 [100.00%] @ "163585000"
// RTL Simulation : 468 / 601 [100.00%] @ "163935000"
// RTL Simulation : 469 / 601 [100.00%] @ "164285000"
// RTL Simulation : 470 / 601 [100.00%] @ "164635000"
// RTL Simulation : 471 / 601 [100.00%] @ "164985000"
// RTL Simulation : 472 / 601 [100.00%] @ "165335000"
// RTL Simulation : 473 / 601 [100.00%] @ "165685000"
// RTL Simulation : 474 / 601 [100.00%] @ "166035000"
// RTL Simulation : 475 / 601 [100.00%] @ "166385000"
// RTL Simulation : 476 / 601 [100.00%] @ "166735000"
// RTL Simulation : 477 / 601 [100.00%] @ "167085000"
// RTL Simulation : 478 / 601 [100.00%] @ "167435000"
// RTL Simulation : 479 / 601 [100.00%] @ "167785000"
// RTL Simulation : 480 / 601 [100.00%] @ "168135000"
// RTL Simulation : 481 / 601 [100.00%] @ "168485000"
// RTL Simulation : 482 / 601 [100.00%] @ "168835000"
// RTL Simulation : 483 / 601 [100.00%] @ "169185000"
// RTL Simulation : 484 / 601 [100.00%] @ "169535000"
// RTL Simulation : 485 / 601 [100.00%] @ "169885000"
// RTL Simulation : 486 / 601 [100.00%] @ "170235000"
// RTL Simulation : 487 / 601 [100.00%] @ "170585000"
// RTL Simulation : 488 / 601 [100.00%] @ "170935000"
// RTL Simulation : 489 / 601 [100.00%] @ "171285000"
// RTL Simulation : 490 / 601 [100.00%] @ "171635000"
// RTL Simulation : 491 / 601 [100.00%] @ "171985000"
// RTL Simulation : 492 / 601 [100.00%] @ "172335000"
// RTL Simulation : 493 / 601 [100.00%] @ "172685000"
// RTL Simulation : 494 / 601 [100.00%] @ "173035000"
// RTL Simulation : 495 / 601 [100.00%] @ "173385000"
// RTL Simulation : 496 / 601 [100.00%] @ "173735000"
// RTL Simulation : 497 / 601 [100.00%] @ "174085000"
// RTL Simulation : 498 / 601 [100.00%] @ "174435000"
// RTL Simulation : 499 / 601 [100.00%] @ "174785000"
// RTL Simulation : 500 / 601 [100.00%] @ "175135000"
// RTL Simulation : 501 / 601 [100.00%] @ "175485000"
// RTL Simulation : 502 / 601 [100.00%] @ "175835000"
// RTL Simulation : 503 / 601 [100.00%] @ "176185000"
// RTL Simulation : 504 / 601 [100.00%] @ "176535000"
// RTL Simulation : 505 / 601 [100.00%] @ "176885000"
// RTL Simulation : 506 / 601 [100.00%] @ "177235000"
// RTL Simulation : 507 / 601 [100.00%] @ "177585000"
// RTL Simulation : 508 / 601 [100.00%] @ "177935000"
// RTL Simulation : 509 / 601 [100.00%] @ "178285000"
// RTL Simulation : 510 / 601 [100.00%] @ "178635000"
// RTL Simulation : 511 / 601 [100.00%] @ "178985000"
// RTL Simulation : 512 / 601 [100.00%] @ "179335000"
// RTL Simulation : 513 / 601 [100.00%] @ "179685000"
// RTL Simulation : 514 / 601 [100.00%] @ "180035000"
// RTL Simulation : 515 / 601 [100.00%] @ "180385000"
// RTL Simulation : 516 / 601 [100.00%] @ "180735000"
// RTL Simulation : 517 / 601 [100.00%] @ "181085000"
// RTL Simulation : 518 / 601 [100.00%] @ "181435000"
// RTL Simulation : 519 / 601 [100.00%] @ "181785000"
// RTL Simulation : 520 / 601 [100.00%] @ "182135000"
// RTL Simulation : 521 / 601 [100.00%] @ "182485000"
// RTL Simulation : 522 / 601 [100.00%] @ "182835000"
// RTL Simulation : 523 / 601 [100.00%] @ "183185000"
// RTL Simulation : 524 / 601 [100.00%] @ "183535000"
// RTL Simulation : 525 / 601 [100.00%] @ "183885000"
// RTL Simulation : 526 / 601 [100.00%] @ "184235000"
// RTL Simulation : 527 / 601 [100.00%] @ "184585000"
// RTL Simulation : 528 / 601 [100.00%] @ "184935000"
// RTL Simulation : 529 / 601 [100.00%] @ "185285000"
// RTL Simulation : 530 / 601 [100.00%] @ "185635000"
// RTL Simulation : 531 / 601 [100.00%] @ "185985000"
// RTL Simulation : 532 / 601 [100.00%] @ "186335000"
// RTL Simulation : 533 / 601 [100.00%] @ "186685000"
// RTL Simulation : 534 / 601 [100.00%] @ "187035000"
// RTL Simulation : 535 / 601 [100.00%] @ "187385000"
// RTL Simulation : 536 / 601 [100.00%] @ "187735000"
// RTL Simulation : 537 / 601 [100.00%] @ "188085000"
// RTL Simulation : 538 / 601 [100.00%] @ "188435000"
// RTL Simulation : 539 / 601 [100.00%] @ "188785000"
// RTL Simulation : 540 / 601 [100.00%] @ "189135000"
// RTL Simulation : 541 / 601 [100.00%] @ "189485000"
// RTL Simulation : 542 / 601 [100.00%] @ "189835000"
// RTL Simulation : 543 / 601 [100.00%] @ "190185000"
// RTL Simulation : 544 / 601 [100.00%] @ "190535000"
// RTL Simulation : 545 / 601 [100.00%] @ "190885000"
// RTL Simulation : 546 / 601 [100.00%] @ "191235000"
// RTL Simulation : 547 / 601 [100.00%] @ "191585000"
// RTL Simulation : 548 / 601 [100.00%] @ "191935000"
// RTL Simulation : 549 / 601 [100.00%] @ "192285000"
// RTL Simulation : 550 / 601 [100.00%] @ "192635000"
// RTL Simulation : 551 / 601 [100.00%] @ "192985000"
// RTL Simulation : 552 / 601 [100.00%] @ "193335000"
// RTL Simulation : 553 / 601 [100.00%] @ "193685000"
// RTL Simulation : 554 / 601 [100.00%] @ "194035000"
// RTL Simulation : 555 / 601 [100.00%] @ "194385000"
// RTL Simulation : 556 / 601 [100.00%] @ "194735000"
// RTL Simulation : 557 / 601 [100.00%] @ "195085000"
// RTL Simulation : 558 / 601 [100.00%] @ "195435000"
// RTL Simulation : 559 / 601 [100.00%] @ "195785000"
// RTL Simulation : 560 / 601 [100.00%] @ "196135000"
// RTL Simulation : 561 / 601 [100.00%] @ "196485000"
// RTL Simulation : 562 / 601 [100.00%] @ "196835000"
// RTL Simulation : 563 / 601 [100.00%] @ "197185000"
// RTL Simulation : 564 / 601 [100.00%] @ "197535000"
// RTL Simulation : 565 / 601 [100.00%] @ "197885000"
// RTL Simulation : 566 / 601 [100.00%] @ "198235000"
// RTL Simulation : 567 / 601 [100.00%] @ "198585000"
// RTL Simulation : 568 / 601 [100.00%] @ "198935000"
// RTL Simulation : 569 / 601 [100.00%] @ "199285000"
// RTL Simulation : 570 / 601 [100.00%] @ "199635000"
// RTL Simulation : 571 / 601 [100.00%] @ "199985000"
// RTL Simulation : 572 / 601 [100.00%] @ "200335000"
// RTL Simulation : 573 / 601 [100.00%] @ "200685000"
// RTL Simulation : 574 / 601 [100.00%] @ "201035000"
// RTL Simulation : 575 / 601 [100.00%] @ "201385000"
// RTL Simulation : 576 / 601 [100.00%] @ "201735000"
// RTL Simulation : 577 / 601 [100.00%] @ "202085000"
// RTL Simulation : 578 / 601 [100.00%] @ "202435000"
// RTL Simulation : 579 / 601 [100.00%] @ "202785000"
// RTL Simulation : 580 / 601 [100.00%] @ "203135000"
// RTL Simulation : 581 / 601 [100.00%] @ "203485000"
// RTL Simulation : 582 / 601 [100.00%] @ "203835000"
// RTL Simulation : 583 / 601 [100.00%] @ "204185000"
// RTL Simulation : 584 / 601 [100.00%] @ "204535000"
// RTL Simulation : 585 / 601 [100.00%] @ "204885000"
// RTL Simulation : 586 / 601 [100.00%] @ "205235000"
// RTL Simulation : 587 / 601 [100.00%] @ "205585000"
// RTL Simulation : 588 / 601 [100.00%] @ "205935000"
// RTL Simulation : 589 / 601 [100.00%] @ "206285000"
// RTL Simulation : 590 / 601 [100.00%] @ "206635000"
// RTL Simulation : 591 / 601 [100.00%] @ "206985000"
// RTL Simulation : 592 / 601 [100.00%] @ "207335000"
// RTL Simulation : 593 / 601 [100.00%] @ "207685000"
// RTL Simulation : 594 / 601 [100.00%] @ "208035000"
// RTL Simulation : 595 / 601 [100.00%] @ "208385000"
// RTL Simulation : 596 / 601 [100.00%] @ "208735000"
// RTL Simulation : 597 / 601 [100.00%] @ "209085000"
// RTL Simulation : 598 / 601 [100.00%] @ "209435000"
// RTL Simulation : 599 / 601 [100.00%] @ "209785000"
// RTL Simulation : 600 / 601 [100.00%] @ "210135000"
// RTL Simulation : 601 / 601 [100.00%] @ "210485000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 210525 ns : File "/nas/ei/share/TUEIEDA/LabSDS/WS20/ge46bod/Introduction/lab1/fir-prj/solution1/sim/verilog/fir.autotb.v" Line 332
## quit
INFO: [Common 17-206] Exiting xsim at Sun Dec 13 23:01:11 2020...
Comparing against output data 
*******************************************
PASS: The output matches the golden output!
*******************************************
