<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Matmul_no_op.cpp:18:24" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 16 has been inferred" BundleName="dataA" VarName="A" LoopLoc="Matmul_no_op.cpp:18:24" LoopName="VITIS_LOOP_18_3" ParentFunc="matmul_plain(float (*) [16], float (*) [16], float (*) [16])" Length="16" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.6" OrigAccess-DebugLoc="Matmul_no_op.cpp:19:16" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Matmul_no_op.cpp:15:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 256 has been inferred" BundleName="dataAB" VarName="AB" LoopLoc="Matmul_no_op.cpp:15:19" LoopName="VITIS_LOOP_15_1" ParentFunc="matmul_plain(float (*) [16], float (*) [16], float (*) [16])" Length="256" Direction="write" AccessID="AB4seq" OrigID="for.inc19.store.4" OrigAccess-DebugLoc="Matmul_no_op.cpp:21:16" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="Matmul_no_op.cpp:18:24" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="dataB" VarName="B" LoopLoc="Matmul_no_op.cpp:18:24" LoopName="VITIS_LOOP_18_3" ParentFunc="matmul_plain(float (*) [16], float (*) [16], float (*) [16])" OrigID="for.inc.load.8" OrigAccess-DebugLoc="Matmul_no_op.cpp:19:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="Matmul_no_op.cpp:16:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="dataA" VarName="A" LoopLoc="Matmul_no_op.cpp:16:22" LoopName="VITIS_LOOP_16_2" ParentFunc="matmul_plain(float (*) [16], float (*) [16], float (*) [16])" OrigID="scevgepseq" OrigAccess-DebugLoc="Matmul_no_op.cpp:18:24" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Matmul_no_op.cpp:16:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="dataAB" VarName="AB" LoopLoc="Matmul_no_op.cpp:16:22" LoopName="VITIS_LOOP_16_2" ParentFunc="matmul_plain(float (*) [16], float (*) [16], float (*) [16])" OrigID="AB4seq" OrigAccess-DebugLoc="Matmul_no_op.cpp:15:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Matmul_no_op.cpp:18:24" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="dataA" VarName="A" LoopLoc="Matmul_no_op.cpp:18:24" LoopName="VITIS_LOOP_18_3" ParentFunc="matmul_plain(float (*) [16], float (*) [16], float (*) [16])" OrigID="scevgepseq" OrigAccess-DebugLoc="Matmul_no_op.cpp:18:24" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Matmul_no_op.cpp:15:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1' has been inferred on bundle 'dataAB'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="dataAB" LoopLoc="Matmul_no_op.cpp:15:19" LoopName="VITIS_LOOP_15_1" Length="256" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Matmul_no_op.cpp:18:24" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_18_3' has been inferred on bundle 'dataA'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="dataA" LoopLoc="Matmul_no_op.cpp:18:24" LoopName="VITIS_LOOP_18_3" Length="16" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

