- ğŸ‘‹ Hi, Iâ€™m Leon Woestenberg, a systems architect for software, SoC, FPGA, video, edge, embedded, IoT, datacenters.
- âœ¨ I'm designing with C, SystemVerilog, SpinalHDL, formal verification, Vivado, Quartus, RISC-V, etc.
- ğŸ‘€ Iâ€™m interested in highest throughput, ultra low latency, lowest power, algorithms and protocols.
- ğŸŒ± Iâ€™m currently learning Scala and SpinalHDL for a large FPGA chip design.
- ğŸ’ï¸ Iâ€™m collaborating in open-source projects that I use (OpenEmbedded, Yocto, Linux, ChibiOS, SpinalHDL, lwIP, ...)
- ğŸ“« How to reach me, see www.sidebranch.com.

<!---
likewise/likewise is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
