Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Mar  3 00:33:30 2020
| Host         : caplab10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file nexys4fpga_v1_timing_summary_postroute_physopted.rpt -pb nexys4fpga_v1_timing_summary_postroute_physopted.pb -rpx nexys4fpga_v1_timing_summary_postroute_physopted.rpx
| Design       : nexys4fpga_v1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1243 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.239        0.000                      0                 2456        0.031        0.000                      0                 2456        2.227        0.000                       0                  1249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_183_clk_wiz_0     {0.000 2.727}        5.455           183.333         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_183_clk_wiz_0_1   {0.000 2.727}        5.455           183.333         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_183_clk_wiz_0           0.239        0.000                      0                 2456        0.096        0.000                      0                 2456        2.227        0.000                       0                  1245  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_183_clk_wiz_0_1         0.239        0.000                      0                 2456        0.096        0.000                      0                 2456        2.227        0.000                       0                  1245  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_183_clk_wiz_0_1  clk_183_clk_wiz_0          0.239        0.000                      0                 2456        0.031        0.000                      0                 2456  
clk_183_clk_wiz_0    clk_183_clk_wiz_0_1        0.239        0.000                      0                 2456        0.031        0.000                      0                 2456  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_183_clk_wiz_0
  To Clock:  clk_183_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.493ns (29.182%)  route 3.623ns (70.818%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 f  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 r  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          0.988     2.847    CTL/control_unit_net_9
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.971 r  CTL/control_unit_LUT6_67/O
                         net (fo=1, routed)           0.000     2.971    CTL/bin_reg[9]_i_6_n_0
    SLICE_X7Y92          MUXF7 (Prop_muxf7_I1_O)      0.245     3.216 r  CTL/bin_reg_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     3.216    CTL/bin_reg_reg[9]_i_3_n_0
    SLICE_X7Y92          MUXF8 (Prop_muxf8_I0_O)      0.104     3.320 r  CTL/bin_reg_reg[9]_i_2/O
                         net (fo=1, routed)           0.656     3.976    CTL/OUTMUX/operands__239[9]
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.316     4.292 r  CTL/control_unit_LUT5_16/O
                         net (fo=1, routed)           0.000     4.292    OUTMUX/BINBCD/result_reg[15][9]
    SLICE_X8Y94          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X8Y94          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[9]/C
                         clock pessimism              0.559     4.518    
                         clock uncertainty           -0.066     4.452    
    SLICE_X8Y94          FDRE (Setup_fdre_C_D)        0.079     4.531    OUTMUX/BINBCD/bin_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          4.531    
                         arrival time                          -4.292    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 inputs_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.840ns (35.878%)  route 3.289ns (64.122%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 3.961 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.638    -0.902    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.483 r  inputs_reg[3][6]/Q
                         net (fo=4, routed)           1.268     0.785    OUTMUX/inputs_reg[3][15][6]
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.296     1.081 r  OUTMUX/cnvt_ff13_carry_i_2/O
                         net (fo=1, routed)           0.000     1.081    OUTMUX/cnvt_ff13_carry_i_2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.479 r  OUTMUX/cnvt_ff13_carry/CO[3]
                         net (fo=1, routed)           0.000     1.479    OUTMUX/cnvt_ff13_carry_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.636 r  OUTMUX/cnvt_ff13_carry__0/CO[1]
                         net (fo=1, routed)           1.007     2.643    OUTMUX/cnvt_ff13
    SLICE_X9Y93          LUT4 (Prop_lut4_I1_O)        0.329     2.972 r  OUTMUX/cnvt_ff_i_4/O
                         net (fo=1, routed)           0.611     3.583    OUTMUX/cnvt_ff_i_4_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I2_O)        0.124     3.707 r  OUTMUX/cnvt_ff_i_2/O
                         net (fo=1, routed)           0.403     4.110    OUTMUX/cnvt
    SLICE_X11Y94         LUT3 (Prop_lut3_I0_O)        0.117     4.227 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     4.227    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X11Y94         FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.527     3.961    OUTMUX/JA_OBUF[0]
    SLICE_X11Y94         FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.575     4.537    
                         clock uncertainty           -0.066     4.471    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.075     4.546    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          4.546    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][12]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][12]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][13]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][13]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][15]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][15]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][2]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][2]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][3]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][3]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][5]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][5]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][8]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][8]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][9]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][9]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.259%)  route 0.296ns (67.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.603    -0.561    u_mean/clk_183
    SLICE_X5Y96          FDRE                                         r  u_mean/sums_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_mean/sums_reg[0][16]/Q
                         net (fo=1, routed)           0.296    -0.124    u_mean/sums_reg[0]_14[16]
    SLICE_X6Y100         FDRE                                         r  u_mean/result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.868    -0.804    u_mean/clk_183
    SLICE_X6Y100         FDRE                                         r  u_mean/result_reg[12]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.075    -0.220    u_mean/result_reg[12]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.597    -0.567    DB/clk_183
    SLICE_X3Y81          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.372    DB/shift_pb1[3]
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    DB/pbtn_db[1]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.868    -0.805    DB/clk_183
    SLICE_X2Y81          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121    -0.433    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 inputs_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/operands_dly_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.569    -0.595    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  inputs_reg[3][1]/Q
                         net (fo=4, routed)           0.068    -0.386    OUTMUX/inputs_reg[3][15][1]
    SLICE_X10Y82         FDRE                                         r  OUTMUX/operands_dly_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.838    -0.835    OUTMUX/JA_OBUF[0]
    SLICE_X10Y82         FDRE                                         r  OUTMUX/operands_dly_reg[3][1]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.075    -0.507    OUTMUX/operands_dly_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.603    -0.561    u_mean/clk_183
    SLICE_X5Y93          FDRE                                         r  u_mean/sums_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_mean/sums_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.364    u_mean/sums_reg[0]_14[4]
    SLICE_X5Y93          FDRE                                         r  u_mean/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.874    -0.799    u_mean/clk_183
    SLICE_X5Y93          FDRE                                         r  u_mean/result_reg[0]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.075    -0.486    u_mean/result_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.594    -0.570    DB/clk_183
    SLICE_X4Y79          FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.375    DB/shift_swtch11[3]
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.045    -0.330 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    DB/swtch_db[11]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.863    -0.810    DB/clk_183
    SLICE_X5Y79          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.091    -0.466    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/decpts_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/Digit0/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.595    -0.569    OUTMUX/JA_OBUF[0]
    SLICE_X3Y112         FDSE                                         r  OUTMUX/decpts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDSE (Prop_fdse_C_Q)         0.141    -0.428 f  OUTMUX/decpts_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.341    OUTMUX/decpts[0]
    SLICE_X2Y112         LUT1 (Prop_lut1_I0_O)        0.045    -0.296 r  OUTMUX/seg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    SSB/Digit0/seg0
    SLICE_X2Y112         FDRE                                         r  SSB/Digit0/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.867    -0.806    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.120    -0.436    SSB/Digit0/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.598    -0.566    DB/clk_183
    SLICE_X1Y82          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.367    DB/shift_pb3[3]
    SLICE_X0Y82          LUT5 (Prop_lut5_I0_O)        0.045    -0.322 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    DB/pbtn_db[3]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.869    -0.804    DB/clk_183
    SLICE_X0Y82          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.091    -0.462    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.640%)  route 0.102ns (35.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.599    -0.565    DB/clk_183
    SLICE_X0Y83          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.102    -0.323    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.278 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    DB/swtch_db[10]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.870    -0.803    DB/clk_183
    SLICE_X2Y83          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121    -0.430    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 DB/shift_swtch8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.018%)  route 0.129ns (40.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.575    -0.589    DB/clk_183
    SLICE_X9Y96          FDRE                                         r  DB/shift_swtch8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  DB/shift_swtch8_reg[1]/Q
                         net (fo=2, routed)           0.129    -0.319    DB/shift_swtch8[1]
    SLICE_X10Y96         LUT5 (Prop_lut5_I2_O)        0.045    -0.274 r  DB/swtch_db[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    DB/swtch_db[8]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  DB/swtch_db_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.846    -0.827    DB/clk_183
    SLICE_X10Y96         FDRE                                         r  DB/swtch_db_reg[8]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.120    -0.432    DB/swtch_db_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.595    -0.569    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.349    SSB/Digit0_n_0
    SLICE_X2Y112         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.867    -0.806    SSB/JA_OBUF[1]
    SLICE_X2Y112         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.060    -0.509    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_183_clk_wiz_0
Waveform(ns):       { 0.000 2.727 }
Period(ns):         5.455
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.455       3.299      BUFGCTRL_X0Y16   generated_clock/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.455       4.206      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y104     DB/db_count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y104     DB/db_count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y104     DB/db_count_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y100     DB/db_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y104     DB/db_count_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y105     DB/db_count_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y105     DB/db_count_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y105     DB/db_count_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.455       207.905    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X4Y104     OUTMUX/dig0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X8Y106     OUTMUX/dig1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X8Y106     OUTMUX/dig1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X8Y106     OUTMUX/dig1_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.727       2.227      SLICE_X0Y108     OUTMUX/dig3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X0Y108     OUTMUX/dig3_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.727       2.227      SLICE_X0Y108     OUTMUX/dig3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X5Y104     SSB/Digit0/seg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X5Y104     SSB/Digit0/seg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X5Y104     SSB/Digit0/seg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X8Y106     OUTMUX/dig1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X8Y106     OUTMUX/dig1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X8Y106     OUTMUX/dig1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X7Y109     OUTMUX/dig2_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.727       2.227      SLICE_X7Y109     OUTMUX/dig2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X6Y109     OUTMUX/dig2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X4Y109     OUTMUX/dig3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X6Y109     OUTMUX/dig4_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X3Y94      OUTMUX/operands_dly_reg[15][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X3Y94      OUTMUX/operands_dly_reg[15][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_183_clk_wiz_0_1
  To Clock:  clk_183_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.493ns (29.182%)  route 3.623ns (70.818%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 f  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 r  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          0.988     2.847    CTL/control_unit_net_9
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.971 r  CTL/control_unit_LUT6_67/O
                         net (fo=1, routed)           0.000     2.971    CTL/bin_reg[9]_i_6_n_0
    SLICE_X7Y92          MUXF7 (Prop_muxf7_I1_O)      0.245     3.216 r  CTL/bin_reg_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     3.216    CTL/bin_reg_reg[9]_i_3_n_0
    SLICE_X7Y92          MUXF8 (Prop_muxf8_I0_O)      0.104     3.320 r  CTL/bin_reg_reg[9]_i_2/O
                         net (fo=1, routed)           0.656     3.976    CTL/OUTMUX/operands__239[9]
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.316     4.292 r  CTL/control_unit_LUT5_16/O
                         net (fo=1, routed)           0.000     4.292    OUTMUX/BINBCD/result_reg[15][9]
    SLICE_X8Y94          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X8Y94          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[9]/C
                         clock pessimism              0.559     4.518    
                         clock uncertainty           -0.065     4.453    
    SLICE_X8Y94          FDRE (Setup_fdre_C_D)        0.079     4.532    OUTMUX/BINBCD/bin_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          4.532    
                         arrival time                          -4.292    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 inputs_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.840ns (35.878%)  route 3.289ns (64.122%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 3.961 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.638    -0.902    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.483 r  inputs_reg[3][6]/Q
                         net (fo=4, routed)           1.268     0.785    OUTMUX/inputs_reg[3][15][6]
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.296     1.081 r  OUTMUX/cnvt_ff13_carry_i_2/O
                         net (fo=1, routed)           0.000     1.081    OUTMUX/cnvt_ff13_carry_i_2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.479 r  OUTMUX/cnvt_ff13_carry/CO[3]
                         net (fo=1, routed)           0.000     1.479    OUTMUX/cnvt_ff13_carry_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.636 r  OUTMUX/cnvt_ff13_carry__0/CO[1]
                         net (fo=1, routed)           1.007     2.643    OUTMUX/cnvt_ff13
    SLICE_X9Y93          LUT4 (Prop_lut4_I1_O)        0.329     2.972 r  OUTMUX/cnvt_ff_i_4/O
                         net (fo=1, routed)           0.611     3.583    OUTMUX/cnvt_ff_i_4_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I2_O)        0.124     3.707 r  OUTMUX/cnvt_ff_i_2/O
                         net (fo=1, routed)           0.403     4.110    OUTMUX/cnvt
    SLICE_X11Y94         LUT3 (Prop_lut3_I0_O)        0.117     4.227 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     4.227    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X11Y94         FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.527     3.961    OUTMUX/JA_OBUF[0]
    SLICE_X11Y94         FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.575     4.537    
                         clock uncertainty           -0.065     4.472    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.075     4.547    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          4.547    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][12]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.065     4.446    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.241    inputs_reg[2][12]
  -------------------------------------------------------------------
                         required time                          4.241    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][13]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.065     4.446    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.241    inputs_reg[2][13]
  -------------------------------------------------------------------
                         required time                          4.241    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][15]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.065     4.446    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.241    inputs_reg[2][15]
  -------------------------------------------------------------------
                         required time                          4.241    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][2]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.065     4.446    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.241    inputs_reg[2][2]
  -------------------------------------------------------------------
                         required time                          4.241    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][3]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.065     4.446    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.241    inputs_reg[2][3]
  -------------------------------------------------------------------
                         required time                          4.241    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][5]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.065     4.446    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.241    inputs_reg[2][5]
  -------------------------------------------------------------------
                         required time                          4.241    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][8]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.065     4.446    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.241    inputs_reg[2][8]
  -------------------------------------------------------------------
                         required time                          4.241    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][9]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.065     4.446    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.241    inputs_reg[2][9]
  -------------------------------------------------------------------
                         required time                          4.241    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.259%)  route 0.296ns (67.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.603    -0.561    u_mean/clk_183
    SLICE_X5Y96          FDRE                                         r  u_mean/sums_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_mean/sums_reg[0][16]/Q
                         net (fo=1, routed)           0.296    -0.124    u_mean/sums_reg[0]_14[16]
    SLICE_X6Y100         FDRE                                         r  u_mean/result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.868    -0.804    u_mean/clk_183
    SLICE_X6Y100         FDRE                                         r  u_mean/result_reg[12]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.075    -0.220    u_mean/result_reg[12]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.597    -0.567    DB/clk_183
    SLICE_X3Y81          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.372    DB/shift_pb1[3]
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    DB/pbtn_db[1]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.868    -0.805    DB/clk_183
    SLICE_X2Y81          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121    -0.433    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 inputs_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/operands_dly_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.569    -0.595    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  inputs_reg[3][1]/Q
                         net (fo=4, routed)           0.068    -0.386    OUTMUX/inputs_reg[3][15][1]
    SLICE_X10Y82         FDRE                                         r  OUTMUX/operands_dly_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.838    -0.835    OUTMUX/JA_OBUF[0]
    SLICE_X10Y82         FDRE                                         r  OUTMUX/operands_dly_reg[3][1]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.075    -0.507    OUTMUX/operands_dly_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.603    -0.561    u_mean/clk_183
    SLICE_X5Y93          FDRE                                         r  u_mean/sums_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_mean/sums_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.364    u_mean/sums_reg[0]_14[4]
    SLICE_X5Y93          FDRE                                         r  u_mean/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.874    -0.799    u_mean/clk_183
    SLICE_X5Y93          FDRE                                         r  u_mean/result_reg[0]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.075    -0.486    u_mean/result_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.594    -0.570    DB/clk_183
    SLICE_X4Y79          FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.375    DB/shift_swtch11[3]
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.045    -0.330 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    DB/swtch_db[11]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.863    -0.810    DB/clk_183
    SLICE_X5Y79          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.091    -0.466    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/decpts_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/Digit0/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.595    -0.569    OUTMUX/JA_OBUF[0]
    SLICE_X3Y112         FDSE                                         r  OUTMUX/decpts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDSE (Prop_fdse_C_Q)         0.141    -0.428 f  OUTMUX/decpts_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.341    OUTMUX/decpts[0]
    SLICE_X2Y112         LUT1 (Prop_lut1_I0_O)        0.045    -0.296 r  OUTMUX/seg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    SSB/Digit0/seg0
    SLICE_X2Y112         FDRE                                         r  SSB/Digit0/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.867    -0.806    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.120    -0.436    SSB/Digit0/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.598    -0.566    DB/clk_183
    SLICE_X1Y82          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.367    DB/shift_pb3[3]
    SLICE_X0Y82          LUT5 (Prop_lut5_I0_O)        0.045    -0.322 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    DB/pbtn_db[3]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.869    -0.804    DB/clk_183
    SLICE_X0Y82          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.091    -0.462    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.640%)  route 0.102ns (35.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.599    -0.565    DB/clk_183
    SLICE_X0Y83          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.102    -0.323    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.278 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    DB/swtch_db[10]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.870    -0.803    DB/clk_183
    SLICE_X2Y83          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121    -0.430    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 DB/shift_swtch8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.018%)  route 0.129ns (40.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.575    -0.589    DB/clk_183
    SLICE_X9Y96          FDRE                                         r  DB/shift_swtch8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  DB/shift_swtch8_reg[1]/Q
                         net (fo=2, routed)           0.129    -0.319    DB/shift_swtch8[1]
    SLICE_X10Y96         LUT5 (Prop_lut5_I2_O)        0.045    -0.274 r  DB/swtch_db[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    DB/swtch_db[8]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  DB/swtch_db_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.846    -0.827    DB/clk_183
    SLICE_X10Y96         FDRE                                         r  DB/swtch_db_reg[8]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.120    -0.432    DB/swtch_db_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.595    -0.569    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.349    SSB/Digit0_n_0
    SLICE_X2Y112         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.867    -0.806    SSB/JA_OBUF[1]
    SLICE_X2Y112         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.060    -0.509    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_183_clk_wiz_0_1
Waveform(ns):       { 0.000 2.727 }
Period(ns):         5.455
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.455       3.299      BUFGCTRL_X0Y16   generated_clock/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.455       4.206      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y104     DB/db_count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y104     DB/db_count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y104     DB/db_count_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y100     DB/db_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y104     DB/db_count_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y105     DB/db_count_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y105     DB/db_count_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y105     DB/db_count_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.455       207.905    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X4Y104     OUTMUX/dig0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X8Y106     OUTMUX/dig1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X8Y106     OUTMUX/dig1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X8Y106     OUTMUX/dig1_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.727       2.227      SLICE_X0Y108     OUTMUX/dig3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X0Y108     OUTMUX/dig3_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.727       2.227      SLICE_X0Y108     OUTMUX/dig3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X5Y104     SSB/Digit0/seg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X5Y104     SSB/Digit0/seg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X5Y104     SSB/Digit0/seg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X8Y106     OUTMUX/dig1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X8Y106     OUTMUX/dig1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X8Y106     OUTMUX/dig1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X7Y109     OUTMUX/dig2_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.727       2.227      SLICE_X7Y109     OUTMUX/dig2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X6Y109     OUTMUX/dig2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X4Y109     OUTMUX/dig3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X6Y109     OUTMUX/dig4_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X3Y94      OUTMUX/operands_dly_reg[15][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X3Y94      OUTMUX/operands_dly_reg[15][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_183_clk_wiz_0_1
  To Clock:  clk_183_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.493ns (29.182%)  route 3.623ns (70.818%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 f  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 r  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          0.988     2.847    CTL/control_unit_net_9
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.971 r  CTL/control_unit_LUT6_67/O
                         net (fo=1, routed)           0.000     2.971    CTL/bin_reg[9]_i_6_n_0
    SLICE_X7Y92          MUXF7 (Prop_muxf7_I1_O)      0.245     3.216 r  CTL/bin_reg_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     3.216    CTL/bin_reg_reg[9]_i_3_n_0
    SLICE_X7Y92          MUXF8 (Prop_muxf8_I0_O)      0.104     3.320 r  CTL/bin_reg_reg[9]_i_2/O
                         net (fo=1, routed)           0.656     3.976    CTL/OUTMUX/operands__239[9]
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.316     4.292 r  CTL/control_unit_LUT5_16/O
                         net (fo=1, routed)           0.000     4.292    OUTMUX/BINBCD/result_reg[15][9]
    SLICE_X8Y94          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X8Y94          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[9]/C
                         clock pessimism              0.559     4.518    
                         clock uncertainty           -0.066     4.452    
    SLICE_X8Y94          FDRE (Setup_fdre_C_D)        0.079     4.531    OUTMUX/BINBCD/bin_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          4.531    
                         arrival time                          -4.292    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 inputs_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.840ns (35.878%)  route 3.289ns (64.122%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 3.961 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.638    -0.902    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.483 r  inputs_reg[3][6]/Q
                         net (fo=4, routed)           1.268     0.785    OUTMUX/inputs_reg[3][15][6]
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.296     1.081 r  OUTMUX/cnvt_ff13_carry_i_2/O
                         net (fo=1, routed)           0.000     1.081    OUTMUX/cnvt_ff13_carry_i_2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.479 r  OUTMUX/cnvt_ff13_carry/CO[3]
                         net (fo=1, routed)           0.000     1.479    OUTMUX/cnvt_ff13_carry_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.636 r  OUTMUX/cnvt_ff13_carry__0/CO[1]
                         net (fo=1, routed)           1.007     2.643    OUTMUX/cnvt_ff13
    SLICE_X9Y93          LUT4 (Prop_lut4_I1_O)        0.329     2.972 r  OUTMUX/cnvt_ff_i_4/O
                         net (fo=1, routed)           0.611     3.583    OUTMUX/cnvt_ff_i_4_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I2_O)        0.124     3.707 r  OUTMUX/cnvt_ff_i_2/O
                         net (fo=1, routed)           0.403     4.110    OUTMUX/cnvt
    SLICE_X11Y94         LUT3 (Prop_lut3_I0_O)        0.117     4.227 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     4.227    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X11Y94         FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.527     3.961    OUTMUX/JA_OBUF[0]
    SLICE_X11Y94         FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.575     4.537    
                         clock uncertainty           -0.066     4.471    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.075     4.546    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          4.546    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][12]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][12]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][13]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][13]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][15]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][15]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][2]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][2]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][3]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][3]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][5]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][5]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][8]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][8]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][9]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][9]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.259%)  route 0.296ns (67.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.603    -0.561    u_mean/clk_183
    SLICE_X5Y96          FDRE                                         r  u_mean/sums_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_mean/sums_reg[0][16]/Q
                         net (fo=1, routed)           0.296    -0.124    u_mean/sums_reg[0]_14[16]
    SLICE_X6Y100         FDRE                                         r  u_mean/result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.868    -0.804    u_mean/clk_183
    SLICE_X6Y100         FDRE                                         r  u_mean/result_reg[12]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.066    -0.230    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.075    -0.155    u_mean/result_reg[12]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.597    -0.567    DB/clk_183
    SLICE_X3Y81          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.372    DB/shift_pb1[3]
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    DB/pbtn_db[1]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.868    -0.805    DB/clk_183
    SLICE_X2Y81          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.066    -0.489    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121    -0.368    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 inputs_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/operands_dly_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.569    -0.595    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  inputs_reg[3][1]/Q
                         net (fo=4, routed)           0.068    -0.386    OUTMUX/inputs_reg[3][15][1]
    SLICE_X10Y82         FDRE                                         r  OUTMUX/operands_dly_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.838    -0.835    OUTMUX/JA_OBUF[0]
    SLICE_X10Y82         FDRE                                         r  OUTMUX/operands_dly_reg[3][1]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.066    -0.517    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.075    -0.442    OUTMUX/operands_dly_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.603    -0.561    u_mean/clk_183
    SLICE_X5Y93          FDRE                                         r  u_mean/sums_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_mean/sums_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.364    u_mean/sums_reg[0]_14[4]
    SLICE_X5Y93          FDRE                                         r  u_mean/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.874    -0.799    u_mean/clk_183
    SLICE_X5Y93          FDRE                                         r  u_mean/result_reg[0]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.066    -0.496    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.075    -0.421    u_mean/result_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.594    -0.570    DB/clk_183
    SLICE_X4Y79          FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.375    DB/shift_swtch11[3]
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.045    -0.330 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    DB/swtch_db[11]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.863    -0.810    DB/clk_183
    SLICE_X5Y79          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.066    -0.492    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.091    -0.401    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 OUTMUX/decpts_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/Digit0/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.595    -0.569    OUTMUX/JA_OBUF[0]
    SLICE_X3Y112         FDSE                                         r  OUTMUX/decpts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDSE (Prop_fdse_C_Q)         0.141    -0.428 f  OUTMUX/decpts_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.341    OUTMUX/decpts[0]
    SLICE_X2Y112         LUT1 (Prop_lut1_I0_O)        0.045    -0.296 r  OUTMUX/seg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    SSB/Digit0/seg0
    SLICE_X2Y112         FDRE                                         r  SSB/Digit0/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.867    -0.806    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.066    -0.491    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.120    -0.371    SSB/Digit0/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.598    -0.566    DB/clk_183
    SLICE_X1Y82          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.367    DB/shift_pb3[3]
    SLICE_X0Y82          LUT5 (Prop_lut5_I0_O)        0.045    -0.322 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    DB/pbtn_db[3]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.869    -0.804    DB/clk_183
    SLICE_X0Y82          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.066    -0.488    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.091    -0.397    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.640%)  route 0.102ns (35.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.599    -0.565    DB/clk_183
    SLICE_X0Y83          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.102    -0.323    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.278 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    DB/swtch_db[10]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.870    -0.803    DB/clk_183
    SLICE_X2Y83          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.066    -0.486    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121    -0.365    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DB/shift_swtch8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.018%)  route 0.129ns (40.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.575    -0.589    DB/clk_183
    SLICE_X9Y96          FDRE                                         r  DB/shift_swtch8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  DB/shift_swtch8_reg[1]/Q
                         net (fo=2, routed)           0.129    -0.319    DB/shift_swtch8[1]
    SLICE_X10Y96         LUT5 (Prop_lut5_I2_O)        0.045    -0.274 r  DB/swtch_db[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    DB/swtch_db[8]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  DB/swtch_db_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.846    -0.827    DB/clk_183
    SLICE_X10Y96         FDRE                                         r  DB/swtch_db_reg[8]/C
                         clock pessimism              0.275    -0.552    
                         clock uncertainty            0.066    -0.487    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.120    -0.367    DB/swtch_db_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.595    -0.569    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.349    SSB/Digit0_n_0
    SLICE_X2Y112         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.867    -0.806    SSB/JA_OBUF[1]
    SLICE_X2Y112         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.066    -0.504    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.060    -0.444    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_183_clk_wiz_0
  To Clock:  clk_183_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.493ns (29.182%)  route 3.623ns (70.818%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 f  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 f  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 r  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          0.988     2.847    CTL/control_unit_net_9
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.124     2.971 r  CTL/control_unit_LUT6_67/O
                         net (fo=1, routed)           0.000     2.971    CTL/bin_reg[9]_i_6_n_0
    SLICE_X7Y92          MUXF7 (Prop_muxf7_I1_O)      0.245     3.216 r  CTL/bin_reg_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     3.216    CTL/bin_reg_reg[9]_i_3_n_0
    SLICE_X7Y92          MUXF8 (Prop_muxf8_I0_O)      0.104     3.320 r  CTL/bin_reg_reg[9]_i_2/O
                         net (fo=1, routed)           0.656     3.976    CTL/OUTMUX/operands__239[9]
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.316     4.292 r  CTL/control_unit_LUT5_16/O
                         net (fo=1, routed)           0.000     4.292    OUTMUX/BINBCD/result_reg[15][9]
    SLICE_X8Y94          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X8Y94          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[9]/C
                         clock pessimism              0.559     4.518    
                         clock uncertainty           -0.066     4.452    
    SLICE_X8Y94          FDRE (Setup_fdre_C_D)        0.079     4.531    OUTMUX/BINBCD/bin_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          4.531    
                         arrival time                          -4.292    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 inputs_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.840ns (35.878%)  route 3.289ns (64.122%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 3.961 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.638    -0.902    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.483 r  inputs_reg[3][6]/Q
                         net (fo=4, routed)           1.268     0.785    OUTMUX/inputs_reg[3][15][6]
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.296     1.081 r  OUTMUX/cnvt_ff13_carry_i_2/O
                         net (fo=1, routed)           0.000     1.081    OUTMUX/cnvt_ff13_carry_i_2_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.479 r  OUTMUX/cnvt_ff13_carry/CO[3]
                         net (fo=1, routed)           0.000     1.479    OUTMUX/cnvt_ff13_carry_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.636 r  OUTMUX/cnvt_ff13_carry__0/CO[1]
                         net (fo=1, routed)           1.007     2.643    OUTMUX/cnvt_ff13
    SLICE_X9Y93          LUT4 (Prop_lut4_I1_O)        0.329     2.972 r  OUTMUX/cnvt_ff_i_4/O
                         net (fo=1, routed)           0.611     3.583    OUTMUX/cnvt_ff_i_4_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I2_O)        0.124     3.707 r  OUTMUX/cnvt_ff_i_2/O
                         net (fo=1, routed)           0.403     4.110    OUTMUX/cnvt
    SLICE_X11Y94         LUT3 (Prop_lut3_I0_O)        0.117     4.227 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     4.227    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X11Y94         FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.527     3.961    OUTMUX/JA_OBUF[0]
    SLICE_X11Y94         FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.575     4.537    
                         clock uncertainty           -0.066     4.471    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.075     4.546    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          4.546    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][12]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][12]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][13]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][13]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][15]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][15]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][2]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][2]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][3]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][3]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][5]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][5]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][8]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][8]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            inputs_reg[2][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.612%)  route 3.873ns (82.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.951 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.716    -0.824    CTL/JA_OBUF[0]
    SLICE_X5Y83          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  CTL/state_reg[11]/Q
                         net (fo=6, routed)           0.872     0.504    CTL/sel[11]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  CTL/control_unit_LUT6_3/O
                         net (fo=1, routed)           1.107     1.735    CTL/control_unit_net_7
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.859 f  CTL/control_unit_LUT5/O
                         net (fo=82, routed)          1.271     3.130    CTL/control_unit_net_9
    SLICE_X9Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.254 r  CTL/control_unit_LUT4_8/O
                         net (fo=16, routed)          0.623     3.878    inputs_reg[2]__0
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        1.517     3.951    JA_OBUF[4]
    SLICE_X9Y83          FDRE                                         r  inputs_reg[2][9]/C
                         clock pessimism              0.559     4.511    
                         clock uncertainty           -0.066     4.445    
    SLICE_X9Y83          FDRE (Setup_fdre_C_CE)      -0.205     4.240    inputs_reg[2][9]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.259%)  route 0.296ns (67.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.603    -0.561    u_mean/clk_183
    SLICE_X5Y96          FDRE                                         r  u_mean/sums_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_mean/sums_reg[0][16]/Q
                         net (fo=1, routed)           0.296    -0.124    u_mean/sums_reg[0]_14[16]
    SLICE_X6Y100         FDRE                                         r  u_mean/result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.868    -0.804    u_mean/clk_183
    SLICE_X6Y100         FDRE                                         r  u_mean/result_reg[12]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.066    -0.230    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.075    -0.155    u_mean/result_reg[12]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.597    -0.567    DB/clk_183
    SLICE_X3Y81          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.372    DB/shift_pb1[3]
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    DB/pbtn_db[1]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.868    -0.805    DB/clk_183
    SLICE_X2Y81          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.066    -0.489    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121    -0.368    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 inputs_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/operands_dly_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.569    -0.595    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  inputs_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  inputs_reg[3][1]/Q
                         net (fo=4, routed)           0.068    -0.386    OUTMUX/inputs_reg[3][15][1]
    SLICE_X10Y82         FDRE                                         r  OUTMUX/operands_dly_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.838    -0.835    OUTMUX/JA_OBUF[0]
    SLICE_X10Y82         FDRE                                         r  OUTMUX/operands_dly_reg[3][1]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.066    -0.517    
    SLICE_X10Y82         FDRE (Hold_fdre_C_D)         0.075    -0.442    OUTMUX/operands_dly_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.603    -0.561    u_mean/clk_183
    SLICE_X5Y93          FDRE                                         r  u_mean/sums_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  u_mean/sums_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.364    u_mean/sums_reg[0]_14[4]
    SLICE_X5Y93          FDRE                                         r  u_mean/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.874    -0.799    u_mean/clk_183
    SLICE_X5Y93          FDRE                                         r  u_mean/result_reg[0]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.066    -0.496    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.075    -0.421    u_mean/result_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.594    -0.570    DB/clk_183
    SLICE_X4Y79          FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.375    DB/shift_swtch11[3]
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.045    -0.330 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    DB/swtch_db[11]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.863    -0.810    DB/clk_183
    SLICE_X5Y79          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.066    -0.492    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.091    -0.401    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 OUTMUX/decpts_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/Digit0/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.595    -0.569    OUTMUX/JA_OBUF[0]
    SLICE_X3Y112         FDSE                                         r  OUTMUX/decpts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDSE (Prop_fdse_C_Q)         0.141    -0.428 f  OUTMUX/decpts_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.341    OUTMUX/decpts[0]
    SLICE_X2Y112         LUT1 (Prop_lut1_I0_O)        0.045    -0.296 r  OUTMUX/seg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    SSB/Digit0/seg0
    SLICE_X2Y112         FDRE                                         r  SSB/Digit0/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.867    -0.806    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.066    -0.491    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.120    -0.371    SSB/Digit0/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.598    -0.566    DB/clk_183
    SLICE_X1Y82          FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.367    DB/shift_pb3[3]
    SLICE_X0Y82          LUT5 (Prop_lut5_I0_O)        0.045    -0.322 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    DB/pbtn_db[3]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.869    -0.804    DB/clk_183
    SLICE_X0Y82          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.066    -0.488    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.091    -0.397    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.640%)  route 0.102ns (35.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.599    -0.565    DB/clk_183
    SLICE_X0Y83          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.102    -0.323    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.278 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    DB/swtch_db[10]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.870    -0.803    DB/clk_183
    SLICE_X2Y83          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.066    -0.486    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121    -0.365    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DB/shift_swtch8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.018%)  route 0.129ns (40.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.575    -0.589    DB/clk_183
    SLICE_X9Y96          FDRE                                         r  DB/shift_swtch8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  DB/shift_swtch8_reg[1]/Q
                         net (fo=2, routed)           0.129    -0.319    DB/shift_swtch8[1]
    SLICE_X10Y96         LUT5 (Prop_lut5_I2_O)        0.045    -0.274 r  DB/swtch_db[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    DB/swtch_db[8]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  DB/swtch_db_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.846    -0.827    DB/clk_183
    SLICE_X10Y96         FDRE                                         r  DB/swtch_db_reg[8]/C
                         clock pessimism              0.275    -0.552    
                         clock uncertainty            0.066    -0.487    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.120    -0.367    DB/swtch_db_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.595    -0.569    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.349    SSB/Digit0_n_0
    SLICE_X2Y112         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1244, routed)        0.867    -0.806    SSB/JA_OBUF[1]
    SLICE_X2Y112         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.066    -0.504    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.060    -0.444    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.094    





