<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::AMDGPUInstrInfo Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classllvm_1_1AMDGPUInstrInfo.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classllvm_1_1AMDGPUInstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::AMDGPUInstrInfo Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::AMDGPUInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AMDGPUInstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1AMDGPUInstrInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1AMDGPUInstrInfo_inherit__map" id="llvm_1_1AMDGPUInstrInfo_inherit__map">
<area shape="rect" id="node3" href="classllvm_1_1R600InstrInfo.html" title="llvm::R600InstrInfo" alt="" coords="5,155,133,181"/>
<area shape="rect" id="node4" href="classllvm_1_1SIInstrInfo.html" title="llvm::SIInstrInfo" alt="" coords="158,155,269,181"/>
<area shape="rect" id="node2" href="classAMDGPUGenInstrInfo.html" title="AMDGPUGenInstrInfo" alt="" coords="66,5,217,32"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::AMDGPUInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AMDGPUInstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1AMDGPUInstrInfo_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1AMDGPUInstrInfo_coll__map" id="llvm_1_1AMDGPUInstrInfo_coll__map">
<area shape="rect" id="node2" href="classAMDGPUGenInstrInfo.html" title="AMDGPUGenInstrInfo" alt="" coords="732,351,883,377"/>
<area shape="rect" id="node3" href="classllvm_1_1TargetMachine.html" title="llvm::TargetMachine" alt="" coords="739,401,876,428"/>
<area shape="rect" id="node4" href="classllvm_1_1TargetOptions.html" title="llvm::TargetOptions" alt="" coords="465,64,597,91"/>
<area shape="rect" id="node11" href="classllvm_1_1MCAsmInfo.html" title="llvm::MCAsmInfo" alt="" coords="471,747,590,773"/>
<area shape="rect" id="node9" href="classllvm_1_1Target.html" title="llvm::Target" alt="" coords="487,432,575,459"/>
<area shape="rect" id="node10" href="classllvm_1_1MCCodeGenInfo.html" title="llvm::MCCodeGenInfo" alt="" coords="457,483,604,509"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:acfe7b23c2d93d3bc70d81f54af71237b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#acfe7b23c2d93d3bc70d81f54af71237b">AMDGPUInstrInfo</a> (<a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;tm)</td></tr>
<tr class="separator:acfe7b23c2d93d3bc70d81f54af71237b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76592c8eef5f3496cfdc43368880371f"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html">AMDGPURegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">getRegisterInfo</a> () const =0</td></tr>
<tr class="separator:a76592c8eef5f3496cfdc43368880371f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360265f8b2178d1354b394db471e77bc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a360265f8b2178d1354b394db471e77bc">isCoalescableExtInstr</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const </td></tr>
<tr class="separator:a360265f8b2178d1354b394db471e77bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4151279ace46422f320ea00168005ba3"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4151279ace46422f320ea00168005ba3">isLoadFromStackSlot</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:a4151279ace46422f320ea00168005ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a241bf63a31c38e6305e2ab3fb7347c"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6a241bf63a31c38e6305e2ab3fb7347c">isLoadFromStackSlotPostFE</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:a6a241bf63a31c38e6305e2ab3fb7347c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec5a03e7f3e7df0d3ac48039b8768223"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aec5a03e7f3e7df0d3ac48039b8768223">hasLoadFromStackSlot</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:aec5a03e7f3e7df0d3ac48039b8768223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad07122fc4a7c80c85acfb78381944c48"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">isStoreFromStackSlot</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:ad07122fc4a7c80c85acfb78381944c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80e25b498543ac8e3ba829b2c3f39a3"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">isStoreFromStackSlotPostFE</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:ae80e25b498543ac8e3ba829b2c3f39a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414227bd606c05e0afbdff99c7075408"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">hasStoreFromStackSlot</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:a414227bd606c05e0afbdff99c7075408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2783e64098b00db21f65ad37d44bb5de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2783e64098b00db21f65ad37d44bb5de">convertToThreeAddress</a> (<a class="el" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) const </td></tr>
<tr class="separator:a2783e64098b00db21f65ad37d44bb5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c208e5af77c8f1d9ec52c3f3eeaaac7"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3c208e5af77c8f1d9ec52c3f3eeaaac7">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const =0</td></tr>
<tr class="separator:a3c208e5af77c8f1d9ec52c3f3eeaaac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd52ae2b4f5c82cac91683f21078039"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#afbd52ae2b4f5c82cac91683f21078039">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, unsigned SrcReg, bool isKill, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) const </td></tr>
<tr class="separator:afbd52ae2b4f5c82cac91683f21078039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd90797762412081551c6b7eca92de0a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abd90797762412081551c6b7eca92de0a">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, unsigned DestReg, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) const </td></tr>
<tr class="separator:abd90797762412081551c6b7eca92de0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaf523c57158238414a5f12d69e26327"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abaf523c57158238414a5f12d69e26327">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) const </td></tr>
<tr class="separator:abaf523c57158238414a5f12d69e26327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326b1aff8710530a3d6bfdf45060259f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a326b1aff8710530a3d6bfdf45060259f">canFoldMemoryOperand</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;Ops) const </td></tr>
<tr class="separator:a326b1aff8710530a3d6bfdf45060259f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d580624c5a1812b8dec7ed4ee253412"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a6d580624c5a1812b8dec7ed4ee253412">unfoldMemoryOperand</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, bool UnfoldLoad, bool UnfoldStore, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;NewMIs) const </td></tr>
<tr class="separator:a6d580624c5a1812b8dec7ed4ee253412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af344ed96c23dc20c147d6a45288d2661"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af344ed96c23dc20c147d6a45288d2661">unfoldMemoryOperand</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;NewNodes) const </td></tr>
<tr class="separator:af344ed96c23dc20c147d6a45288d2661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25d69bd7d512ac98ce80cd9b906a7a62"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a25d69bd7d512ac98ce80cd9b906a7a62">getOpcodeAfterMemoryUnfold</a> (unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=0) const </td></tr>
<tr class="separator:a25d69bd7d512ac98ce80cd9b906a7a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace2884c270084d7e90eba5a2ab7d5d10"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ace2884c270084d7e90eba5a2ab7d5d10">shouldScheduleLoadsNear</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const </td></tr>
<tr class="separator:ace2884c270084d7e90eba5a2ab7d5d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab93ea6290440943337fbd87d376e144c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ab93ea6290440943337fbd87d376e144c">ReverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond) const </td></tr>
<tr class="separator:ab93ea6290440943337fbd87d376e144c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab6535b5f27043efd2bfa5e04489bdb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#afab6535b5f27043efd2bfa5e04489bdb">insertNoop</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) const </td></tr>
<tr class="separator:afab6535b5f27043efd2bfa5e04489bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea59318692f008a1a100e4b99c713e2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abea59318692f008a1a100e4b99c713e2">isPredicated</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:abea59318692f008a1a100e4b99c713e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91edfa6ad83993482bcc7dbe76ef02d6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a91edfa6ad83993482bcc7dbe76ef02d6">SubsumesPredicate</a> (const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred1, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred2) const </td></tr>
<tr class="separator:a91edfa6ad83993482bcc7dbe76ef02d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebe52f47d4fe269bbec2ef933f1ac56"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a7ebe52f47d4fe269bbec2ef933f1ac56">DefinesPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) const </td></tr>
<tr class="separator:a7ebe52f47d4fe269bbec2ef933f1ac56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb7950e2619b4e76c914054f22cd3ac8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#adb7950e2619b4e76c914054f22cd3ac8">isPredicable</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:adb7950e2619b4e76c914054f22cd3ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4532d1b1ef1f3d8871891ba73fd39007"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4532d1b1ef1f3d8871891ba73fd39007">isSafeToMoveRegClassDefs</a> (const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) const </td></tr>
<tr class="separator:a4532d1b1ef1f3d8871891ba73fd39007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad40a1dc6eed2b622bf405bbb71063c46"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad40a1dc6eed2b622bf405bbb71063c46">isLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:ad40a1dc6eed2b622bf405bbb71063c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abac964851a197e25d39272b55aefccd1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#abac964851a197e25d39272b55aefccd1">isExtLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:abac964851a197e25d39272b55aefccd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a680bf10f132027b98f36653d4dc763ed"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a680bf10f132027b98f36653d4dc763ed">isSWSExtLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a680bf10f132027b98f36653d4dc763ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a46762570cc6c948901e6b4fbf8377f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3a46762570cc6c948901e6b4fbf8377f">isSExtLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a3a46762570cc6c948901e6b4fbf8377f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac33db40aef61ba4fdae018bfb60e8b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a9ac33db40aef61ba4fdae018bfb60e8b">isZExtLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a9ac33db40aef61ba4fdae018bfb60e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f277b1638fc703f81876c0251202324"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a0f277b1638fc703f81876c0251202324">isAExtLoadInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a0f277b1638fc703f81876c0251202324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3202477fd2149645069442b05cd815ab"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3202477fd2149645069442b05cd815ab">isStoreInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a3202477fd2149645069442b05cd815ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa08d23385b7a2e3e5387a52194ba4a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4fa08d23385b7a2e3e5387a52194ba4a">isTruncStoreInst</a> (<a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a4fa08d23385b7a2e3e5387a52194ba4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b692e8b0d9c8ba1c6360eac7b7498f8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">isRegisterStore</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) const </td></tr>
<tr class="separator:a5b692e8b0d9c8ba1c6360eac7b7498f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79cd3ceb75195eaa8575901993057b2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">isRegisterLoad</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) const </td></tr>
<tr class="separator:ad79cd3ceb75195eaa8575901993057b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af513df032272063fa87ed85c671fd9bf"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#af513df032272063fa87ed85c671fd9bf">getIEQOpcode</a> () const =0</td></tr>
<tr class="separator:af513df032272063fa87ed85c671fd9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d112b13793e75de470d7aed30ac5e60"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a3d112b13793e75de470d7aed30ac5e60">isMov</a> (unsigned opcode) const =0</td></tr>
<tr class="separator:a3d112b13793e75de470d7aed30ac5e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad568e7cafe11152d84bc91da24e1fa20"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">calculateIndirectAddress</a> (unsigned RegIndex, unsigned Channel) const =0</td></tr>
<tr class="memdesc:ad568e7cafe11152d84bc91da24e1fa20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate the "Indirect Address" for the given <code>RegIndex</code> and <code>Channel</code>.  <a href="#ad568e7cafe11152d84bc91da24e1fa20">More...</a><br /></td></tr>
<tr class="separator:ad568e7cafe11152d84bc91da24e1fa20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92318009134773a0f9e5a348f4175680"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">getIndirectAddrRegClass</a> () const =0</td></tr>
<tr class="separator:a92318009134773a0f9e5a348f4175680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512b0ea372fdcec9afe4a47f376b63ce"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a512b0ea372fdcec9afe4a47f376b63ce">buildIndirectWrite</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const =0</td></tr>
<tr class="memdesc:a512b0ea372fdcec9afe4a47f376b63ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build instruction(s) for an indirect register write.  <a href="#a512b0ea372fdcec9afe4a47f376b63ce">More...</a><br /></td></tr>
<tr class="separator:a512b0ea372fdcec9afe4a47f376b63ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac206a9e05497ffaa6378d1a152953ab7"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ac206a9e05497ffaa6378d1a152953ab7">buildIndirectRead</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const =0</td></tr>
<tr class="memdesc:ac206a9e05497ffaa6378d1a152953ab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build instruction(s) for an indirect register read.  <a href="#ac206a9e05497ffaa6378d1a152953ab7">More...</a><br /></td></tr>
<tr class="separator:ac206a9e05497ffaa6378d1a152953ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b599d370879f07e61be9b5a66b83103"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a1b599d370879f07e61be9b5a66b83103">convertToISA</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL) const </td></tr>
<tr class="memdesc:a1b599d370879f07e61be9b5a66b83103"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert the AMDIL <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> to a supported ISA <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>.  <a href="#a1b599d370879f07e61be9b5a66b83103">More...</a><br /></td></tr>
<tr class="separator:a1b599d370879f07e61be9b5a66b83103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd3274adf847c8498e68477749de20d"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">buildMovInstr</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned DstReg, unsigned SrcReg) const =0</td></tr>
<tr class="memdesc:a4dd3274adf847c8498e68477749de20d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build a MOV instruction.  <a href="#a4dd3274adf847c8498e68477749de20d">More...</a><br /></td></tr>
<tr class="separator:a4dd3274adf847c8498e68477749de20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771052863e62bcef0be2aeac85173006"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">getMaskedMIMGOp</a> (uint16_t Opcode, unsigned Channels) const </td></tr>
<tr class="memdesc:a771052863e62bcef0be2aeac85173006"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a MIMG <code>Opcode</code> that writes all 4 channels, return the equivalent opcode that writes <code>Channels</code> Channels.  <a href="#a771052863e62bcef0be2aeac85173006">More...</a><br /></td></tr>
<tr class="separator:a771052863e62bcef0be2aeac85173006"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a2ba66a29278456cd7070e9868871f3a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a2ba66a29278456cd7070e9868871f3a7">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;Ops, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex) const </td></tr>
<tr class="separator:a2ba66a29278456cd7070e9868871f3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f8a2b85dec0be27382429510e1660c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a04f8a2b85dec0be27382429510e1660c">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;Ops, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoadMI) const </td></tr>
<tr class="separator:a04f8a2b85dec0be27382429510e1660c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3a2c4e0d9761fadeb987d4e723a0ea"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:aeb3a2c4e0d9761fadeb987d4e723a0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31cbc052d92742c2b149cd5c40baf11d"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">getIndirectIndexEnd</a> (const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:a31cbc052d92742c2b149cd5c40baf11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a8be174821a853a8166c14fa44a8fba64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a8be174821a853a8166c14fa44a8fba64">TM</a></td></tr>
<tr class="separator:a8be174821a853a8166c14fa44a8fba64"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00041">41</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="acfe7b23c2d93d3bc70d81f54af71237b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">AMDGPUInstrInfo::AMDGPUInstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>tm</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00034">34</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="ac206a9e05497ffaa6378d1a152953ab7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::AMDGPUInstrInfo::buildIndirectRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build instruction(s) for an indirect register read. </p>
<dl class="section return"><dt>Returns</dt><dd>The instruction that performs the indirect register read </dd></dl>

<p>Implemented in <a class="el" href="classllvm_1_1R600InstrInfo.html#aab82728796f30c6a4042ed935219f5e3">llvm::R600InstrInfo</a>, and <a class="el" href="classllvm_1_1SIInstrInfo.html#a652553606f86b407975fce511e32a2cd">llvm::SIInstrInfo</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00125">expandPostRAPseudo()</a>.</p>

</div>
</div>
<a class="anchor" id="a512b0ea372fdcec9afe4a47f376b63ce"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::AMDGPUInstrInfo::buildIndirectWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build instruction(s) for an indirect register write. </p>
<dl class="section return"><dt>Returns</dt><dd>The instruction that performs the indirect register write </dd></dl>

<p>Implemented in <a class="el" href="classllvm_1_1R600InstrInfo.html#aaea8786c6d68fe810a1fb03a1c258bc1">llvm::R600InstrInfo</a>, and <a class="el" href="classllvm_1_1SIInstrInfo.html#ad7d2e08a418e596640ee29107c1a7da4">llvm::SIInstrInfo</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00125">expandPostRAPseudo()</a>.</p>

</div>
</div>
<a class="anchor" id="a4dd3274adf847c8498e68477749de20d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* llvm::AMDGPUInstrInfo::buildMovInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build a MOV instruction. </p>

<p>Implemented in <a class="el" href="classllvm_1_1R600InstrInfo.html#a7fcdf3063fe5258c5286d395f8762e7d">llvm::R600InstrInfo</a>, and <a class="el" href="classllvm_1_1SIInstrInfo.html#a75ce0431dc632b99a833925d5b2969fb">llvm::SIInstrInfo</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00125">expandPostRAPseudo()</a>.</p>

</div>
</div>
<a class="anchor" id="ad568e7cafe11152d84bc91da24e1fa20"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned llvm::AMDGPUInstrInfo::calculateIndirectAddress </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calculate the "Indirect Address" for the given <code>RegIndex</code> and <code>Channel</code>. </p>
<p>We model indirect addressing using a virtual address space that can be accesed with loads and stores. The "Indirect Address" is the memory address in this virtual address space that maps to the given <code>RegIndex</code> and <code>Channel</code>. </p>

<p>Implemented in <a class="el" href="classllvm_1_1R600InstrInfo.html#a0091b90309b3cf01a3d4051aad5cea4d">llvm::R600InstrInfo</a>, and <a class="el" href="classllvm_1_1SIInstrInfo.html#a441cbbdf1f77a40c52825db46fc99411">llvm::SIInstrInfo</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00125">expandPostRAPseudo()</a>.</p>

</div>
</div>
<a class="anchor" id="a326b1aff8710530a3d6bfdf45060259f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::canFoldMemoryOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00191">191</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a1b599d370879f07e61be9b5a66b83103"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AMDGPUInstrInfo::convertToISA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert the AMDIL <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> to a supported ISA <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>. </p>

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00331">331</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPURegisterInfo_8h_source.html#l00044">llvm::AMDGPURegisterInfo::getISARegClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00265">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00342">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00167">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00037">getRegisterInfo()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineOperand_8h_source.html#l00274">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00224">llvm::MachineOperand::isReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="MCModuleYAML_8cpp_source.html#l00056">MRI</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00046">llvm::MachineRegisterInfo::setRegClass()</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUConvertToISA_8cpp_source.html#l00044">llvm::createAMDGPUConvertToISAPass()</a>.</p>

</div>
</div>
<a class="anchor" id="a2783e64098b00db21f65ad37d44bb5de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * AMDGPUInstrInfo::convertToThreeAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MFI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *&#160;</td>
          <td class="paramname"><em>LV</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00084">84</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00238">llvm::MachineBasicBlock::end()</a>.</p>

</div>
</div>
<a class="anchor" id="a3c208e5af77c8f1d9ec52c3f3eeaaac7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::AMDGPUInstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1R600InstrInfo.html#ac6a69e796fe08ae6005ea6cfec70c4fe">llvm::R600InstrInfo</a>, and <a class="el" href="classllvm_1_1SIInstrInfo.html#ae0d61886f6b4cf283d64bae1d40965fe">llvm::SIInstrInfo</a>.</p>

</div>
</div>
<a class="anchor" id="a7ebe52f47d4fe269bbec2ef933f1ac56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::DefinesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00254">254</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="abaf523c57158238414a5f12d69e26327"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00125">125</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ac206a9e05497ffaa6378d1a152953ab7">buildIndirectRead()</a>, <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a512b0ea372fdcec9afe4a47f376b63ce">buildIndirectWrite()</a>, <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">buildMovInstr()</a>, <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">calculateIndirectAddress()</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">getIndirectAddrRegClass()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00070">llvm::TargetRegisterClass::getRegister()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00275">isRegisterLoad()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00271">isRegisterStore()</a>, and <a class="el" href="Target_2SystemZ_2README_8txt_source.html#l00022">val</a>.</p>

</div>
</div>
<a class="anchor" id="a2ba66a29278456cd7070e9868871f3a7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * AMDGPUInstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00175">175</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a04f8a2b85dec0be27382429510e1660c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * AMDGPUInstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>LoadMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00183">183</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="af513df032272063fa87ed85c671fd9bf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned llvm::AMDGPUInstrInfo::getIEQOpcode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1R600InstrInfo.html#ae4e7436eaa9120a5ab201de314735a48">llvm::R600InstrInfo</a>, and <a class="el" href="classllvm_1_1SIInstrInfo.html#a4e21a93c1fc7008c240f0d89aa6cb375">llvm::SIInstrInfo</a>.</p>

</div>
</div>
<a class="anchor" id="a92318009134773a0f9e5a348f4175680"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::AMDGPUInstrInfo::getIndirectAddrRegClass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The register class to be used for loading and storing values from an "Indirect Address" . </dd></dl>

<p>Implemented in <a class="el" href="classllvm_1_1R600InstrInfo.html#a4833be56fd15da4e4b29b94a7249f489">llvm::R600InstrInfo</a>, and <a class="el" href="classllvm_1_1SIInstrInfo.html#af04e255abab6dafead34ab7886661afb">llvm::SIInstrInfo</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00125">expandPostRAPseudo()</a>, and <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00279">getIndirectIndexBegin()</a>.</p>

</div>
</div>
<a class="anchor" id="aeb3a2c4e0d9761fadeb987d4e723a0ea"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> AMDGPUInstrInfo::getIndirectIndexBegin </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>the smallest register index that will be accessed by an indirect read or write or -1 if indirect addressing is not used by this program. </dd></dl>

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00279">279</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00076">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="MachineFunction_8h_source.html#l00174">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">getIndirectAddrRegClass()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00292">llvm::MachineFrameInfo::getNumObjects()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00066">llvm::TargetRegisterClass::getNumRegs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00167">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00070">llvm::TargetRegisterClass::getRegister()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00044">llvm::A64CC::LE</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00529">llvm::MachineRegisterInfo::livein_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00531">llvm::MachineRegisterInfo::livein_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00530">llvm::MachineRegisterInfo::livein_end()</a>, and <a class="el" href="MCModuleYAML_8cpp_source.html#l00056">MRI</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00663">llvm::SIInstrInfo::buildIndirectRead()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00645">llvm::SIInstrInfo::buildIndirectWrite()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00314">getIndirectIndexEnd()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00681">llvm::SIInstrInfo::reserveIndirectRegisters()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l01061">llvm::R600InstrInfo::reserveIndirectRegisters()</a>.</p>

</div>
</div>
<a class="anchor" id="a31cbc052d92742c2b149cd5c40baf11d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> AMDGPUInstrInfo::getIndirectIndexEnd </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>the largest register index that will be accessed by an indirect read or write or -1 if indirect addressing is not used by this program. </dd></dl>

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00314">314</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00028">llvm::TargetFrameLowering::getFrameIndexOffset()</a>, <a class="el" href="MachineFunction_8h_source.html#l00174">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00120">llvm::TargetMachine::getFrameLowering()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00279">getIndirectIndexBegin()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00292">llvm::MachineFrameInfo::getNumObjects()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00254">llvm::MachineFrameInfo::hasVarSizedObjects()</a>, and <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00048">TM</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00681">llvm::SIInstrInfo::reserveIndirectRegisters()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l01061">llvm::R600InstrInfo::reserveIndirectRegisters()</a>.</p>

</div>
</div>
<a class="anchor" id="a771052863e62bcef0be2aeac85173006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> AMDGPUInstrInfo::getMaskedMIMGOp </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Channels</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Given a MIMG <code>Opcode</code> that writes all 4 channels, return the equivalent opcode that writes <code>Channels</code> Channels. </p>

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00352">352</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l01329">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>.</p>

</div>
</div>
<a class="anchor" id="a25d69bd7d512ac98ce80cd9b906a7a62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPUInstrInfo::getOpcodeAfterMemoryUnfold </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldLoad</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldStore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned *&#160;</td>
          <td class="paramname"><em>LoadRegIndex</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00213">213</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a76592c8eef5f3496cfdc43368880371f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html">AMDGPURegisterInfo</a> &amp; AMDGPUInstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1R600InstrInfo.html#ace87802d98aa558e3ab9e6bd927f9fb4">llvm::R600InstrInfo</a>, and <a class="el" href="classllvm_1_1SIInstrInfo.html#a97ba2dd3245ce2115ef2145fe41a74fd">llvm::SIInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00037">37</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00331">convertToISA()</a>.</p>

</div>
</div>
<a class="anchor" id="aec5a03e7f3e7df0d3ac48039b8768223"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::hasLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;&#160;</td>
          <td class="paramname"><em>MMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00060">60</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a414227bd606c05e0afbdff99c7075408"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::hasStoreFromStackSlot </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;&#160;</td>
          <td class="paramname"><em>MMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00076">76</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="afab6535b5f27043efd2bfa5e04489bdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AMDGPUInstrInfo::insertNoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00237">237</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a0f277b1638fc703f81876c0251202324"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPUInstrInfo::isAExtLoadInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a360265f8b2178d1354b394db471e77bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::isCoalescableExtInstr </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>SubIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00041">41</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="abac964851a197e25d39272b55aefccd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPUInstrInfo::isExtLoadInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4151279ace46422f320ea00168005ba3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPUInstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00048">48</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a6a241bf63a31c38e6305e2ab3fb7347c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPUInstrInfo::isLoadFromStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00054">54</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ad40a1dc6eed2b622bf405bbb71063c46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPUInstrInfo::isLoadInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d112b13793e75de470d7aed30ac5e60"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::AMDGPUInstrInfo::isMov </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1R600InstrInfo.html#a1adf84c71798a4f0aa78ddf235320c88">llvm::R600InstrInfo</a>, and <a class="el" href="classllvm_1_1SIInstrInfo.html#a00d0f1f7e05042073a744333cdf1d942">llvm::SIInstrInfo</a>.</p>

</div>
</div>
<a class="anchor" id="adb7950e2619b4e76c914054f22cd3ac8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::isPredicable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00260">260</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00257">llvm::MachineInstr::getDesc()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00310">llvm::MCInstrDesc::isPredicable()</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00907">llvm::R600InstrInfo::isPredicable()</a>.</p>

</div>
</div>
<a class="anchor" id="abea59318692f008a1a100e4b99c713e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::isPredicated </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00242">242</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ad79cd3ceb75195eaa8575901993057b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::isRegisterLoad </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00275">275</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00209">AMDGPU_FLAG_REGISTER_LOAD</a>, and <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00125">expandPostRAPseudo()</a>.</p>

</div>
</div>
<a class="anchor" id="a5b692e8b0d9c8ba1c6360eac7b7498f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::isRegisterStore </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00271">271</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00210">AMDGPU_FLAG_REGISTER_STORE</a>, and <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00125">expandPostRAPseudo()</a>.</p>

</div>
</div>
<a class="anchor" id="a4532d1b1ef1f3d8871891ba73fd39007"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::isSafeToMoveRegClassDefs </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00266">266</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a3a46762570cc6c948901e6b4fbf8377f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPUInstrInfo::isSExtLoadInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad07122fc4a7c80c85acfb78381944c48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPUInstrInfo::isStoreFromStackSlot </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00066">66</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ae80e25b498543ac8e3ba829b2c3f39a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPUInstrInfo::isStoreFromStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00071">71</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a3202477fd2149645069442b05cd815ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPUInstrInfo::isStoreInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a680bf10f132027b98f36653d4dc763ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPUInstrInfo::isSWSExtLoadInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fa08d23385b7a2e3e5387a52194ba4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPUInstrInfo::isTruncStoreInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ac33db40aef61ba4fdae018bfb60e8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPUInstrInfo::isZExtLoadInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd90797762412081551c6b7eca92de0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AMDGPUInstrInfo::loadRegFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00117">117</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ab93ea6290440943337fbd87d376e144c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::ReverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00232">232</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ace2884c270084d7e90eba5a2ab7d5d10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::shouldScheduleLoadsNear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumLoads</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00220">220</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="afbd52ae2b4f5c82cac91683f21078039"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AMDGPUInstrInfo::storeRegToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00107">107</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a91edfa6ad83993482bcc7dbe76ef02d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::SubsumesPredicate </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00247">247</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a6d580624c5a1812b8dec7ed4ee253412"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::unfoldMemoryOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldLoad</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldStore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewMIs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00197">197</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="af344ed96c23dc20c147d6a45288d2661"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::unfoldMemoryOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewNodes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00206">206</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a8be174821a853a8166c14fa44a8fba64"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a>&amp; llvm::AMDGPUInstrInfo::TM</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00048">48</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01212">llvm::R600InstrInfo::buildSlotOfVectorInstruction()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00314">getIndirectIndexEnd()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l01061">llvm::R600InstrInfo::reserveIndirectRegisters()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a></li>
<li><a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:03:41 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
