Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 11 20:23:58 2024
| Host         : DESKTOP-L5QOME4 running 64-bit major release  (build 9200)
| Command      : report_methodology -file zynq_blk_wrapper_methodology_drc_routed.rpt -pb zynq_blk_wrapper_methodology_drc_routed.pb -rpx zynq_blk_wrapper_methodology_drc_routed.rpx
| Design       : zynq_blk_wrapper
| Device       : xc7z020clg484-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+-------------------------------------------+------------+
| Rule      | Severity | Description                               | Violations |
+-----------+----------+-------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert              | 2          |
| TIMING-17 | Warning  | Non-clocked sequential cell               | 2          |
| TIMING-18 | Warning  | Missing input or output delay             | 2          |
| TIMING-24 | Warning  | Overridden Max delay datapath only        | 2          |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin | 1          |
+-----------+----------+-------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell zynq_blk_i/TDCchannel_start/U0/Delay_line/hitQ_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) zynq_blk_i/TDCchannel_start/U0/Delay_line/hitQ_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell zynq_blk_i/TDCchannel_stop/U0/Delay_line/hitQ_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) zynq_blk_i/TDCchannel_stop/U0/Delay_line/hitQ_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin zynq_blk_i/TDCchannel_start/U0/Delay_line/hitQ_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin zynq_blk_i/TDCchannel_stop/U0/Delay_line/hitQ_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SCL_tri_io[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SDA_tri_io[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 10 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_out1_zynq_blk_clk_wiz_0_0 overrides a set_max_delay -datapath_only (position 12). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 10 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_zynq_blk_clk_wiz_0_0 and clk_fpga_0 overrides a set_max_delay -datapath_only (position 14). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock zynq_blk_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin zynq_blk_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


