
---------- Begin Simulation Statistics ----------
simSeconds                                   0.156419                       # Number of seconds simulated (Second)
simTicks                                 156418952000                       # Number of ticks simulated (Tick)
finalTick                                4852048753000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    341.40                       # Real time elapsed on the host (Second)
hostTickRate                                458163861                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1526904                       # Number of bytes of host memory used (Byte)
simInsts                                    174313555                       # Number of instructions simulated (Count)
simOps                                      282894733                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   510578                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     828620                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                              22                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              2.750000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.363636                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts                   8                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps                    19                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 2.750000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.363636                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts               19                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts               3                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu           16     84.21%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::ZeroMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead            3     15.79%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total           19                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl            4                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl            3                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl            3                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::switch_cpus0.data       457394                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total           457394                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::switch_cpus0.data       457461                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total          457461                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data            3                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::switch_cpus0.data        16959                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total          16962                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data            3                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::switch_cpus0.data        17156                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total         17159                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::switch_cpus0.data   1082058000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total   1082058000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::switch_cpus0.data   1082058000                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total   1082058000                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data            3                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::switch_cpus0.data       474353                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total       474356                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data            3                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::switch_cpus0.data       474617                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total       474620                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data            1                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::switch_cpus0.data     0.035752                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.035758                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data            1                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::switch_cpus0.data     0.036147                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.036153                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::switch_cpus0.data 63804.351672                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 63793.066855                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::switch_cpus0.data 63071.695034                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 63060.667871                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs         8092                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          469                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs          203                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            6                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     39.862069                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    78.166667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks         6350                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total             6350                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::switch_cpus0.data         4239                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total         4239                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::switch_cpus0.data         4239                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total         4239                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::switch_cpus0.data        12720                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total        12720                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::switch_cpus0.data        12917                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total        12917                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::switch_cpus0.data          168                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total          168                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::switch_cpus0.data    830836000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total    830836000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::switch_cpus0.data    845342000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total    845342000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::switch_cpus0.data       333000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::total       333000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::switch_cpus0.data     0.026815                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.026815                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::switch_cpus0.data     0.027216                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.027215                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::switch_cpus0.data 65317.295597                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 65317.295597                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::switch_cpus0.data 65444.143377                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 65444.143377                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::switch_cpus0.data  1982.142857                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::total  1982.142857                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.replacements                 10419                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::switch_cpus0.data         3671                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total         3671                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::switch_cpus0.data          397                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total          397                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::switch_cpus0.data     21274000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total     21274000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::switch_cpus0.data         4068                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total         4068                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::switch_cpus0.data     0.097591                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.097591                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus0.data 53586.901763                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 53586.901763                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::switch_cpus0.data          397                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total          397                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus0.data     59093000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total     59093000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus0.data     0.097591                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.097591                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus0.data 148848.866499                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 148848.866499                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::switch_cpus0.data         4068                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total         4068                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::switch_cpus0.data         4068                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total         4068                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::switch_cpus0.data       249782                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total         249782                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data            3                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::switch_cpus0.data        10485                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total        10488                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::switch_cpus0.data    709445500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total    709445500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::switch_cpus0.data       260267                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total       260270                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::switch_cpus0.data     0.040286                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.040297                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::switch_cpus0.data 67662.899380                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 67643.545004                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::switch_cpus0.data         4112                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total         4112                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::switch_cpus0.data         6373                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total         6373                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::switch_cpus0.data            3                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::total            3                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::switch_cpus0.data    469945500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total    469945500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::switch_cpus0.data       333000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::total       333000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::switch_cpus0.data     0.024486                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.024486                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::switch_cpus0.data 73740.075318                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 73740.075318                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data       111000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::total       111000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::switch_cpus0.data           67                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total           67                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::switch_cpus0.data          197                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total          197                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::switch_cpus0.data          264                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total          264                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::switch_cpus0.data     0.746212                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.746212                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::switch_cpus0.data          197                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total          197                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::switch_cpus0.data     14506000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total     14506000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::switch_cpus0.data     0.746212                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.746212                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus0.data 73634.517766                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 73634.517766                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::switch_cpus0.data       207612                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total        207612                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::switch_cpus0.data         6474                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total         6474                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::switch_cpus0.data    372612500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total    372612500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::switch_cpus0.data       214086                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total       214086                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::switch_cpus0.data     0.030240                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.030240                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::switch_cpus0.data 57555.220884                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 57555.220884                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::switch_cpus0.data          127                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total          127                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::switch_cpus0.data         6347                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total         6347                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::switch_cpus0.data          165                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total          165                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::switch_cpus0.data    360890500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total    360890500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::switch_cpus0.data     0.029647                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.029647                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::switch_cpus0.data 56860.012604                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 56860.012604                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          221.730515                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs              478550                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs             12183                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             39.280144                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick       4695629803500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data     2.916083                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::switch_cpus0.data   218.814432                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.002848                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::switch_cpus0.data     0.213686                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.216534                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          706                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           80                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3          625                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.689453                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses            977695                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses           977695                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.demandHits::switch_cpus0.mmu.dtb.walker         6419                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.demandHits::total         6419                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.overallHits::switch_cpus0.mmu.dtb.walker         6419                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.overallHits::total         6419                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.demandMisses::switch_cpus0.mmu.dtb.walker         1385                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.demandMisses::total         1385                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::switch_cpus0.mmu.dtb.walker         1385                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::total         1385                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.demandMissLatency::switch_cpus0.mmu.dtb.walker    106248000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMissLatency::total    106248000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMissLatency::switch_cpus0.mmu.dtb.walker    106248000                       # number of overall miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMissLatency::total    106248000                       # number of overall miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandAccesses::switch_cpus0.mmu.dtb.walker         7804                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::total         7804                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::switch_cpus0.mmu.dtb.walker         7804                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::total         7804                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandMissRate::switch_cpus0.mmu.dtb.walker     0.177473                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMissRate::total     0.177473                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::switch_cpus0.mmu.dtb.walker     0.177473                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::total     0.177473                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker 76713.357401                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dtb_walker_cache.demandAvgMissLatency::total 76713.357401                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker 76713.357401                       # average overall miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMissLatency::total 76713.357401                       # average overall miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.demandMshrMisses::switch_cpus0.mmu.dtb.walker         1385                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dtb_walker_cache.demandMshrMisses::total         1385                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dtb_walker_cache.overallMshrMisses::switch_cpus0.mmu.dtb.walker         1385                       # number of overall MSHR misses (Count)
system.cpu0.dtb_walker_cache.overallMshrMisses::total         1385                       # number of overall MSHR misses (Count)
system.cpu0.dtb_walker_cache.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker    104863000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMshrMissLatency::total    104863000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker    104863000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMshrMissLatency::total    104863000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.177473                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMshrMissRate::total     0.177473                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.177473                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMshrMissRate::total     0.177473                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 75713.357401                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.demandAvgMshrMissLatency::total 75713.357401                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 75713.357401                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMshrMissLatency::total 75713.357401                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.replacements         1342                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::switch_cpus0.mmu.dtb.walker         6419                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::total         6419                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::switch_cpus0.mmu.dtb.walker         1385                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::total         1385                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.missLatency::switch_cpus0.mmu.dtb.walker    106248000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.missLatency::total    106248000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.accesses::switch_cpus0.mmu.dtb.walker         7804                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::total         7804                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.missRate::switch_cpus0.mmu.dtb.walker     0.177473                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.missRate::total     0.177473                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus0.mmu.dtb.walker 76713.357401                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.avgMissLatency::total 76713.357401                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus0.mmu.dtb.walker         1385                       # number of ReadReq MSHR misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.mshrMisses::total         1385                       # number of ReadReq MSHR misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker    104863000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissLatency::total    104863000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.177473                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissRate::total     0.177473                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 75713.357401                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 75713.357401                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse    15.961102                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs         7804                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs         1385                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs     5.634657                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick 4695630145000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.occupancies::switch_cpus0.mmu.dtb.walker    15.961102                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.997569                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::total     0.997569                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dtb_walker_cache.tags.tagAccesses        16993                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses        16993                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            1                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles           22                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts             3                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses           19                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads           15                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites           14                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs                3                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads           12                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts                    8                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                     19                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.363636                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches                 4                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.181818                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst            6                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::switch_cpus0.inst       172829                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total           172835                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst            6                       # number of overall hits (Count)
system.cpu0.icache.overallHits::switch_cpus0.inst       172829                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total          172835                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst            5                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::switch_cpus0.inst        25313                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total          25318                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst            5                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::switch_cpus0.inst        25313                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total         25318                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::switch_cpus0.inst   1746302997                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total   1746302997                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::switch_cpus0.inst   1746302997                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total   1746302997                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst           11                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::switch_cpus0.inst       198142                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total       198153                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst           11                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::switch_cpus0.inst       198142                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total       198153                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.454545                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::switch_cpus0.inst     0.127752                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.127770                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.454545                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::switch_cpus0.inst     0.127752                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.127770                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::switch_cpus0.inst 68988.385296                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 68974.760921                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::switch_cpus0.inst 68988.385296                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 68974.760921                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         3243                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           50                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     64.860000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks        20780                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total            20780                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::switch_cpus0.inst         4026                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total         4026                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::switch_cpus0.inst         4026                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total         4026                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::switch_cpus0.inst        21287                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total        21287                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::switch_cpus0.inst        21287                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total        21287                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::switch_cpus0.inst   1503539999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total   1503539999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::switch_cpus0.inst   1503539999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total   1503539999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::switch_cpus0.inst     0.107433                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.107427                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::switch_cpus0.inst     0.107433                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.107427                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::switch_cpus0.inst 70631.840983                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 70631.840983                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::switch_cpus0.inst 70631.840983                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 70631.840983                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                 20780                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst            6                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::switch_cpus0.inst       172829                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total         172835                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst            5                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::switch_cpus0.inst        25313                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total        25318                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::switch_cpus0.inst   1746302997                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total   1746302997                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::switch_cpus0.inst       198142                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total       198153                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.454545                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::switch_cpus0.inst     0.127752                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.127770                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::switch_cpus0.inst 68988.385296                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 68974.760921                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::switch_cpus0.inst         4026                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total         4026                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::switch_cpus0.inst        21287                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total        21287                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::switch_cpus0.inst   1503539999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total   1503539999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::switch_cpus0.inst     0.107433                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.107427                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::switch_cpus0.inst 70631.840983                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 70631.840983                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          388.705446                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs              194127                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs             21292                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs              9.117368                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick       4695629801500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst     0.986659                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.occupancies::switch_cpus0.inst   387.718787                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.001927                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::switch_cpus0.inst     0.757263                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.759190                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::2          196                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          316                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses            417598                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses           417598                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.demandHits::switch_cpus0.mmu.itb.walker         1387                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.demandHits::total         1387                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.overallHits::switch_cpus0.mmu.itb.walker         1387                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.overallHits::total         1387                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.demandMisses::switch_cpus0.mmu.itb.walker          268                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.demandMisses::total          268                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.overallMisses::switch_cpus0.mmu.itb.walker          268                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.overallMisses::total          268                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.demandMissLatency::switch_cpus0.mmu.itb.walker     20895500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMissLatency::total     20895500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMissLatency::switch_cpus0.mmu.itb.walker     20895500                       # number of overall miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMissLatency::total     20895500                       # number of overall miss ticks (Tick)
system.cpu0.itb_walker_cache.demandAccesses::switch_cpus0.mmu.itb.walker         1655                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandAccesses::total         1655                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::switch_cpus0.mmu.itb.walker         1655                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::total         1655                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandMissRate::switch_cpus0.mmu.itb.walker     0.161934                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMissRate::total     0.161934                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::switch_cpus0.mmu.itb.walker     0.161934                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::total     0.161934                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.demandAvgMissLatency::switch_cpus0.mmu.itb.walker 77968.283582                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.itb_walker_cache.demandAvgMissLatency::total 77968.283582                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMissLatency::switch_cpus0.mmu.itb.walker 77968.283582                       # average overall miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMissLatency::total 77968.283582                       # average overall miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.demandMshrMisses::switch_cpus0.mmu.itb.walker          268                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.itb_walker_cache.demandMshrMisses::total          268                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.itb_walker_cache.overallMshrMisses::switch_cpus0.mmu.itb.walker          268                       # number of overall MSHR misses (Count)
system.cpu0.itb_walker_cache.overallMshrMisses::total          268                       # number of overall MSHR misses (Count)
system.cpu0.itb_walker_cache.demandMshrMissLatency::switch_cpus0.mmu.itb.walker     20627500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMshrMissLatency::total     20627500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMshrMissLatency::switch_cpus0.mmu.itb.walker     20627500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMshrMissLatency::total     20627500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.161934                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMshrMissRate::total     0.161934                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.161934                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMshrMissRate::total     0.161934                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 76968.283582                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.demandAvgMshrMissLatency::total 76968.283582                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 76968.283582                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMshrMissLatency::total 76968.283582                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.replacements          252                       # number of replacements (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::switch_cpus0.mmu.itb.walker         1387                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::total         1387                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::switch_cpus0.mmu.itb.walker          268                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::total          268                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.missLatency::switch_cpus0.mmu.itb.walker     20895500                       # number of ReadReq miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.missLatency::total     20895500                       # number of ReadReq miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.accesses::switch_cpus0.mmu.itb.walker         1655                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::total         1655                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.missRate::switch_cpus0.mmu.itb.walker     0.161934                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.missRate::total     0.161934                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus0.mmu.itb.walker 77968.283582                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.avgMissLatency::total 77968.283582                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.mshrMisses::switch_cpus0.mmu.itb.walker          268                       # number of ReadReq MSHR misses (Count)
system.cpu0.itb_walker_cache.ReadReq.mshrMisses::total          268                       # number of ReadReq MSHR misses (Count)
system.cpu0.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.itb.walker     20627500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.mshrMissLatency::total     20627500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.161934                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.mshrMissRate::total     0.161934                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker 76968.283582                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.avgMshrMissLatency::total 76968.283582                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse     4.342013                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs         1655                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs          268                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs     6.175373                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick 4695629889000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.occupancies::switch_cpus0.mmu.itb.walker     4.342013                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.271376                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::total     0.271376                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.occupanciesTaskId::1024           15                       # Occupied blocks per task id (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::3           15                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.itb_walker_cache.tags.tagAccesses         3578                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses         3578                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses                      3                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                     11                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu0.power_state.pwrStateResidencyTicks::ON       163000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 156418941000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                              22                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              2.750000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.363636                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts                   8                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps                    19                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 2.750000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.363636                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts               19                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               3                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu           16     84.21%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::ZeroMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            3     15.79%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total           19                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl            4                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl            3                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl            1                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl            3                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::switch_cpus1.data      1740692                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          1740692                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::switch_cpus1.data      1740947                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         1740947                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data            3                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::switch_cpus1.data        98153                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total          98156                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data            3                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::switch_cpus1.data        98523                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total         98526                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::switch_cpus1.data   5642680997                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   5642680997                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::switch_cpus1.data   5642680997                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   5642680997                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data            3                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::switch_cpus1.data      1838845                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      1838848                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data            3                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::switch_cpus1.data      1839470                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      1839473                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data            1                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::switch_cpus1.data     0.053378                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.053379                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data            1                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::switch_cpus1.data     0.053561                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.053562                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::switch_cpus1.data 57488.624871                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 57486.867812                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::switch_cpus1.data 57272.728165                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 57270.984278                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs        45731                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         4013                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs          781                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           76                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     58.554417                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    52.802632                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        21224                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            21224                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::switch_cpus1.data        52402                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total        52402                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::switch_cpus1.data        52402                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total        52402                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::switch_cpus1.data        45751                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total        45751                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::switch_cpus1.data        46121                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total        46121                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrUncacheable::switch_cpus1.data         8791                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.overallMshrUncacheable::total         8791                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.demandMshrMissLatency::switch_cpus1.data   2928920007                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   2928920007                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::switch_cpus1.data   2957958507                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   2957958507                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::switch_cpus1.data   1380490000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::total   1380490000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::switch_cpus1.data     0.024880                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.024880                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::switch_cpus1.data     0.025073                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.025073                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::switch_cpus1.data 64018.710127                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 64018.710127                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::switch_cpus1.data 64134.743544                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 64134.743544                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::switch_cpus1.data 157034.467069                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::total 157034.467069                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.replacements                 41786                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::switch_cpus1.data        19754                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total        19754                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::switch_cpus1.data         2676                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total         2676                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::switch_cpus1.data    117248500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total    117248500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::switch_cpus1.data        22430                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total        22430                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::switch_cpus1.data     0.119305                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.119305                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus1.data 43814.835575                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 43814.835575                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::switch_cpus1.data         2676                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total         2676                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus1.data    324495500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total    324495500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus1.data     0.119305                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.119305                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus1.data 121261.397608                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 121261.397608                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::switch_cpus1.data        22430                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total        22430                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::switch_cpus1.data        22430                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total        22430                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::switch_cpus1.data      1047445                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        1047445                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data            3                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::switch_cpus1.data        82749                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total        82752                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::switch_cpus1.data   4740729000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total   4740729000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::switch_cpus1.data      1130194                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      1130197                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::switch_cpus1.data     0.073217                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.073219                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::switch_cpus1.data 57290.468767                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 57288.391821                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::switch_cpus1.data        52189                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total        52189                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::switch_cpus1.data        30560                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        30560                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::switch_cpus1.data         6367                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::total         6367                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::switch_cpus1.data   2053699510                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   2053699510                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::switch_cpus1.data   1380490000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::total   1380490000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::switch_cpus1.data     0.027040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.027040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::switch_cpus1.data 67202.209097                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 67202.209097                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 216819.538244                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::total 216819.538244                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::switch_cpus1.data          255                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total          255                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::switch_cpus1.data          370                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total          370                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::switch_cpus1.data          625                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total          625                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::switch_cpus1.data     0.592000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.592000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::switch_cpus1.data          370                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total          370                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::switch_cpus1.data     29038500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total     29038500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::switch_cpus1.data     0.592000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.592000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus1.data 78482.432432                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 78482.432432                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::switch_cpus1.data       693247                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total        693247                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::switch_cpus1.data        15404                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        15404                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::switch_cpus1.data    901951997                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total    901951997                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::switch_cpus1.data       708651                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total       708651                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::switch_cpus1.data     0.021737                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.021737                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::switch_cpus1.data 58553.102895                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 58553.102895                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::switch_cpus1.data          213                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total          213                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::switch_cpus1.data        15191                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        15191                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::switch_cpus1.data         2424                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::total         2424                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::switch_cpus1.data    875220497                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    875220497                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::switch_cpus1.data     0.021437                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.021437                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::switch_cpus1.data 57614.409650                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 57614.409650                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          792.227382                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             1833309                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs             46672                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             39.280704                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick       4695629803500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data     0.012042                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::switch_cpus1.data   792.215339                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.000012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::switch_cpus1.data     0.773648                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.773660                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          932                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2           71                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3          861                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.910156                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses           3815338                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses          3815338                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.demandHits::switch_cpus1.mmu.dtb.walker        26639                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.demandHits::total        26639                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.overallHits::switch_cpus1.mmu.dtb.walker        26639                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.overallHits::total        26639                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.demandMisses::switch_cpus1.mmu.dtb.walker         5791                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.demandMisses::total         5791                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::switch_cpus1.mmu.dtb.walker         5791                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::total         5791                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.demandMissLatency::switch_cpus1.mmu.dtb.walker    433425500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandMissLatency::total    433425500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMissLatency::switch_cpus1.mmu.dtb.walker    433425500                       # number of overall miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMissLatency::total    433425500                       # number of overall miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandAccesses::switch_cpus1.mmu.dtb.walker        32430                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::total        32430                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::switch_cpus1.mmu.dtb.walker        32430                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::total        32430                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandMissRate::switch_cpus1.mmu.dtb.walker     0.178569                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMissRate::total     0.178569                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::switch_cpus1.mmu.dtb.walker     0.178569                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::total     0.178569                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.demandAvgMissLatency::switch_cpus1.mmu.dtb.walker 74844.672768                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dtb_walker_cache.demandAvgMissLatency::total 74844.672768                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMissLatency::switch_cpus1.mmu.dtb.walker 74844.672768                       # average overall miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMissLatency::total 74844.672768                       # average overall miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.demandMshrMisses::switch_cpus1.mmu.dtb.walker         5791                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dtb_walker_cache.demandMshrMisses::total         5791                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dtb_walker_cache.overallMshrMisses::switch_cpus1.mmu.dtb.walker         5791                       # number of overall MSHR misses (Count)
system.cpu1.dtb_walker_cache.overallMshrMisses::total         5791                       # number of overall MSHR misses (Count)
system.cpu1.dtb_walker_cache.demandMshrMissLatency::switch_cpus1.mmu.dtb.walker    427634500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandMshrMissLatency::total    427634500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMshrMissLatency::switch_cpus1.mmu.dtb.walker    427634500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMshrMissLatency::total    427634500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandMshrMissRate::switch_cpus1.mmu.dtb.walker     0.178569                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMshrMissRate::total     0.178569                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMshrMissRate::switch_cpus1.mmu.dtb.walker     0.178569                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMshrMissRate::total     0.178569                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 73844.672768                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.demandAvgMshrMissLatency::total 73844.672768                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 73844.672768                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMshrMissLatency::total 73844.672768                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.replacements         5673                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::switch_cpus1.mmu.dtb.walker        26639                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::total        26639                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::switch_cpus1.mmu.dtb.walker         5791                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::total         5791                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.missLatency::switch_cpus1.mmu.dtb.walker    433425500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.missLatency::total    433425500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.accesses::switch_cpus1.mmu.dtb.walker        32430                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::total        32430                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.missRate::switch_cpus1.mmu.dtb.walker     0.178569                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.missRate::total     0.178569                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus1.mmu.dtb.walker 74844.672768                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.ReadReq.avgMissLatency::total 74844.672768                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus1.mmu.dtb.walker         5791                       # number of ReadReq MSHR misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.mshrMisses::total         5791                       # number of ReadReq MSHR misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.dtb.walker    427634500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissLatency::total    427634500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus1.mmu.dtb.walker     0.178569                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissRate::total     0.178569                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.dtb.walker 73844.672768                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 73844.672768                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse    15.988019                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs        32430                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs         5791                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs     5.600069                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick 4695630223000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.occupancies::switch_cpus1.mmu.dtb.walker    15.988019                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.999251                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::total     0.999251                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dtb_walker_cache.tags.tagAccesses        70651                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses        70651                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            1                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles           22                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             3                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses           19                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads           15                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites           14                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs                3                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads           12                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts                    8                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                     19                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.363636                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches                 4                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.181818                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst            6                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::switch_cpus1.inst      1015163                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1015169                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst            6                       # number of overall hits (Count)
system.cpu1.icache.overallHits::switch_cpus1.inst      1015163                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1015169                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst            5                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::switch_cpus1.inst        86474                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total          86479                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst            5                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::switch_cpus1.inst        86474                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total         86479                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::switch_cpus1.inst   5857571489                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total   5857571489                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::switch_cpus1.inst   5857571489                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total   5857571489                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst           11                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::switch_cpus1.inst      1101637                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1101648                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst           11                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::switch_cpus1.inst      1101637                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1101648                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.454545                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::switch_cpus1.inst     0.078496                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.078500                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.454545                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::switch_cpus1.inst     0.078496                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.078500                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::switch_cpus1.inst 67737.950008                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 67734.033569                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::switch_cpus1.inst 67737.950008                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 67734.033569                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs        13163                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs          204                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     64.524510                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks        70813                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total            70813                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::switch_cpus1.inst        15154                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total        15154                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::switch_cpus1.inst        15154                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total        15154                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::switch_cpus1.inst        71320                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total        71320                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::switch_cpus1.inst        71320                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total        71320                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::switch_cpus1.inst   4956370996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total   4956370996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::switch_cpus1.inst   4956370996                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total   4956370996                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::switch_cpus1.inst     0.064740                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.064739                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::switch_cpus1.inst     0.064740                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.064739                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::switch_cpus1.inst 69494.826080                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 69494.826080                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::switch_cpus1.inst 69494.826080                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 69494.826080                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                 70813                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst            6                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::switch_cpus1.inst      1015163                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1015169                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst            5                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::switch_cpus1.inst        86474                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total        86479                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::switch_cpus1.inst   5857571489                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total   5857571489                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst           11                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::switch_cpus1.inst      1101637                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1101648                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.454545                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::switch_cpus1.inst     0.078496                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.078500                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::switch_cpus1.inst 67737.950008                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 67734.033569                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::switch_cpus1.inst        15154                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total        15154                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::switch_cpus1.inst        71320                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total        71320                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::switch_cpus1.inst   4956370996                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total   4956370996                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::switch_cpus1.inst     0.064740                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.064739                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::switch_cpus1.inst 69494.826080                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 69494.826080                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          511.202419                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1086494                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs             71325                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs             15.233004                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick       4695629801500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst     0.009278                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.occupancies::switch_cpus1.inst   511.193142                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.000018                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::switch_cpus1.inst     0.998424                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.998442                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::2          108                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          404                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           2274621                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          2274621                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.demandHits::switch_cpus1.mmu.itb.walker         3437                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.demandHits::total         3437                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.overallHits::switch_cpus1.mmu.itb.walker         3437                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.overallHits::total         3437                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.demandMisses::switch_cpus1.mmu.itb.walker          378                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.demandMisses::total          378                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.overallMisses::switch_cpus1.mmu.itb.walker          378                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.overallMisses::total          378                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.demandMissLatency::switch_cpus1.mmu.itb.walker     24407000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.itb_walker_cache.demandMissLatency::total     24407000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMissLatency::switch_cpus1.mmu.itb.walker     24407000                       # number of overall miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMissLatency::total     24407000                       # number of overall miss ticks (Tick)
system.cpu1.itb_walker_cache.demandAccesses::switch_cpus1.mmu.itb.walker         3815                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandAccesses::total         3815                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::switch_cpus1.mmu.itb.walker         3815                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::total         3815                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandMissRate::switch_cpus1.mmu.itb.walker     0.099083                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMissRate::total     0.099083                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::switch_cpus1.mmu.itb.walker     0.099083                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::total     0.099083                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.demandAvgMissLatency::switch_cpus1.mmu.itb.walker 64568.783069                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.itb_walker_cache.demandAvgMissLatency::total 64568.783069                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMissLatency::switch_cpus1.mmu.itb.walker 64568.783069                       # average overall miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMissLatency::total 64568.783069                       # average overall miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.demandMshrMisses::switch_cpus1.mmu.itb.walker          378                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.itb_walker_cache.demandMshrMisses::total          378                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.itb_walker_cache.overallMshrMisses::switch_cpus1.mmu.itb.walker          378                       # number of overall MSHR misses (Count)
system.cpu1.itb_walker_cache.overallMshrMisses::total          378                       # number of overall MSHR misses (Count)
system.cpu1.itb_walker_cache.demandMshrMissLatency::switch_cpus1.mmu.itb.walker     24029000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.demandMshrMissLatency::total     24029000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMshrMissLatency::switch_cpus1.mmu.itb.walker     24029000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMshrMissLatency::total     24029000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.demandMshrMissRate::switch_cpus1.mmu.itb.walker     0.099083                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMshrMissRate::total     0.099083                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMshrMissRate::switch_cpus1.mmu.itb.walker     0.099083                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMshrMissRate::total     0.099083                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 63568.783069                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.demandAvgMshrMissLatency::total 63568.783069                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 63568.783069                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMshrMissLatency::total 63568.783069                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.replacements          268                       # number of replacements (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::switch_cpus1.mmu.itb.walker         3437                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::total         3437                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::switch_cpus1.mmu.itb.walker          378                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::total          378                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.missLatency::switch_cpus1.mmu.itb.walker     24407000                       # number of ReadReq miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.missLatency::total     24407000                       # number of ReadReq miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.accesses::switch_cpus1.mmu.itb.walker         3815                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::total         3815                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.missRate::switch_cpus1.mmu.itb.walker     0.099083                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.missRate::total     0.099083                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus1.mmu.itb.walker 64568.783069                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.ReadReq.avgMissLatency::total 64568.783069                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.ReadReq.mshrMisses::switch_cpus1.mmu.itb.walker          378                       # number of ReadReq MSHR misses (Count)
system.cpu1.itb_walker_cache.ReadReq.mshrMisses::total          378                       # number of ReadReq MSHR misses (Count)
system.cpu1.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.itb.walker     24029000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.mshrMissLatency::total     24029000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus1.mmu.itb.walker     0.099083                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.mshrMissRate::total     0.099083                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.itb.walker 63568.783069                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.ReadReq.avgMshrMissLatency::total 63568.783069                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse    15.549319                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs         3815                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs          378                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs    10.092593                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick 4695629901000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.occupancies::switch_cpus1.mmu.itb.walker    15.549319                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.971832                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::total     0.971832                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.itb_walker_cache.tags.tagAccesses         8008                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses         8008                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                      3                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                     11                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.pwrStateResidencyTicks::ON       163000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 156418941000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                              21                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              2.625000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.380952                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numInsts                   8                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps                    18                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 2.625000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.380952                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts               18                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               5                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu           13     72.22%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::ZeroMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            5     27.78%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total           18                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl            2                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl            1                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl            1                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl            1                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu2.data            2                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::switch_cpus2.data     65602653                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         65602655                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data            2                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::switch_cpus2.data     65603929                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        65603931                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data            3                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::switch_cpus2.data      8333229                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        8333232                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data            3                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::switch_cpus2.data      8333516                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       8333519                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::switch_cpus2.data 457747539123                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 457747539123                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::switch_cpus2.data 457747539123                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 457747539123                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data            5                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::switch_cpus2.data     73935882                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     73935887                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data            5                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::switch_cpus2.data     73937445                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     73937450                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.600000                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::switch_cpus2.data     0.112709                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.112709                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.600000                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::switch_cpus2.data     0.112710                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.112710                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::switch_cpus2.data 54930.392423                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 54930.372648                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::switch_cpus2.data 54928.500662                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 54928.480888                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     24016363                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets         4117                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       455367                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets          177                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     52.740675                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets    23.259887                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks      1535486                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total          1535486                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::switch_cpus2.data      5545884                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      5545884                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::switch_cpus2.data      5545884                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      5545884                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::switch_cpus2.data      2787345                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total      2787345                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::switch_cpus2.data      2787609                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total      2787609                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrUncacheable::switch_cpus2.data          534                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.overallMshrUncacheable::total          534                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.demandMshrMissLatency::switch_cpus2.data 180516623693                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total 180516623693                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::switch_cpus2.data 180536192193                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total 180536192193                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::switch_cpus2.data     12283500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::total     12283500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::switch_cpus2.data     0.037699                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.037699                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::switch_cpus2.data     0.037702                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.037702                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::switch_cpus2.data 64762.928053                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 64762.928053                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::switch_cpus2.data 64763.814507                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 64763.814507                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::switch_cpus2.data 23002.808989                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::total 23002.808989                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.replacements               2785430                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::switch_cpus2.data        27158                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total        27158                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::switch_cpus2.data         3828                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total         3828                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::switch_cpus2.data    181715000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total    181715000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::switch_cpus2.data        30986                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total        30986                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::switch_cpus2.data     0.123540                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.123540                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus2.data 47469.958203                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 47469.958203                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrHits::switch_cpus2.data            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrHits::total            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::switch_cpus2.data         3826                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total         3826                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus2.data    484817998                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total    484817998                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus2.data     0.123475                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.123475                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus2.data 126716.674856                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 126716.674856                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::switch_cpus2.data        30986                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total        30986                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::switch_cpus2.data        30986                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total        30986                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data            2                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::switch_cpus2.data     45017621                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       45017623                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data            3                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::switch_cpus2.data      7349139                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      7349142                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::switch_cpus2.data 397295044500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 397295044500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data            5                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::switch_cpus2.data     52366760                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     52366765                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.600000                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::switch_cpus2.data     0.140340                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.140340                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::switch_cpus2.data 54060.080303                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 54060.058235                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::switch_cpus2.data      5545059                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      5545059                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::switch_cpus2.data      1804080                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total      1804080                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::switch_cpus2.data           88                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::total           88                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::switch_cpus2.data 121081476002                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total 121081476002                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::switch_cpus2.data     12283500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::total     12283500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::switch_cpus2.data     0.034451                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.034451                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::switch_cpus2.data 67115.358522                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 67115.358522                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 139585.227273                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::total 139585.227273                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.hits::switch_cpus2.data         1276                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total         1276                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::switch_cpus2.data          287                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total          287                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::switch_cpus2.data         1563                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total         1563                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::switch_cpus2.data     0.183621                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.183621                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMisses::switch_cpus2.data          264                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMisses::total          264                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::switch_cpus2.data     19568500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::total     19568500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissRate::switch_cpus2.data     0.168906                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMissRate::total     0.168906                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus2.data 74123.106061                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::total 74123.106061                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::switch_cpus2.data     20585032                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total      20585032                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::switch_cpus2.data       984090                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       984090                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::switch_cpus2.data  60452494623                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  60452494623                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::switch_cpus2.data     21569122                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total     21569122                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::switch_cpus2.data     0.045625                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.045625                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::switch_cpus2.data 61429.843432                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 61429.843432                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::switch_cpus2.data          825                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total          825                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::switch_cpus2.data       983265                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       983265                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::switch_cpus2.data          446                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::total          446                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::switch_cpus2.data  59435147691                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  59435147691                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::switch_cpus2.data     0.045587                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.045587                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::switch_cpus2.data 60446.723611                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 60446.723611                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1014.292933                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            68453615                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs           2788831                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             24.545630                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick       4695629801500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data     0.004103                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.occupancies::switch_cpus2.data  1014.288830                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::switch_cpus2.data     0.990516                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.990520                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          830                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2           12                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3          818                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.810547                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses         150787675                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses        150787675                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.demandHits::switch_cpus2.mmu.dtb.walker       139116                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.demandHits::total       139116                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.overallHits::switch_cpus2.mmu.dtb.walker       139116                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.overallHits::total       139116                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.demandMisses::switch_cpus2.mmu.dtb.walker       259944                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.demandMisses::total       259944                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::switch_cpus2.mmu.dtb.walker       259944                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::total       259944                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.demandMissLatency::switch_cpus2.mmu.dtb.walker  15731256000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dtb_walker_cache.demandMissLatency::total  15731256000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dtb_walker_cache.overallMissLatency::switch_cpus2.mmu.dtb.walker  15731256000                       # number of overall miss ticks (Tick)
system.cpu2.dtb_walker_cache.overallMissLatency::total  15731256000                       # number of overall miss ticks (Tick)
system.cpu2.dtb_walker_cache.demandAccesses::switch_cpus2.mmu.dtb.walker       399060                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::total       399060                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::switch_cpus2.mmu.dtb.walker       399060                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::total       399060                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandMissRate::switch_cpus2.mmu.dtb.walker     0.651391                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.demandMissRate::total     0.651391                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::switch_cpus2.mmu.dtb.walker     0.651391                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::total     0.651391                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker 60517.865386                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dtb_walker_cache.demandAvgMissLatency::total 60517.865386                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dtb_walker_cache.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker 60517.865386                       # average overall miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.overallAvgMissLatency::total 60517.865386                       # average overall miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.demandMshrMisses::switch_cpus2.mmu.dtb.walker       259944                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dtb_walker_cache.demandMshrMisses::total       259944                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dtb_walker_cache.overallMshrMisses::switch_cpus2.mmu.dtb.walker       259944                       # number of overall MSHR misses (Count)
system.cpu2.dtb_walker_cache.overallMshrMisses::total       259944                       # number of overall MSHR misses (Count)
system.cpu2.dtb_walker_cache.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker  15471312000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.demandMshrMissLatency::total  15471312000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker  15471312000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.overallMshrMissLatency::total  15471312000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.651391                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.demandMshrMissRate::total     0.651391                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.651391                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMshrMissRate::total     0.651391                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 59517.865386                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.demandAvgMshrMissLatency::total 59517.865386                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 59517.865386                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.overallAvgMshrMissLatency::total 59517.865386                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.replacements       259599                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::switch_cpus2.mmu.dtb.walker       139116                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::total       139116                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::switch_cpus2.mmu.dtb.walker       259944                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::total       259944                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.missLatency::switch_cpus2.mmu.dtb.walker  15731256000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dtb_walker_cache.ReadReq.missLatency::total  15731256000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dtb_walker_cache.ReadReq.accesses::switch_cpus2.mmu.dtb.walker       399060                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::total       399060                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.missRate::switch_cpus2.mmu.dtb.walker     0.651391                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.missRate::total     0.651391                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus2.mmu.dtb.walker 60517.865386                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.ReadReq.avgMissLatency::total 60517.865386                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus2.mmu.dtb.walker       259944                       # number of ReadReq MSHR misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.mshrMisses::total       259944                       # number of ReadReq MSHR misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker  15471312000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.ReadReq.mshrMissLatency::total  15471312000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.651391                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.mshrMissRate::total     0.651391                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker 59517.865386                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 59517.865386                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse    15.992557                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs       399060                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs       259944                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs     1.535177                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick 4695630166000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.occupancies::switch_cpus2.mmu.dtb.walker    15.992557                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.999535                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::total     0.999535                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::3           16                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dtb_walker_cache.tags.tagAccesses      1058064                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses      1058064                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            1                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles           21                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             5                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntAluAccesses           18                       # Number of integer alu accesses (Count)
system.cpu2.executeStats0.numIntRegReads           20                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites           16                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs                5                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads            8                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts                    8                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                     18                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.380952                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches                 2                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.095238                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu2.inst            9                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::switch_cpus2.inst     16507381                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total         16507390                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst            9                       # number of overall hits (Count)
system.cpu2.icache.overallHits::switch_cpus2.inst     16507381                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total        16507390                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst            2                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::switch_cpus2.inst       200393                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total         200395                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst            2                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::switch_cpus2.inst       200393                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total        200395                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::switch_cpus2.inst  13366641983                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total  13366641983                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::switch_cpus2.inst  13366641983                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total  13366641983                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst           11                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::switch_cpus2.inst     16707774                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total     16707785                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst           11                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::switch_cpus2.inst     16707774                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total     16707785                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.181818                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::switch_cpus2.inst     0.011994                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.011994                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.181818                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::switch_cpus2.inst     0.011994                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.011994                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::switch_cpus2.inst 66702.140209                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 66701.474503                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::switch_cpus2.inst 66702.140209                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 66701.474503                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs        20552                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs          288                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs     71.361111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks       175796                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total           175796                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::switch_cpus2.inst        24087                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total        24087                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::switch_cpus2.inst        24087                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total        24087                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::switch_cpus2.inst       176306                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total       176306                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::switch_cpus2.inst       176306                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total       176306                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::switch_cpus2.inst  11873282992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total  11873282992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::switch_cpus2.inst  11873282992                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total  11873282992                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::switch_cpus2.inst     0.010552                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.010552                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::switch_cpus2.inst     0.010552                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.010552                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::switch_cpus2.inst 67344.747156                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 67344.747156                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::switch_cpus2.inst 67344.747156                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 67344.747156                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                175796                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst            9                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::switch_cpus2.inst     16507381                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total       16507390                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst            2                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::switch_cpus2.inst       200393                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total       200395                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::switch_cpus2.inst  13366641983                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total  13366641983                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst           11                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::switch_cpus2.inst     16707774                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total     16707785                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.181818                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::switch_cpus2.inst     0.011994                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.011994                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::switch_cpus2.inst 66702.140209                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 66701.474503                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::switch_cpus2.inst        24087                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total        24087                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::switch_cpus2.inst       176306                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total       176306                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::switch_cpus2.inst  11873282992                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total  11873282992                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::switch_cpus2.inst     0.010552                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.010552                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::switch_cpus2.inst 67344.747156                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 67344.747156                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          511.833766                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs            16683698                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs            176308                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs             94.628139                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick       4695629801500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst     0.000450                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.occupancies::switch_cpus2.inst   511.833316                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::switch_cpus2.inst     0.999674                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.999675                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::2           49                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3          463                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses          33591878                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses         33591878                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.demandHits::switch_cpus2.mmu.itb.walker         3284                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.demandHits::total         3284                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.overallHits::switch_cpus2.mmu.itb.walker         3284                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.overallHits::total         3284                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.demandMisses::switch_cpus2.mmu.itb.walker         4201                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.demandMisses::total         4201                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.overallMisses::switch_cpus2.mmu.itb.walker         4201                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.overallMisses::total         4201                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.demandMissLatency::switch_cpus2.mmu.itb.walker    261721000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.itb_walker_cache.demandMissLatency::total    261721000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.itb_walker_cache.overallMissLatency::switch_cpus2.mmu.itb.walker    261721000                       # number of overall miss ticks (Tick)
system.cpu2.itb_walker_cache.overallMissLatency::total    261721000                       # number of overall miss ticks (Tick)
system.cpu2.itb_walker_cache.demandAccesses::switch_cpus2.mmu.itb.walker         7485                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandAccesses::total         7485                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::switch_cpus2.mmu.itb.walker         7485                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::total         7485                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandMissRate::switch_cpus2.mmu.itb.walker     0.561256                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.demandMissRate::total     0.561256                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::switch_cpus2.mmu.itb.walker     0.561256                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::total     0.561256                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.demandAvgMissLatency::switch_cpus2.mmu.itb.walker 62299.690550                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.itb_walker_cache.demandAvgMissLatency::total 62299.690550                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.itb_walker_cache.overallAvgMissLatency::switch_cpus2.mmu.itb.walker 62299.690550                       # average overall miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.overallAvgMissLatency::total 62299.690550                       # average overall miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.demandMshrMisses::switch_cpus2.mmu.itb.walker         4201                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.itb_walker_cache.demandMshrMisses::total         4201                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.itb_walker_cache.overallMshrMisses::switch_cpus2.mmu.itb.walker         4201                       # number of overall MSHR misses (Count)
system.cpu2.itb_walker_cache.overallMshrMisses::total         4201                       # number of overall MSHR misses (Count)
system.cpu2.itb_walker_cache.demandMshrMissLatency::switch_cpus2.mmu.itb.walker    257520000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.demandMshrMissLatency::total    257520000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.overallMshrMissLatency::switch_cpus2.mmu.itb.walker    257520000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.overallMshrMissLatency::total    257520000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.demandMshrMissRate::switch_cpus2.mmu.itb.walker     0.561256                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.itb_walker_cache.demandMshrMissRate::total     0.561256                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.itb_walker_cache.overallMshrMissRate::switch_cpus2.mmu.itb.walker     0.561256                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.itb_walker_cache.overallMshrMissRate::total     0.561256                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 61299.690550                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.demandAvgMshrMissLatency::total 61299.690550                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 61299.690550                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.overallAvgMshrMissLatency::total 61299.690550                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.replacements         4038                       # number of replacements (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::switch_cpus2.mmu.itb.walker         3284                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::total         3284                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::switch_cpus2.mmu.itb.walker         4201                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::total         4201                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.missLatency::switch_cpus2.mmu.itb.walker    261721000                       # number of ReadReq miss ticks (Tick)
system.cpu2.itb_walker_cache.ReadReq.missLatency::total    261721000                       # number of ReadReq miss ticks (Tick)
system.cpu2.itb_walker_cache.ReadReq.accesses::switch_cpus2.mmu.itb.walker         7485                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::total         7485                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.missRate::switch_cpus2.mmu.itb.walker     0.561256                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.missRate::total     0.561256                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus2.mmu.itb.walker 62299.690550                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.ReadReq.avgMissLatency::total 62299.690550                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.ReadReq.mshrMisses::switch_cpus2.mmu.itb.walker         4201                       # number of ReadReq MSHR misses (Count)
system.cpu2.itb_walker_cache.ReadReq.mshrMisses::total         4201                       # number of ReadReq MSHR misses (Count)
system.cpu2.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.itb.walker    257520000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.ReadReq.mshrMissLatency::total    257520000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus2.mmu.itb.walker     0.561256                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.mshrMissRate::total     0.561256                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.itb.walker 61299.690550                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.ReadReq.avgMshrMissLatency::total 61299.690550                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse    14.724517                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs         7485                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs         4201                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs     1.781719                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick 4695629894000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.occupancies::switch_cpus2.mmu.itb.walker    14.724517                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::switch_cpus2.mmu.itb.walker     0.920282                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::total     0.920282                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu2.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.itb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.itb_walker_cache.tags.tagAccesses        19171                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses        19171                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.rdAccesses                      5                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                     11                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.pwrStateResidencyTicks::ON    902656000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF 156418941000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                              22                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              2.750000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.363636                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numInsts                   8                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps                    19                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 2.750000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.363636                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts               19                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               3                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu           16     84.21%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::ZeroMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            3     15.79%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total           19                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl            4                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl            3                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl            1                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl            3                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu3.dcache.demandHits::switch_cpus3.data       566859                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total           566859                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::switch_cpus3.data       566995                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total          566995                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data            3                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::switch_cpus3.data        23751                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total          23754                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data            3                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::switch_cpus3.data        23796                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total         23799                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::switch_cpus3.data   1443905998                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total   1443905998                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::switch_cpus3.data   1443905998                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total   1443905998                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data            3                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::switch_cpus3.data       590610                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total       590613                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data            3                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::switch_cpus3.data       590791                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total       590794                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data            1                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::switch_cpus3.data     0.040214                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.040219                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data            1                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::switch_cpus3.data     0.040278                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.040283                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::switch_cpus3.data 60793.482295                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 60785.804412                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::switch_cpus3.data 60678.517314                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 60670.868440                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs        15516                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets          332                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs          338                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     45.905325                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets   110.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks         6104                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total             6104                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::switch_cpus3.data         8517                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total         8517                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::switch_cpus3.data         8517                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total         8517                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::switch_cpus3.data        15234                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total        15234                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::switch_cpus3.data        15279                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total        15279                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrUncacheable::switch_cpus3.data          189                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.overallMshrUncacheable::total          189                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.demandMshrMissLatency::switch_cpus3.data    967372999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total    967372999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::switch_cpus3.data    970731999                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total    970731999                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::switch_cpus3.data       444000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::total       444000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::switch_cpus3.data     0.025794                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.025794                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::switch_cpus3.data     0.025862                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.025862                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::switch_cpus3.data 63500.918931                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 63500.918931                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::switch_cpus3.data 63533.739054                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 63533.739054                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::switch_cpus3.data  2349.206349                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::total  2349.206349                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.replacements                 11638                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::switch_cpus3.data         7650                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total         7650                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::switch_cpus3.data          666                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total          666                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::switch_cpus3.data     31595500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total     31595500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::switch_cpus3.data         8316                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total         8316                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::switch_cpus3.data     0.080087                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.080087                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus3.data 47440.690691                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 47440.690691                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrHits::switch_cpus3.data            5                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrHits::total            5                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::switch_cpus3.data          661                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total          661                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus3.data     96287000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total     96287000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus3.data     0.079485                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.079485                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus3.data 145668.683812                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 145668.683812                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::switch_cpus3.data         8316                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total         8316                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::switch_cpus3.data         8316                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total         8316                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::switch_cpus3.data       325610                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total         325610                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data            3                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::switch_cpus3.data        18425                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total        18428                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::switch_cpus3.data   1116780500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total   1116780500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::switch_cpus3.data       344035                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total       344038                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::switch_cpus3.data     0.053556                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.053564                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::switch_cpus3.data 60612.238806                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 60602.371391                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::switch_cpus3.data         8486                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total         8486                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::switch_cpus3.data         9939                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total         9939                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::total            4                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::switch_cpus3.data    647525501                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total    647525501                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::switch_cpus3.data       444000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::total       444000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::switch_cpus3.data     0.028890                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.028889                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::switch_cpus3.data 65149.964886                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 65149.964886                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data       111000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::total       111000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::switch_cpus3.data          136                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total          136                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::switch_cpus3.data           45                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total           45                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::switch_cpus3.data          181                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total          181                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::switch_cpus3.data     0.248619                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.248619                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::switch_cpus3.data           45                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total           45                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::switch_cpus3.data      3359000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total      3359000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::switch_cpus3.data     0.248619                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.248619                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus3.data 74644.444444                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total 74644.444444                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::switch_cpus3.data       241249                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total        241249                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::switch_cpus3.data         5326                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total         5326                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::switch_cpus3.data    327125498                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total    327125498                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::switch_cpus3.data       246575                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total       246575                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::switch_cpus3.data     0.021600                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.021600                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::switch_cpus3.data 61420.484041                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 61420.484041                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::switch_cpus3.data           31                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total           31                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::switch_cpus3.data         5295                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total         5295                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::switch_cpus3.data          185                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::total          185                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::switch_cpus3.data    319847498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total    319847498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::switch_cpus3.data     0.021474                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.021474                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::switch_cpus3.data 60405.570916                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 60405.570916                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          761.887471                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs              598933                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs             15235                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             39.312964                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick       4695629803500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data     1.028263                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.occupancies::switch_cpus3.data   760.859208                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.001004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::switch_cpus3.data     0.743027                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.744031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::0           39                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          407                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2          567                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses           1230087                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses          1230087                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.demandHits::switch_cpus3.mmu.dtb.walker         6981                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.demandHits::total         6981                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.overallHits::switch_cpus3.mmu.dtb.walker         6981                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.overallHits::total         6981                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.demandMisses::switch_cpus3.mmu.dtb.walker         2850                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.demandMisses::total         2850                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::switch_cpus3.mmu.dtb.walker         2850                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::total         2850                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.demandMissLatency::switch_cpus3.mmu.dtb.walker    169233500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dtb_walker_cache.demandMissLatency::total    169233500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dtb_walker_cache.overallMissLatency::switch_cpus3.mmu.dtb.walker    169233500                       # number of overall miss ticks (Tick)
system.cpu3.dtb_walker_cache.overallMissLatency::total    169233500                       # number of overall miss ticks (Tick)
system.cpu3.dtb_walker_cache.demandAccesses::switch_cpus3.mmu.dtb.walker         9831                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandAccesses::total         9831                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::switch_cpus3.mmu.dtb.walker         9831                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::total         9831                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandMissRate::switch_cpus3.mmu.dtb.walker     0.289899                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.demandMissRate::total     0.289899                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::switch_cpus3.mmu.dtb.walker     0.289899                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::total     0.289899                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.demandAvgMissLatency::switch_cpus3.mmu.dtb.walker 59380.175439                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dtb_walker_cache.demandAvgMissLatency::total 59380.175439                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dtb_walker_cache.overallAvgMissLatency::switch_cpus3.mmu.dtb.walker 59380.175439                       # average overall miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.overallAvgMissLatency::total 59380.175439                       # average overall miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.demandMshrMisses::switch_cpus3.mmu.dtb.walker         2850                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dtb_walker_cache.demandMshrMisses::total         2850                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dtb_walker_cache.overallMshrMisses::switch_cpus3.mmu.dtb.walker         2850                       # number of overall MSHR misses (Count)
system.cpu3.dtb_walker_cache.overallMshrMisses::total         2850                       # number of overall MSHR misses (Count)
system.cpu3.dtb_walker_cache.demandMshrMissLatency::switch_cpus3.mmu.dtb.walker    166383500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.demandMshrMissLatency::total    166383500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.overallMshrMissLatency::switch_cpus3.mmu.dtb.walker    166383500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.overallMshrMissLatency::total    166383500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.demandMshrMissRate::switch_cpus3.mmu.dtb.walker     0.289899                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.demandMshrMissRate::total     0.289899                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMshrMissRate::switch_cpus3.mmu.dtb.walker     0.289899                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMshrMissRate::total     0.289899                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 58380.175439                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.demandAvgMshrMissLatency::total 58380.175439                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 58380.175439                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.overallAvgMshrMissLatency::total 58380.175439                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.replacements         2780                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::switch_cpus3.mmu.dtb.walker         6981                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::total         6981                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::switch_cpus3.mmu.dtb.walker         2850                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::total         2850                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.missLatency::switch_cpus3.mmu.dtb.walker    169233500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dtb_walker_cache.ReadReq.missLatency::total    169233500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dtb_walker_cache.ReadReq.accesses::switch_cpus3.mmu.dtb.walker         9831                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.accesses::total         9831                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.missRate::switch_cpus3.mmu.dtb.walker     0.289899                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.missRate::total     0.289899                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus3.mmu.dtb.walker 59380.175439                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.ReadReq.avgMissLatency::total 59380.175439                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus3.mmu.dtb.walker         2850                       # number of ReadReq MSHR misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.mshrMisses::total         2850                       # number of ReadReq MSHR misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.dtb.walker    166383500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.ReadReq.mshrMissLatency::total    166383500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus3.mmu.dtb.walker     0.289899                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.mshrMissRate::total     0.289899                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.dtb.walker 58380.175439                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 58380.175439                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse    15.942139                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs         9831                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs         2850                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs     3.449474                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick 4695630188000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.occupancies::switch_cpus3.mmu.dtb.walker    15.942139                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::switch_cpus3.mmu.dtb.walker     0.996384                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::total     0.996384                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dtb_walker_cache.tags.tagAccesses        22512                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses        22512                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            1                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles           22                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             3                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntAluAccesses           19                       # Number of integer alu accesses (Count)
system.cpu3.executeStats0.numIntRegReads           15                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites           14                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs                3                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads           12                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts                    8                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                     19                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.363636                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches                 4                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.181818                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::cpu3.inst            6                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::switch_cpus3.inst       309166                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total           309172                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst            6                       # number of overall hits (Count)
system.cpu3.icache.overallHits::switch_cpus3.inst       309166                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total          309172                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst            5                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::switch_cpus3.inst        36089                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total          36094                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst            5                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::switch_cpus3.inst        36089                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total         36094                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::switch_cpus3.inst   2494611497                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total   2494611497                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::switch_cpus3.inst   2494611497                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total   2494611497                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst           11                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::switch_cpus3.inst       345255                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total       345266                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst           11                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::switch_cpus3.inst       345255                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total       345266                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.454545                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::switch_cpus3.inst     0.104529                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.104540                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.454545                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::switch_cpus3.inst     0.104529                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.104540                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::switch_cpus3.inst 69123.874228                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 69114.298692                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::switch_cpus3.inst 69123.874228                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 69114.298692                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs         3149                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs           55                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs     57.254545                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks        29750                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total            29750                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::switch_cpus3.inst         5829                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total         5829                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::switch_cpus3.inst         5829                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total         5829                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::switch_cpus3.inst        30260                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total        30260                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::switch_cpus3.inst        30260                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total        30260                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::switch_cpus3.inst   2127891999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total   2127891999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::switch_cpus3.inst   2127891999                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total   2127891999                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::switch_cpus3.inst     0.087645                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.087643                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::switch_cpus3.inst     0.087645                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.087643                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::switch_cpus3.inst 70320.290780                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 70320.290780                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::switch_cpus3.inst 70320.290780                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 70320.290780                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                 29750                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst            6                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::switch_cpus3.inst       309166                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total         309172                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst            5                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::switch_cpus3.inst        36089                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total        36094                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::switch_cpus3.inst   2494611497                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total   2494611497                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst           11                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::switch_cpus3.inst       345255                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total       345266                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.454545                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::switch_cpus3.inst     0.104529                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.104540                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::switch_cpus3.inst 69123.874228                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 69114.298692                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::switch_cpus3.inst         5829                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total         5829                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::switch_cpus3.inst        30260                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total        30260                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::switch_cpus3.inst   2127891999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total   2127891999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::switch_cpus3.inst     0.087645                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.087643                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::switch_cpus3.inst 70320.290780                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 70320.290780                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          507.476155                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs              339434                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs             30262                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs             11.216509                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick       4695629801500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst     0.028622                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.occupancies::switch_cpus3.inst   507.447533                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.000056                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::switch_cpus3.inst     0.991108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.991164                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::0          122                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::1          351                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::2           39                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses            720794                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses           720794                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.demandHits::switch_cpus3.mmu.itb.walker         1835                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.demandHits::total         1835                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.overallHits::switch_cpus3.mmu.itb.walker         1835                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.overallHits::total         1835                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.demandMisses::switch_cpus3.mmu.itb.walker         1079                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.demandMisses::total         1079                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.overallMisses::switch_cpus3.mmu.itb.walker         1079                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.overallMisses::total         1079                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.demandMissLatency::switch_cpus3.mmu.itb.walker     48557000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.itb_walker_cache.demandMissLatency::total     48557000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.itb_walker_cache.overallMissLatency::switch_cpus3.mmu.itb.walker     48557000                       # number of overall miss ticks (Tick)
system.cpu3.itb_walker_cache.overallMissLatency::total     48557000                       # number of overall miss ticks (Tick)
system.cpu3.itb_walker_cache.demandAccesses::switch_cpus3.mmu.itb.walker         2914                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandAccesses::total         2914                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::switch_cpus3.mmu.itb.walker         2914                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::total         2914                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandMissRate::switch_cpus3.mmu.itb.walker     0.370281                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.demandMissRate::total     0.370281                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::switch_cpus3.mmu.itb.walker     0.370281                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::total     0.370281                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.demandAvgMissLatency::switch_cpus3.mmu.itb.walker 45001.853568                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.itb_walker_cache.demandAvgMissLatency::total 45001.853568                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.itb_walker_cache.overallAvgMissLatency::switch_cpus3.mmu.itb.walker 45001.853568                       # average overall miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.overallAvgMissLatency::total 45001.853568                       # average overall miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.demandMshrMisses::switch_cpus3.mmu.itb.walker         1079                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.itb_walker_cache.demandMshrMisses::total         1079                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.itb_walker_cache.overallMshrMisses::switch_cpus3.mmu.itb.walker         1079                       # number of overall MSHR misses (Count)
system.cpu3.itb_walker_cache.overallMshrMisses::total         1079                       # number of overall MSHR misses (Count)
system.cpu3.itb_walker_cache.demandMshrMissLatency::switch_cpus3.mmu.itb.walker     47478000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.demandMshrMissLatency::total     47478000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.overallMshrMissLatency::switch_cpus3.mmu.itb.walker     47478000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.overallMshrMissLatency::total     47478000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.demandMshrMissRate::switch_cpus3.mmu.itb.walker     0.370281                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.itb_walker_cache.demandMshrMissRate::total     0.370281                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.itb_walker_cache.overallMshrMissRate::switch_cpus3.mmu.itb.walker     0.370281                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.itb_walker_cache.overallMshrMissRate::total     0.370281                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 44001.853568                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.demandAvgMshrMissLatency::total 44001.853568                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 44001.853568                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.overallAvgMshrMissLatency::total 44001.853568                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.replacements          946                       # number of replacements (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::switch_cpus3.mmu.itb.walker         1835                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::total         1835                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::switch_cpus3.mmu.itb.walker         1079                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::total         1079                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.missLatency::switch_cpus3.mmu.itb.walker     48557000                       # number of ReadReq miss ticks (Tick)
system.cpu3.itb_walker_cache.ReadReq.missLatency::total     48557000                       # number of ReadReq miss ticks (Tick)
system.cpu3.itb_walker_cache.ReadReq.accesses::switch_cpus3.mmu.itb.walker         2914                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.accesses::total         2914                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.missRate::switch_cpus3.mmu.itb.walker     0.370281                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.missRate::total     0.370281                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus3.mmu.itb.walker 45001.853568                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.ReadReq.avgMissLatency::total 45001.853568                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.ReadReq.mshrMisses::switch_cpus3.mmu.itb.walker         1079                       # number of ReadReq MSHR misses (Count)
system.cpu3.itb_walker_cache.ReadReq.mshrMisses::total         1079                       # number of ReadReq MSHR misses (Count)
system.cpu3.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.itb.walker     47478000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.ReadReq.mshrMissLatency::total     47478000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus3.mmu.itb.walker     0.370281                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.mshrMissRate::total     0.370281                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.itb.walker 44001.853568                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.ReadReq.avgMshrMissLatency::total 44001.853568                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse     1.206797                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs         2914                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs         1079                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs     2.700649                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick 4695629936000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.occupancies::switch_cpus3.mmu.itb.walker     1.206797                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::switch_cpus3.mmu.itb.walker     0.075425                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::total     0.075425                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.itb_walker_cache.tags.tagAccesses         6907                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses         6907                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.rdAccesses                      3                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                     11                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.pwrStateResidencyTicks::ON       163000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF 156418941000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  6514                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 6514                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                27107                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               27107                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio          920                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio        16722                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total        17642                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port        45380                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::total        45380                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         4220                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total         4220                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    67242                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio          520                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio         8361                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         8881                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port      1446672                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::total      1446672                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         8440                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         8440                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                   1463993                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy              5147500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer10.occupancy            13809500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy           117391315                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer3.occupancy               872000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy            15237000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy            22788000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer2.occupancy             2110000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.demandMisses::pc.south_bridge.ide        22690                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total              22690                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pc.south_bridge.ide        22690                       # number of overall misses (Count)
system.iocache.overallMisses::total             22690                       # number of overall misses (Count)
system.iocache.demandMissLatency::pc.south_bridge.ide   2669769315                       # number of demand (read+write) miss ticks (Tick)
system.iocache.demandMissLatency::total    2669769315                       # number of demand (read+write) miss ticks (Tick)
system.iocache.overallMissLatency::pc.south_bridge.ide   2669769315                       # number of overall miss ticks (Tick)
system.iocache.overallMissLatency::total   2669769315                       # number of overall miss ticks (Tick)
system.iocache.demandAccesses::pc.south_bridge.ide        22690                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total            22690                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pc.south_bridge.ide        22690                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total           22690                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.demandAvgMissLatency::pc.south_bridge.ide 117662.816880                       # average overall miss latency in ticks ((Tick/Count))
system.iocache.demandAvgMissLatency::total 117662.816880                       # average overall miss latency in ticks ((Tick/Count))
system.iocache.overallAvgMissLatency::pc.south_bridge.ide 117662.816880                       # average overall miss latency ((Tick/Count))
system.iocache.overallAvgMissLatency::total 117662.816880                       # average overall miss latency ((Tick/Count))
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks           22576                       # number of writebacks (Count)
system.iocache.writebacks::total                22576                       # number of writebacks (Count)
system.iocache.demandMshrMisses::pc.south_bridge.ide        22690                       # number of demand (read+write) MSHR misses (Count)
system.iocache.demandMshrMisses::total          22690                       # number of demand (read+write) MSHR misses (Count)
system.iocache.overallMshrMisses::pc.south_bridge.ide        22690                       # number of overall MSHR misses (Count)
system.iocache.overallMshrMisses::total         22690                       # number of overall MSHR misses (Count)
system.iocache.demandMshrMissLatency::pc.south_bridge.ide   1534112954                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.demandMshrMissLatency::total   1534112954                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::pc.south_bridge.ide   1534112954                       # number of overall MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::total   1534112954                       # number of overall MSHR miss ticks (Tick)
system.iocache.demandMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.overallMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.demandAvgMshrMissLatency::pc.south_bridge.ide 67611.853416                       # average overall mshr miss latency ((Tick/Count))
system.iocache.demandAvgMshrMissLatency::total 67611.853416                       # average overall mshr miss latency ((Tick/Count))
system.iocache.overallAvgMshrMissLatency::pc.south_bridge.ide 67611.853416                       # average overall mshr miss latency ((Tick/Count))
system.iocache.overallAvgMshrMissLatency::total 67611.853416                       # average overall mshr miss latency ((Tick/Count))
system.iocache.replacements                     22674                       # number of replacements (Count)
system.iocache.ReadReq.misses::pc.south_bridge.ide           98                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total               98                       # number of ReadReq misses (Count)
system.iocache.ReadReq.missLatency::pc.south_bridge.ide     12329479                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.missLatency::total     12329479                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.accesses::pc.south_bridge.ide           98                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total             98                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMissLatency::pc.south_bridge.ide 125811.010204                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.avgMissLatency::total 125811.010204                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.mshrMisses::pc.south_bridge.ide           98                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMisses::total           98                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMissLatency::pc.south_bridge.ide      7429479                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissLatency::total      7429479                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMshrMissLatency::pc.south_bridge.ide 75811.010204                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.ReadReq.avgMshrMissLatency::total 75811.010204                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.misses::pc.south_bridge.ide        22592                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total        22592                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.missLatency::pc.south_bridge.ide   2657439836                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.missLatency::total   2657439836                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.accesses::pc.south_bridge.ide        22592                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total        22592                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMissLatency::pc.south_bridge.ide 117627.471494                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMissLatency::total 117627.471494                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.mshrMisses::pc.south_bridge.ide        22592                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMisses::total        22592                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMissLatency::pc.south_bridge.ide   1526683475                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissLatency::total   1526683475                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMshrMissLatency::pc.south_bridge.ide 67576.286960                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMshrMissLatency::total 67576.286960                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse               15.266894                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                   22690                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                 22690                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick           4702795699000                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide    15.266894                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide     0.954181                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total           0.954181                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                204210                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses               204210                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1808395.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_pc.south_bridge.ide::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.dtb.walker::samples      1314.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.itb.walker::samples       267.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.inst::samples     20074.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.data::samples     11603.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.dtb.walker::samples      5400.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.itb.walker::samples       289.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.inst::samples     67358.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.data::samples     42479.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.dtb.walker::samples    258422.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.itb.walker::samples      3775.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.inst::samples    167830.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.data::samples   2760221.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.dtb.walker::samples      2093.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.itb.walker::samples       649.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.inst::samples     28857.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.data::samples     13307.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000445370500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       111740                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       111740                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             8140403                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1699016                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     3423282                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1811509                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   3423282                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1811509                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  39335                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  3114                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                        39                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               3423282                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1811509                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1990441                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  814508                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  387939                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  183967                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    6158                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     702                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     162                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      52                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   4489                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   6087                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  66145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  91709                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 107229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 117867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 119515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 116402                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 115274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 115813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 120298                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 129469                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 118882                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 117309                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 116092                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 112763                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 112553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 112342                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1293                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    891                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    600                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    431                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                    382                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                    387                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    306                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                    229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                    229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                    184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                    107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                    145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    130                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    156                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       111740                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      30.284052                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     30.072073                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31          84863     75.95%     75.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63         20223     18.10%     94.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95          3302      2.96%     97.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127         1453      1.30%     98.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159          697      0.62%     98.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191          393      0.35%     99.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223          154      0.14%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255          146      0.13%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287          169      0.15%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-319          154      0.14%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351          111      0.10%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-383           31      0.03%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-415           26      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-447           11      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-543            6      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        111740                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       111740                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.183784                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.159268                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.367741                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-19        110904     99.25%     99.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-23           728      0.65%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-27             8      0.01%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-31            11      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-35            48      0.04%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-39             3      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-43             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-47             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-51             2      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-55             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-67            24      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-111            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::168-171            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        111740                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 2517440                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               219090048                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            115936576                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1400661781.70021248                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              741192640.13480926                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  156418900000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      29880.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::pc.south_bridge.ide          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.dtb.walker        84096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.itb.walker        17088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.inst      1284736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.data       742592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.dtb.walker       345600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.itb.walker        18496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.inst      4310912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.data      2718656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.dtb.walker     16539008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.itb.walker       241600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.inst     10741120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.data    176654144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.dtb.walker       133952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.itb.walker        41536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.inst      1846848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.data       851648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    115736064                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::pc.south_bridge.ide 3682.418227683817                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.dtb.walker 537633.061241837218                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.itb.walker 109245.074087953224                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.inst 8213429.278058325872                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.data 4747455.410646147095                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.dtb.walker 2209450.936610289849                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.itb.walker 118246.540866735886                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.inst 27560036.331147391349                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.data 17380604.877086762339                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.dtb.walker 105735320.359389692545                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.itb.walker 1544569.867722934345                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.inst 68668916.794686108828                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.data 1129365346.981739044189                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.dtb.walker 856366.816726914258                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.itb.walker 265543.269974088587                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.inst 11807060.310696877539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.data 5444659.928420949727                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 739910749.433994412422                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::pc.south_bridge.ide            9                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.dtb.walker         1314                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.itb.walker          267                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.inst        21287                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.data        11711                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.dtb.walker         5401                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.itb.walker          289                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.inst        71320                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.data        42972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.dtb.walker       258441                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.itb.walker         3775                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.inst       176297                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.data      2783733                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.dtb.walker         2099                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.itb.walker          650                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.inst        30260                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.data        13457                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1811509                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::pc.south_bridge.ide       907501                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.dtb.walker     61637000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.itb.walker     11959750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.inst    807389500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.data    473363250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.dtb.walker    248733750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.itb.walker     13588500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.inst   2624684000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.data   1624340000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.dtb.walker   7175633750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.itb.walker    129760500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.inst   6039859250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.data  91273877250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.dtb.walker     89251500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.itb.walker     21154500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.inst   1132247500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.data    537419000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3876693447250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::pc.south_bridge.ide    100833.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.dtb.walker     46907.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.itb.walker     44793.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.inst     37928.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.data     40420.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.dtb.walker     46053.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.itb.walker     47019.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.inst     36801.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.data     37799.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.dtb.walker     27765.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.itb.walker     34373.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.inst     34259.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.data     32788.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.dtb.walker     42520.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.itb.walker     32545.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.inst     37417.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.data     39936.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2140035.43                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::pc.south_bridge.ide          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.dtb.walker        84096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.itb.walker        17088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.inst      1362368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.data       749504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.dtb.walker       345664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.itb.walker        18496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.inst      4564480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.data      2750208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.dtb.walker     16540224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.itb.walker       241600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.inst     11283008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.data    178158912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.dtb.walker       134336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.itb.walker        41600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.inst      1936640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.data       861248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      219091904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus0.inst      1362368                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus1.inst      4564480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus2.inst     11283008                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus3.inst      1936640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     19147584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    101871360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    101871360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::pc.south_bridge.ide            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.dtb.walker         1314                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.itb.walker          267                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.inst        21287                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.data        11711                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.dtb.walker         5401                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.itb.walker          289                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.inst        71320                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.data        42972                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.dtb.walker       258441                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.itb.walker         3775                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.inst       176297                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.data      2783733                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.dtb.walker         2099                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.itb.walker          650                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.inst        30260                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.data        13457                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         3423311                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1591740                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1591740                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst          2046                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data          1227                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst          2046                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data          1227                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst           818                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data          1227                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst          2046                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data          1227                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::pc.south_bridge.ide         3682                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.dtb.walker       537633                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.itb.walker       109245                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.inst      8709737                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.data      4791644                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.dtb.walker      2209860                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.itb.walker       118247                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.inst     29181119                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.data     17582320                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.dtb.walker    105743094                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.itb.walker      1544570                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.inst     72133254                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.data   1138985460                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.dtb.walker       858822                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.itb.walker       265952                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.inst     12381108                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.data      5506034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1400673647                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst         2046                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst         2046                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst          818                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst         2046                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus0.inst      8709737                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus1.inst     29181119                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus2.inst     72133254                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus3.inst     12381108                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     122412174                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    651272488                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        651272488                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    651272488                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst         2046                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data         1227                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst         2046                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data         1227                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst          818                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data         1227                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst         2046                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data         1227                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::pc.south_bridge.ide         3682                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.dtb.walker       537633                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.itb.walker       109245                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.inst      8709737                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.data      4791644                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.dtb.walker      2209860                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.itb.walker       118247                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.inst     29181119                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.data     17582320                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.dtb.walker    105743094                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.itb.walker      1544570                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.inst     72133254                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.data   1138985460                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.dtb.walker       858822                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.itb.walker       265952                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.inst     12381108                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.data      5506034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2051946135                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              3383947                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1808376                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       209693                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       205179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       214818                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       244681                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       264815                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       221814                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       209760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       199677                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       237721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       274195                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       143064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       177660                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       153650                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       118252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       221764                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       287204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       119618                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       115060                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       129863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       133922                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       144722                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       132203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       122001                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       130722                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       164587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       136000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        96591                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        39689                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        64395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        41608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       127823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       109572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             48816800251                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           16919735000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       112265806501                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                14425.99                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           33175.99                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             2775637                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1508333                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            82.02                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           83.41                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       908342                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   365.839862                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   214.036053                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   358.254996                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       300700     33.10%     33.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       192201     21.16%     54.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        88955      9.79%     64.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        60293      6.64%     70.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        42952      4.73%     75.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        30196      3.32%     78.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        25011      2.75%     81.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        19402      2.14%     83.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       148632     16.36%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       908342                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         216572608                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      115736064                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1384.567568                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              739.910749                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   16.60                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               10.82                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.78                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               82.51                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      3196478040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1698945600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    12640920180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    5366739420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 12347502960.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  68746729290                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2172887040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  106170202530                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   678.755363                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5059388000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5223140000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 146136413000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      3289162380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1748212290                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    11520461400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    4072983300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 12347502960.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  68875718010                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2064268320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  103918308660                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   664.358809                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4775286500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5223140000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 146420514500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 6462                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             2433356                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                5376                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               5376                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1591740                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean        297139                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1555105                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              6611                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp             3015                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1011208                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1011208                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          299190                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2127707                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          22592                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp             8                       # Transaction distribution (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder         4220                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::total         4220                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port        45373                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total        45373                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls.port        63364                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::total        63364                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.bridge.cpu_side_port            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.interrupts.pio          334                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls.port        35464                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::total        35800                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.itb_walker_cache.mem_side_port::system.mem_ctrls.port          787                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.itb_walker_cache.mem_side_port::total          787                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dtb_walker_cache.mem_side_port::system.mem_ctrls.port         4041                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dtb_walker_cache.mem_side_port::total         4041                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu3.interrupts.int_responder            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::total            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls.port       213463                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::total       213463                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.bridge.cpu_side_port        17040                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.interrupts.pio          542                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls.port       133566                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::total       151148                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.itb_walker_cache.mem_side_port::system.mem_ctrls.port          935                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.itb_walker_cache.mem_side_port::total          935                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dtb_walker_cache.mem_side_port::system.mem_ctrls.port        16865                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dtb_walker_cache.mem_side_port::total        16865                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu2.interrupts.int_responder           26                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu3.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::total           38                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls.port       528403                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::total       528403                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.bridge.cpu_side_port          600                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.cpu2.interrupts.pio          468                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls.port      8360619                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::total      8361687                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.itb_walker_cache.mem_side_port::system.mem_ctrls.port        12014                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.itb_walker_cache.mem_side_port::total        12014                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dtb_walker_cache.mem_side_port::system.mem_ctrls.port       777984                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dtb_walker_cache.mem_side_port::total       777984                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::system.cpu1.interrupts.int_responder           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::system.cpu3.interrupts.int_responder           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::total           40                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls.port        90277                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::total        90277                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.cpu3.interrupts.pio          378                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls.port        41041                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::total        41419                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.itb_walker_cache.mem_side_port::system.mem_ctrls.port         2675                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.itb_walker_cache.mem_side_port::total         2675                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dtb_walker_cache.mem_side_port::system.mem_ctrls.port         7729                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dtb_walker_cache.mem_side_port::total         7729                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::system.cpu2.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::total            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                10358276                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder         8440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::total         8440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls.port      1445440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total      1445440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls.port      2692608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::total      2692608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.bridge.cpu_side_port            1                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.interrupts.pio          668                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls.port      1156096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::total      1156765                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.itb_walker_cache.mem_side_port::system.mem_ctrls.port        17088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.itb_walker_cache.mem_side_port::total        17088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dtb_walker_cache.mem_side_port::system.mem_ctrls.port        84096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dtb_walker_cache.mem_side_port::total        84096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu3.interrupts.int_responder            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::total           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls.port      9096832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::total      9096832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.bridge.cpu_side_port         8529                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.interrupts.pio         1084                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls.port      4108736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::total      4118349                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.itb_walker_cache.mem_side_port::system.mem_ctrls.port        18496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.itb_walker_cache.mem_side_port::total        18496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dtb_walker_cache.mem_side_port::system.mem_ctrls.port       345664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dtb_walker_cache.mem_side_port::total       345664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu2.interrupts.int_responder           52                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu3.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::total           76                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls.port     22534080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::total     22534080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.bridge.cpu_side_port          351                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.cpu2.interrupts.pio          936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls.port    276430208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::total    276431495                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.itb_walker_cache.mem_side_port::system.mem_ctrls.port       241600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.itb_walker_cache.mem_side_port::total       241600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dtb_walker_cache.mem_side_port::system.mem_ctrls.port     16540224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dtb_walker_cache.mem_side_port::total     16540224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::system.cpu1.interrupts.int_responder           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::system.cpu3.interrupts.int_responder           60                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::total           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls.port      3840768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::total      3840768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.cpu3.interrupts.pio          756                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls.port      1252096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::total      1252852                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.itb_walker_cache.mem_side_port::system.mem_ctrls.port        41600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.itb_walker_cache.mem_side_port::total        41600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dtb_walker_cache.mem_side_port::system.mem_ctrls.port       134336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dtb_walker_cache.mem_side_port::total       134336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::system.cpu2.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                340000917                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                            17817                       # Total snoops (Count)
system.membus.snoopTraffic                     946816                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3479146                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.114109                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.426027                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3188253     91.64%     91.64% # Request fanout histogram (Count)
system.membus.snoopFanout::1                   217179      6.24%     97.88% # Request fanout histogram (Count)
system.membus.snoopFanout::2                    42393      1.22%     99.10% # Request fanout histogram (Count)
system.membus.snoopFanout::3                    30439      0.87%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::4                      772      0.02%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::5                       56      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::6                       26      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::7                       28      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::8                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::9                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::10                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::11                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::12                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::13                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::14                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::15                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::16                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::17                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                7                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3479146                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            14681500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              349500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy              567496                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy             5159500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer5.occupancy              539993                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer6.occupancy               34000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer7.occupancy              404993                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer8.occupancy               42000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer9.occupancy         14925954611                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer9.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            3037500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer10.occupancy           2052500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer11.occupancy          31891250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer11.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer12.occupancy             19000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer12.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer13.occupancy         941272998                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer13.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer14.occupancy       14719218139                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer14.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer15.occupancy          22622500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer15.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer16.occupancy        1388665749                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer17.occupancy             20000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer17.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer18.occupancy         162689749                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer19.occupancy          81787248                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer19.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy             523479                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer20.occupancy           5651500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer20.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer21.occupancy          15290500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer21.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer22.occupancy              4000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          114592749                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer4.occupancy           65450000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer5.occupancy            1488250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy            7648000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer7.occupancy               3000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer7.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer8.occupancy          382200998                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer8.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer9.occupancy          265981819                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        6911331                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3380544                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests       354755                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          353                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes      1445888                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          353                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                 4500340                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                      6.192998                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                      0.161473                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded                2315736                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded           26266                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued               2241914                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued          1525                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined       318900                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined       521329                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved         4828                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples      2646584                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      0.847097                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     1.604351                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0          1848617     69.85%     69.85% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1           242723      9.17%     79.02% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2           160791      6.08%     85.10% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3           149170      5.64%     90.73% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4           106353      4.02%     94.75% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5            67975      2.57%     97.32% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6            41564      1.57%     98.89% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7            19700      0.74%     99.63% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8             9691      0.37%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total      2646584                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu           9107     41.39%     41.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult             0      0.00%     41.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::ZeroMult            0      0.00%     41.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv              0      0.00%     41.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd            0      0.00%     41.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%     41.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt            3      0.01%     41.40% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult            0      0.00%     41.40% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%     41.40% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     41.40% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc            0      0.00%     41.40% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     41.40% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd             0      0.00%     41.40% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     41.40% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu            95      0.43%     41.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             0      0.00%     41.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt            10      0.05%     41.88% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc           39      0.18%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMatMultAcc            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift            1      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::Matrix              0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MatrixMov            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MatrixOP            0      0.00%     42.06% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead          7023     31.92%     73.98% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite         5656     25.71%     99.69% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead           59      0.27%     99.95% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite           10      0.05%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass         7680      0.34%      0.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu      1682118     75.03%     75.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult         2625      0.12%     75.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::ZeroMult            0      0.00%     75.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv         2741      0.12%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd           89      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt           99      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd           78      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu         1045      0.05%     75.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp           54      0.00%     75.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt          706      0.03%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc          725      0.03%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift           27      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::Matrix            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MatrixMov            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MatrixOP            0      0.00%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead       307909     13.73%     89.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite       234417     10.46%     99.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead         1237      0.06%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite          364      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total      2241914                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                0.498165                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                      22003                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.009814                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads         7144631                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites        2655890                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses      2209689                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads             9309                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites            6356                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses         4275                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses            2251483                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses                4754                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus0.numSquashedInsts            15671                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.timesIdled                  18016                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                1853756                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.quiesceCycles           306745246                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus0.MemDepUnit__0.insertedLoads       320590                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores       247802                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads        76504                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores        65346                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups_0::NoBranch         6576      1.88%      1.88% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::Return        43080     12.30%     14.18% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::CallDirect        47395     13.53%     27.71% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::CallIndirect           16      0.00%     27.71% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::DirectCond       223496     63.81%     91.52% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::DirectUncond        23993      6.85%     98.37% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::IndirectCond            0      0.00%     98.37% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::IndirectUncond         5699      1.63%    100.00% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::total       350255                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.squashes_0::NoBranch         5901      6.37%      6.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::Return         8649      9.34%     15.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::CallDirect        12850     13.88%     29.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::CallIndirect            9      0.01%     29.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::DirectCond        52518     56.72%     86.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::DirectUncond         8955      9.67%     95.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::IndirectCond            0      0.00%     95.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::IndirectUncond         3716      4.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::total        92598                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.corrected_0::NoBranch         1031      4.88%      4.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::Return           86      0.41%      5.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::CallDirect         5114     24.21%     29.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::CallIndirect            9      0.04%     29.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::DirectCond        11956     56.59%     86.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::DirectUncond         2426     11.48%     97.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::IndirectCond            0      0.00%     97.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::IndirectUncond          505      2.39%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::total        21127                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.committed_0::NoBranch          675      0.26%      0.26% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::Return        34431     13.36%     13.63% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::CallDirect        34545     13.41%     27.03% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::CallIndirect            7      0.00%     27.04% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::DirectCond       170978     66.36%     93.39% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::DirectUncond        15038      5.84%     99.23% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::IndirectCond            0      0.00%     99.23% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::IndirectUncond         1983      0.77%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::total       257657                       # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.mispredicted_0::NoBranch          675      3.91%      3.91% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::Return           76      0.44%      4.35% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::CallDirect         3393     19.67%     24.02% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::CallIndirect            7      0.04%     24.06% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::DirectCond        11196     64.89%     88.95% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::DirectUncond         1482      8.59%     97.54% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.54% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::IndirectUncond          425      2.46%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::total        17254                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.targetProvider_0::NoTarget        83308     23.78%     23.78% # The component providing the target for taken branches (Count)
system.switch_cpus0.branchPred.targetProvider_0::BTB       221845     63.34%     87.12% # The component providing the target for taken branches (Count)
system.switch_cpus0.branchPred.targetProvider_0::RAS        43080     12.30%     99.42% # The component providing the target for taken branches (Count)
system.switch_cpus0.branchPred.targetProvider_0::Indirect         2022      0.58%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus0.branchPred.targetProvider_0::total       350255                       # The component providing the target for taken branches (Count)
system.switch_cpus0.branchPred.targetWrong_0::NoBranch        13899     82.82%     82.82% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::Return         2756     16.42%     99.24% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::CallDirect           86      0.51%     99.76% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::CallIndirect           41      0.24%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::total        16782                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.condPredicted       225137                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condPredictedTaken       167315                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus0.branchPred.condIncorrect        21127                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.predTakenBTBMiss        10284                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus0.branchPred.NotTakenMispredicted        18326                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus0.branchPred.TakenMispredicted         2801                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus0.branchPred.BTBLookups       350255                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBUpdates        16695                       # Number of BTB updates (Count)
system.switch_cpus0.branchPred.BTBHits         244097                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.696912                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.BTBMispredicted        11799                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus0.branchPred.indirectLookups         5715                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits         2022                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses         3693                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.branchPred.btb.lookups::NoBranch         6576      1.88%      1.88% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::Return        43080     12.30%     14.18% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::CallDirect        47395     13.53%     27.71% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::CallIndirect           16      0.00%     27.71% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::DirectCond       223496     63.81%     91.52% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::DirectUncond        23993      6.85%     98.37% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::IndirectCond            0      0.00%     98.37% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::IndirectUncond         5699      1.63%    100.00% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::total       350255                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.misses::NoBranch          936      0.88%      0.88% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::Return        40954     38.58%     39.46% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::CallDirect         6995      6.59%     46.05% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::CallIndirect           16      0.02%     46.06% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::DirectCond        48456     45.65%     91.71% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::DirectUncond         3102      2.92%     94.63% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::IndirectCond            0      0.00%     94.63% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::IndirectUncond         5699      5.37%    100.00% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::total       106158                       # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::CallDirect         5114     30.63%     30.63% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::CallIndirect            0      0.00%     30.63% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::DirectCond         9155     54.84%     85.47% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::DirectUncond         2426     14.53%    100.00% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::total        16695                       # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::CallDirect         5114     30.63%     30.63% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::CallIndirect            0      0.00%     30.63% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::DirectCond         9155     54.84%     85.47% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::DirectUncond         2426     14.53%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::total        16695                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.branchPred.indirectBranchPred.lookups         5715                       # Number of lookups (Count)
system.switch_cpus0.branchPred.indirectBranchPred.hits         2022                       # Number of hits of a tag (Count)
system.switch_cpus0.branchPred.indirectBranchPred.misses         3693                       # Number of misses (Count)
system.switch_cpus0.branchPred.indirectBranchPred.targetRecords          514                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus0.branchPred.indirectBranchPred.indirectRecords         6229                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus0.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus0.branchPred.ras.pushes        56060                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus0.branchPred.ras.pops         55939                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus0.branchPred.ras.squashes        21508                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus0.branchPred.ras.used         34431                       # Number of times the RAS is the provider (Count)
system.switch_cpus0.branchPred.ras.correct        34355                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus0.branchPred.ras.incorrect           76                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus0.commit.commitSquashedInsts       316120                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls        21438                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts        12800                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples      2597507                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     0.778863                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     1.828665                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0      1979445     76.21%     76.21% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1       214112      8.24%     84.45% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2        85248      3.28%     87.73% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3       105649      4.07%     91.80% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4        40527      1.56%     93.36% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5        56287      2.17%     95.52% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6        19803      0.76%     96.29% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7        12303      0.47%     96.76% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8        84133      3.24%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total      2597507                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars               8138                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.functionCalls        34552                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass         3725      0.18%      0.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu      1512839     74.78%     74.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult         2522      0.12%     75.09% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::ZeroMult            0      0.00%     75.09% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv         2683      0.13%     75.22% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd           62      0.00%     75.22% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     75.22% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt           96      0.00%     75.23% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     75.23% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.23% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     75.23% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     75.23% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     75.23% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd           54      0.00%     75.23% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.23% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu          890      0.04%     75.27% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp           36      0.00%     75.28% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt          604      0.03%     75.31% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc          678      0.03%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift            8      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::Matrix            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MatrixMov            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MatrixOP            0      0.00%     75.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead       279746     13.83%     89.17% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite       217972     10.77%     99.94% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead          848      0.04%     99.98% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite          338      0.02%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total      2023101                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples        84133                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.commitStats0.numInsts       726682                       # Number of instructions committed (thread level) (Count)
system.switch_cpus0.commitStats0.numOps       2023101                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP       726682                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP      2023101                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi         6.192998                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc         0.161473                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs       498904                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts         3708                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts      1915353                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts       280594                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts       218310                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass         3725      0.18%      0.18% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu      1512839     74.78%     74.96% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult         2522      0.12%     75.09% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::ZeroMult            0      0.00%     75.09% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv         2683      0.13%     75.22% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd           62      0.00%     75.22% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0      0.00%     75.22% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt           96      0.00%     75.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0      0.00%     75.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0      0.00%     75.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0      0.00%     75.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd           54      0.00%     75.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.23% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu          890      0.04%     75.27% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp           36      0.00%     75.28% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt          604      0.03%     75.31% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc          678      0.03%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift            8      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0      0.00%     75.34% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead       279746     13.83%     89.17% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite       217972     10.77%     99.94% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead          848      0.04%     99.98% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite          338      0.02%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total      2023101                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedControl::IsControl       257657                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsDirectControl       220561                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsIndirectControl        36421                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCondControl       170978                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsUncondControl        86520                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCall        34552                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsReturn        34431                       # Class of control type instructions committed (Count)
system.switch_cpus0.decode.idleCycles          843496                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles      1398914                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles           324180                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles        65051                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles         14942                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved       206234                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred         9322                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts       2435413                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts        49165                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.executeStats0.numInsts      2223298                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches       278169                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts       304633                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts       231707                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate     0.494029                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numCCRegReads      1261074                       # Number of times the CC registers were read (Count)
system.switch_cpus0.executeStats0.numCCRegWrites       530092                       # Number of times the CC registers were written (Count)
system.switch_cpus0.executeStats0.numFpRegReads         6277                       # Number of times the floating registers were read (Count)
system.switch_cpus0.executeStats0.numFpRegWrites         3336                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numIntRegReads      2804265                       # Number of times the integer registers were read (Count)
system.switch_cpus0.executeStats0.numIntRegWrites      1585779                       # Number of times the integer registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs       536340                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numMiscRegReads       946913                       # Number of times the Misc registers were read (Count)
system.switch_cpus0.executeStats0.numMiscRegWrites         8885                       # Number of times the Misc registers were written (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetch.predictedBranches       266947                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles              1642141                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles          48320                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles             18060                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles         2092                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles        11365                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles         3826                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.icacheWaitRetryStallCycles          157                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus0.fetch.cacheLines           198144                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes         9901                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes              70                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples      2646584                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     1.019810                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     2.473183                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0         2194509     82.92%     82.92% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1           38845      1.47%     84.39% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2           28235      1.07%     85.45% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3           34050      1.29%     86.74% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4           27093      1.02%     87.76% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5           37956      1.43%     89.20% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6           29640      1.12%     90.32% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7           24493      0.93%     91.24% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8          231763      8.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total      2646584                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetchStats0.numInsts       987177                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate     0.219356                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.numBranches       350255                       # Number of branches fetched (Count)
system.switch_cpus0.fetchStats0.branchRate     0.077829                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.icacheStallCycles       944783                       # ICache total stall cycles (Cycle)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.iew.squashCycles            14942                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.iew.blockCycles            216558                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.iew.unblockCycles           72127                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.iew.dispatchedInsts       2342002                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.iew.dispSquashedInsts         2644                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.iew.dispLoadInsts          320590                       # Number of dispatched load instructions (Count)
system.switch_cpus0.iew.dispStoreInsts         247802                       # Number of dispatched store instructions (Count)
system.switch_cpus0.iew.dispNonSpecInsts        14323                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iew.iqFullEvents             3249                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.iew.lsqFullEvents           67438                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.iew.memOrderViolationEvents         1372                       # Number of memory order violations (Count)
system.switch_cpus0.iew.predictedTakenIncorrect         3750                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.iew.predictedNotTakenIncorrect        10099                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.iew.branchMispredicts        13849                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.iew.instsToCommit         2217600                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.iew.writebackCount        2213964                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.iew.producerInst          1386662                       # Number of instructions producing a value (Count)
system.switch_cpus0.iew.consumerInst          2307568                       # Number of instructions consuming a value (Count)
system.switch_cpus0.iew.wbRate               0.491955                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.iew.wbFanout             0.600919                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.lsq0.forwLoads              38808                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads          39996                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses          190                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation         1372                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores         29492                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads          270                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache           191                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.lsq0.loadToUse::samples       280330                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::mean     8.331470                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::stdev    37.437521                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::0-9        270119     96.36%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::10-19          572      0.20%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::20-29          505      0.18%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::30-39          436      0.16%     96.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::40-49          151      0.05%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::50-59           51      0.02%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::60-69           34      0.01%     96.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::70-79           99      0.04%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::80-89          249      0.09%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::90-99          345      0.12%     97.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::100-109         2245      0.80%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::110-119          549      0.20%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::120-129          192      0.07%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::130-139          656      0.23%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::140-149          266      0.09%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::150-159          584      0.21%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::160-169         1286      0.46%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::170-179          406      0.14%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::180-189          107      0.04%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::190-199           72      0.03%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::200-209           56      0.02%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::210-219           51      0.02%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::220-229          121      0.04%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::230-239           48      0.02%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::240-249           52      0.02%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::250-259           71      0.03%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::260-269           63      0.02%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::270-279           78      0.03%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::280-289           69      0.02%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::290-299           57      0.02%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::overflows          740      0.26%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::max_value         3901                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::total       280330                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.mmu.dtb.rdAccesses         305733                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses         232759                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses             1896                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses             1055                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses         199524                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses              952                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions          315                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples          158                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 975752212.025316                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 113019889.389293                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          158    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value    161635500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    996248500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total          158                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON   2245830000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 154168849500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF      4272500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles         14942                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles          881000                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles         351121                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles       364646                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles           349239                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles       685628                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts       2387685                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents         5585                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents         57621                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents         10464                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents        606172                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.renamedOperands      3535180                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups            7669355                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups         3053707                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.fpLookups             7627                       # Number of floating rename lookups (Count)
system.switch_cpus0.rename.committedMaps      3009464                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps          525716                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing          11935                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing        11761                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts           371918                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads                 4849242                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes                4727337                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts          726682                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps           2023101                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                19432275                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                      5.052136                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                      0.197936                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded               10745310                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded          156229                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued              10300848                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued          9529                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined      2083351                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined      3470188                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved        22047                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples     13759354                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      0.748643                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     1.594967                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0         10320040     75.00%     75.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1           952357      6.92%     81.93% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2           696616      5.06%     86.99% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3           610836      4.44%     91.43% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4           455411      3.31%     94.74% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5           290497      2.11%     96.85% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6           240543      1.75%     98.60% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7           139068      1.01%     99.61% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8            53986      0.39%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total     13759354                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu          97542     45.07%     45.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult             0      0.00%     45.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::ZeroMult            0      0.00%     45.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv              0      0.00%     45.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd            0      0.00%     45.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%     45.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt            2      0.00%     45.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%     45.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%     45.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%     45.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%     45.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     45.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd             6      0.00%     45.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     45.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu           136      0.06%     45.13% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%     45.13% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt           321      0.15%     45.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            9      0.00%     45.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     45.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     45.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMatMultAcc            0      0.00%     45.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift           23      0.01%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::Matrix              0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MatrixMov            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MatrixOP            0      0.00%     45.30% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead         60372     27.89%     73.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite        57581     26.60%     99.79% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead          317      0.15%     99.94% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite          132      0.06%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass        24271      0.24%      0.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu      8022494     77.88%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult         9227      0.09%     78.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::ZeroMult            0      0.00%     78.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        11391      0.11%     78.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd         2287      0.02%     78.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt          392      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd         4848      0.05%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu         8874      0.09%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt         9682      0.09%     78.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc         5279      0.05%     78.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift         3045      0.03%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::Matrix            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MatrixMov            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MatrixOP            0      0.00%     78.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead      1365155     13.25%     91.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite       814554      7.91%     99.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead        14770      0.14%     99.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite         4579      0.04%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total     10300848                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                0.530090                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                     216441                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.021012                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads        34474663                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites       12905288                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses     10082582                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads           112357                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites           94138                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses        52171                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses           10436565                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses               56453                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus1.numSquashedInsts            87746                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.timesIdled                  56271                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                5672921                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.quiesceCycles           292922513                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus1.MemDepUnit__0.insertedLoads      1442549                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores       863758                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads       363729                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores       251870                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups_0::NoBranch        19282      1.16%      1.16% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::Return       239197     14.37%     15.53% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::CallDirect       256685     15.42%     30.94% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::CallIndirect          658      0.04%     30.98% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::DirectCond       985472     59.20%     90.18% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::DirectUncond       130075      7.81%     97.99% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::IndirectCond            0      0.00%     97.99% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::IndirectUncond        33410      2.01%    100.00% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::total      1664779                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.squashes_0::NoBranch        17815      3.61%      3.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::Return        50874     10.31%     13.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::CallDirect        67741     13.73%     27.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::CallIndirect          464      0.09%     27.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::DirectCond       294336     59.64%     87.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::DirectUncond        45790      9.28%     96.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::IndirectCond            0      0.00%     96.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::IndirectUncond        16521      3.35%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::total       493541                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.corrected_0::NoBranch         2972      3.28%      3.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::Return          385      0.42%      3.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::CallDirect        21040     23.21%     26.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::CallIndirect          204      0.23%     27.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::DirectCond        51874     57.23%     84.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::DirectUncond        11728     12.94%     97.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::IndirectCond            0      0.00%     97.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::IndirectUncond         2443      2.70%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::total        90646                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.committed_0::NoBranch         1467      0.13%      0.13% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::Return       188323     16.08%     16.20% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::CallDirect       188944     16.13%     32.34% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::CallIndirect          194      0.02%     32.35% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::DirectCond       691136     59.01%     91.36% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::DirectUncond        84285      7.20%     98.56% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::IndirectCond            0      0.00%     98.56% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::IndirectUncond        16889      1.44%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::total      1171238                       # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.mispredicted_0::NoBranch         1467      2.06%      2.06% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::Return          315      0.44%      2.50% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::CallDirect        13232     18.58%     21.08% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::CallIndirect          186      0.26%     21.34% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::DirectCond        47204     66.27%     87.61% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::DirectUncond         6586      9.25%     96.86% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::IndirectCond            0      0.00%     96.86% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::IndirectUncond         2238      3.14%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::total        71228                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.targetProvider_0::NoTarget       500235     30.05%     30.05% # The component providing the target for taken branches (Count)
system.switch_cpus1.branchPred.targetProvider_0::BTB       905504     54.39%     84.44% # The component providing the target for taken branches (Count)
system.switch_cpus1.branchPred.targetProvider_0::RAS       239197     14.37%     98.81% # The component providing the target for taken branches (Count)
system.switch_cpus1.branchPred.targetProvider_0::Indirect        19843      1.19%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus1.branchPred.targetProvider_0::total      1664779                       # The component providing the target for taken branches (Count)
system.switch_cpus1.branchPred.targetWrong_0::NoBranch        63846     80.78%     80.78% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::Return        14137     17.89%     98.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::CallDirect          385      0.49%     99.16% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::CallIndirect          664      0.84%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::total        79032                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.condPredicted       994122                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condPredictedTaken       604488                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus1.branchPred.condIncorrect        90646                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.predTakenBTBMiss        44712                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus1.branchPred.NotTakenMispredicted        77806                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus1.branchPred.TakenMispredicted        12840                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus1.branchPred.BTBLookups      1664779                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBUpdates        71802                       # Number of BTB updates (Count)
system.switch_cpus1.branchPred.BTBHits        1062637                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.638305                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.BTBMispredicted        51266                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus1.branchPred.indirectLookups        34068                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits        19843                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses        14225                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.branchPred.btb.lookups::NoBranch        19282      1.16%      1.16% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::Return       239197     14.37%     15.53% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::CallDirect       256685     15.42%     30.94% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::CallIndirect          658      0.04%     30.98% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::DirectCond       985472     59.20%     90.18% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::DirectUncond       130075      7.81%     97.99% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::IndirectCond            0      0.00%     97.99% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::IndirectUncond        33410      2.01%    100.00% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::total      1664779                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.misses::NoBranch         3357      0.56%      0.56% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::Return       220528     36.62%     37.18% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::CallDirect        27764      4.61%     41.79% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::CallIndirect          640      0.11%     41.90% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::DirectCond       301225     50.03%     91.92% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::DirectUncond        15219      2.53%     94.45% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::IndirectCond            0      0.00%     94.45% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::IndirectUncond        33409      5.55%    100.00% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::total       602142                       # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::CallDirect        21040     29.30%     29.30% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::CallIndirect            0      0.00%     29.30% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::DirectCond        39034     54.36%     83.67% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::DirectUncond        11728     16.33%    100.00% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::total        71802                       # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::CallDirect        21040     29.30%     29.30% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::CallIndirect            0      0.00%     29.30% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::DirectCond        39034     54.36%     83.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::DirectUncond        11728     16.33%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::total        71802                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.branchPred.indirectBranchPred.lookups        34068                       # Number of lookups (Count)
system.switch_cpus1.branchPred.indirectBranchPred.hits        19843                       # Number of hits of a tag (Count)
system.switch_cpus1.branchPred.indirectBranchPred.misses        14225                       # Number of misses (Count)
system.switch_cpus1.branchPred.indirectBranchPred.targetRecords         2647                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus1.branchPred.indirectBranchPred.indirectRecords        36715                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus1.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus1.branchPred.ras.pushes       308217                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus1.branchPred.ras.pops        307402                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus1.branchPred.ras.squashes       119079                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus1.branchPred.ras.used        188323                       # Number of times the RAS is the provider (Count)
system.switch_cpus1.branchPred.ras.correct       188008                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus1.branchPred.ras.incorrect          315                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus1.commit.commitSquashedInsts      2076398                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls       134182                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts        54957                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples     13446449                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     0.655800                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     1.767155                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0     10949917     81.43%     81.43% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1       788934      5.87%     87.30% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2       336903      2.51%     89.81% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3       451831      3.36%     93.17% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4       166168      1.24%     94.40% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5       139555      1.04%     95.44% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6        98370      0.73%     96.17% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7        70881      0.53%     96.70% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8       443890      3.30%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total     13446449                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars              65996                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.functionCalls       189138                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass         9152      0.10%      0.10% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu      6867084     77.87%     77.98% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult         8794      0.10%     78.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::ZeroMult            0      0.00%     78.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        10412      0.12%     78.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd          769      0.01%     78.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     78.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt          352      0.00%     78.21% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     78.21% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.21% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     78.21% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     78.21% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     78.21% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd         4068      0.05%     78.25% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.25% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu         6034      0.07%     78.32% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     78.32% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt         7318      0.08%     78.41% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc         4531      0.05%     78.46% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     78.46% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.46% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.46% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift         1804      0.02%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::Matrix            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MatrixMov            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MatrixOP            0      0.00%     78.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead      1155293     13.10%     91.58% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite       729774      8.28%     99.85% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead         9064      0.10%     99.96% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite         3738      0.04%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total      8818187                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples       443890                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.commitStats0.numInsts      3846348                       # Number of instructions committed (thread level) (Count)
system.switch_cpus1.commitStats0.numOps       8818187                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP      3846348                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP      8818187                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi         5.052136                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc         0.197936                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs      1897869                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts        39190                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts      8501303                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts      1164357                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts       733512                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass         9152      0.10%      0.10% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu      6867084     77.87%     77.98% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult         8794      0.10%     78.08% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::ZeroMult            0      0.00%     78.08% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv        10412      0.12%     78.20% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd          769      0.01%     78.20% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0      0.00%     78.20% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt          352      0.00%     78.21% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0      0.00%     78.21% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.21% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0      0.00%     78.21% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0      0.00%     78.21% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.21% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd         4068      0.05%     78.25% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.25% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu         6034      0.07%     78.32% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0      0.00%     78.32% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt         7318      0.08%     78.41% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc         4531      0.05%     78.46% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0      0.00%     78.46% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.46% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.46% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift         1804      0.02%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0      0.00%     78.48% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead      1155293     13.10%     91.58% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite       729774      8.28%     99.85% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead         9064      0.10%     99.96% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite         3738      0.04%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total      8818187                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedControl::IsControl      1171238                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsDirectControl       964365                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsIndirectControl       205406                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCondControl       691136                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsUncondControl       479663                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCall       189138                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsReturn       188323                       # Class of control type instructions committed (Count)
system.switch_cpus1.decode.idleCycles         2861566                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles      9021008                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles          1533220                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles       273696                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles         69863                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved       853727                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred        38219                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts      11384495                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts       181424                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.executeStats0.numInsts     10199999                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches      1293937                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts      1354264                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts       804109                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate     0.524900                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numCCRegReads      5307275                       # Number of times the CC registers were read (Count)
system.switch_cpus1.executeStats0.numCCRegWrites      2584978                       # Number of times the CC registers were written (Count)
system.switch_cpus1.executeStats0.numFpRegReads        81175                       # Number of times the floating registers were read (Count)
system.switch_cpus1.executeStats0.numFpRegWrites        43413                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numIntRegReads     12583613                       # Number of times the integer registers were read (Count)
system.switch_cpus1.executeStats0.numIntRegWrites      7293062                       # Number of times the integer registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs      2158373                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numMiscRegReads      4417765                       # Number of times the Misc registers were read (Count)
system.switch_cpus1.executeStats0.numMiscRegWrites        25729                       # Number of times the Misc registers were written (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetch.predictedBranches      1164544                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles             10174826                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles         215276                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles             20665                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles         3308                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles        20738                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles         5034                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.icacheWaitRetryStallCycles          688                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus1.fetch.cacheLines          1101639                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes        43121                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes             138                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples     13759354                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     0.915712                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     2.320924                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0        11559557     84.01%     84.01% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1          155696      1.13%     85.14% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2          193382      1.41%     86.55% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3          190455      1.38%     87.93% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4          183591      1.33%     89.27% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5          193261      1.40%     90.67% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6          168536      1.22%     91.90% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7          145115      1.05%     92.95% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8          969761      7.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total     13759354                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetchStats0.numInsts      5583699                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate     0.287341                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.numBranches      1664779                       # Number of branches fetched (Count)
system.switch_cpus1.fetchStats0.branchRate     0.085671                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.icacheStallCycles      3426457                       # ICache total stall cycles (Cycle)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.iew.squashCycles            69863                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.iew.blockCycles           2093287                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.iew.unblockCycles          109985                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.iew.dispatchedInsts      10901539                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.iew.dispSquashedInsts         9670                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.iew.dispLoadInsts         1442549                       # Number of dispatched load instructions (Count)
system.switch_cpus1.iew.dispStoreInsts         863758                       # Number of dispatched store instructions (Count)
system.switch_cpus1.iew.dispNonSpecInsts        65540                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iew.iqFullEvents            19886                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.iew.lsqFullEvents           79469                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.iew.memOrderViolationEvents        14634                       # Number of memory order violations (Count)
system.switch_cpus1.iew.predictedTakenIncorrect        17587                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.iew.predictedNotTakenIncorrect        43444                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.iew.branchMispredicts        61031                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.iew.instsToCommit        10161090                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.iew.writebackCount       10134753                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.iew.producerInst          6636091                       # Number of instructions producing a value (Count)
system.switch_cpus1.iew.consumerInst         11023192                       # Number of instructions consuming a value (Count)
system.switch_cpus1.iew.wbRate               0.521542                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.iew.wbFanout             0.602012                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.lsq0.forwLoads             189309                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads         278192                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses          845                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation        14634                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores        130246                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads         2534                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache           644                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.lsq0.loadToUse::samples      1163746                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::mean    12.807789                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::stdev    52.795443                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::0-9       1087694     93.46%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::10-19         5747      0.49%     93.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::20-29         5544      0.48%     94.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::30-39         2798      0.24%     94.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::40-49         1479      0.13%     94.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::50-59         1065      0.09%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::60-69          842      0.07%     94.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::70-79         1609      0.14%     95.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::80-89         2674      0.23%     95.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::90-99         2858      0.25%     95.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::100-109        15344      1.32%     96.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::110-119         4954      0.43%     97.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::120-129         1352      0.12%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::130-139         3985      0.34%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::140-149         1667      0.14%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::150-159         2554      0.22%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::160-169         6179      0.53%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::170-179         1633      0.14%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::180-189          407      0.03%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::190-199          259      0.02%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::200-209          171      0.01%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::210-219          223      0.02%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::220-229          299      0.03%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::230-239          244      0.02%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::240-249          239      0.02%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::250-259          274      0.02%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::260-269          254      0.02%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::270-279          327      0.03%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::280-289          262      0.02%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::290-299          375      0.03%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::overflows        10434      0.90%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::max_value         4112                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::total      1163746                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.mmu.dtb.rdAccesses        1355248                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses         805473                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses             9505                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses             3634                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses        1104649                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses             1662                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions          365                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples          183                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 801655161.202186                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 342668717.741526                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          183    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value      1075500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value    997216000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total          183                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON   9711577000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 146702894500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF      4480500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles         69863                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles         3003411                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles        1779537                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles      5389975                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles          1653458                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles      1863102                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts      11138658                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents        25717                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents        292711                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents         30093                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents       1452905                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.fullRegistersEvents            1                       # Number of times there has been no free registers (Count)
system.switch_cpus1.rename.renamedOperands     16746915                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups           35066172                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups        14086638                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.fpLookups           114812                       # Number of floating rename lookups (Count)
system.switch_cpus1.rename.committedMaps     13122303                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps         3624612                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing          55258                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing        51060                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts          1396202                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads                23888254                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes               22102514                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts         3846348                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps           8818187                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles               294596449                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                      1.748726                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                      0.571845                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded              271813786                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded          166877                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued             274895290                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued         24814                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined      2926072                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined      4809820                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved        21464                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples    280889126                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      0.978661                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     1.976925                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0        206885460     73.65%     73.65% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1         14569901      5.19%     78.84% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2         11910825      4.24%     83.08% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3         10873382      3.87%     86.95% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4         11361082      4.04%     91.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5          8384925      2.99%     93.98% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6          7107258      2.53%     96.51% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7          4499252      1.60%     98.11% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8          5297041      1.89%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total    280889126                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu         256784      4.96%      4.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult             0      0.00%      4.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::ZeroMult            0      0.00%      4.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv              0      0.00%      4.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd            0      0.00%      4.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%      4.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt            1      0.00%      4.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult            0      0.00%      4.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc            0      0.00%      4.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv            0      0.00%      4.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc            0      0.00%      4.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%      4.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd          5639      0.11%      5.07% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%      5.07% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu        561635     10.85%     15.92% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp            22      0.00%     15.93% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt           638      0.01%     15.94% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc        98633      1.91%     17.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%     17.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%     17.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMatMultAcc            0      0.00%     17.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift           20      0.00%     17.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%     17.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%     17.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%     17.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd       393817      7.61%     25.45% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%     25.45% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%     25.45% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt         3460      0.07%     25.52% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv         7290      0.14%     25.66% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%     25.66% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult      2042712     39.47%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMatMultAcc            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::Matrix              0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MatrixMov            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MatrixOP            0      0.00%     65.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead        129788      2.51%     67.65% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite        67463      1.30%     68.95% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead      1550450     29.96%     98.91% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite        56367      1.09%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass       132645      0.05%      0.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu     74078405     26.95%     27.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult        41722      0.02%     27.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::ZeroMult            0      0.00%     27.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv        17071      0.01%     27.02% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd     24365766      8.86%     35.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     35.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt          462      0.00%     35.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult            0      0.00%     35.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     35.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     35.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc            0      0.00%     35.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     35.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd        13742      0.00%     35.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     35.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu      7706157      2.80%     38.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp          370      0.00%     38.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt        16741      0.01%     38.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc      1375116      0.50%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift         3826      0.00%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     39.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd     34237499     12.45%     51.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     51.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     51.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt       102023      0.04%     51.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv      1078327      0.39%     52.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     52.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult     51563684     18.76%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt           37      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::Matrix            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MatrixMov            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MatrixOP            0      0.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead      3643077      1.33%     72.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite      4975142      1.81%     73.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead     54767324     19.92%     93.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite     16776154      6.10%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total    274895290                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                0.933125                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                    5174719                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.018824                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads       365548327                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites       45408584                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses     41843613                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads        470330912                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites       229521664                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses    228986522                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses           42410942                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses           237526422                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus2.numSquashedInsts           143316                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.timesIdled                 141713                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles               13707323                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.quiesceCycles            17397891                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus2.MemDepUnit__0.insertedLoads     54721589                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores     21804554                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads      3035834                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores      1412680                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups_0::NoBranch        36064      0.88%      0.88% # Number of BP lookups (Count)
system.switch_cpus2.branchPred.lookups_0::Return       383800      9.40%     10.29% # Number of BP lookups (Count)
system.switch_cpus2.branchPred.lookups_0::CallDirect       407988     10.00%     20.29% # Number of BP lookups (Count)
system.switch_cpus2.branchPred.lookups_0::CallIndirect         1986      0.05%     20.33% # Number of BP lookups (Count)
system.switch_cpus2.branchPred.lookups_0::DirectCond      2931443     71.83%     92.17% # Number of BP lookups (Count)
system.switch_cpus2.branchPred.lookups_0::DirectUncond       286548      7.02%     99.19% # Number of BP lookups (Count)
system.switch_cpus2.branchPred.lookups_0::IndirectCond            0      0.00%     99.19% # Number of BP lookups (Count)
system.switch_cpus2.branchPred.lookups_0::IndirectUncond        33147      0.81%    100.00% # Number of BP lookups (Count)
system.switch_cpus2.branchPred.lookups_0::total      4080976                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.squashes_0::NoBranch        34112      5.74%      5.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.squashes_0::Return        53363      8.98%     14.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.squashes_0::CallDirect        76439     12.86%     27.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.squashes_0::CallIndirect          909      0.15%     27.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.squashes_0::DirectCond       352370     59.28%     87.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.squashes_0::DirectUncond        55378      9.32%     96.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.squashes_0::IndirectCond            0      0.00%     96.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.squashes_0::IndirectUncond        21809      3.67%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.squashes_0::total       594380                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.corrected_0::NoBranch         4364      3.31%      3.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.corrected_0::Return          634      0.48%      3.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.corrected_0::CallDirect        30161     22.85%     26.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.corrected_0::CallIndirect          527      0.40%     27.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.corrected_0::DirectCond        78158     59.22%     86.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.corrected_0::DirectUncond        14251     10.80%     97.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.corrected_0::IndirectCond            0      0.00%     97.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.corrected_0::IndirectUncond         3890      2.95%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.corrected_0::total       131985                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.committed_0::NoBranch         1952      0.06%      0.06% # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.committed_0::Return       330437      9.48%      9.53% # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.committed_0::CallDirect       331549      9.51%     19.04% # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.committed_0::CallIndirect         1077      0.03%     19.07% # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.committed_0::DirectCond      2579073     73.97%     93.04% # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.committed_0::DirectUncond       231170      6.63%     99.67% # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.committed_0::IndirectCond            0      0.00%     99.67% # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.committed_0::IndirectUncond        11338      0.33%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.committed_0::total      3486596                       # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.mispredicted_0::NoBranch         1952      1.83%      1.83% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.mispredicted_0::Return          519      0.49%      2.32% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.mispredicted_0::CallDirect        19644     18.41%     20.73% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.mispredicted_0::CallIndirect          483      0.45%     21.18% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.mispredicted_0::DirectCond        71985     67.47%     88.66% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.mispredicted_0::DirectUncond         8483      7.95%     96.61% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.mispredicted_0::IndirectCond            0      0.00%     96.61% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.mispredicted_0::IndirectUncond         3620      3.39%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.mispredicted_0::total       106686                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.targetProvider_0::NoTarget      1239181     30.36%     30.36% # The component providing the target for taken branches (Count)
system.switch_cpus2.branchPred.targetProvider_0::BTB      2446589     59.95%     90.32% # The component providing the target for taken branches (Count)
system.switch_cpus2.branchPred.targetProvider_0::RAS       383799      9.40%     99.72% # The component providing the target for taken branches (Count)
system.switch_cpus2.branchPred.targetProvider_0::Indirect        11407      0.28%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus2.branchPred.targetProvider_0::total      4080976                       # The component providing the target for taken branches (Count)
system.switch_cpus2.branchPred.targetWrong_0::NoBranch        91558     79.86%     79.86% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.targetWrong_0::Return        21351     18.62%     98.49% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.targetWrong_0::CallDirect          633      0.55%     99.04% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.targetWrong_0::CallIndirect         1101      0.96%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.targetWrong_0::total       114643                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.condPredicted      2942072                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condPredictedTaken      1864160                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus2.branchPred.condIncorrect       131985                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.predTakenBTBMiss        64057                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus2.branchPred.NotTakenMispredicted       112598                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus2.branchPred.TakenMispredicted        19387                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus2.branchPred.BTBLookups      4080976                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBUpdates       103183                       # Number of BTB updates (Count)
system.switch_cpus2.branchPred.BTBHits        2919544                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.715403                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.BTBMispredicted        72788                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus2.branchPred.indirectLookups        35133                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits        11407                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses        23726                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.branchPred.btb.lookups::NoBranch        36064      0.88%      0.88% # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.lookups::Return       383800      9.40%     10.29% # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.lookups::CallDirect       407988     10.00%     20.29% # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.lookups::CallIndirect         1986      0.05%     20.33% # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.lookups::DirectCond      2931443     71.83%     92.17% # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.lookups::DirectUncond       286548      7.02%     99.19% # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.lookups::IndirectCond            0      0.00%     99.19% # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.lookups::IndirectUncond        33147      0.81%    100.00% # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.lookups::total      4080976                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.misses::NoBranch         5361      0.46%      0.46% # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.misses::Return       337305     29.04%     29.50% # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.misses::CallDirect        39060      3.36%     32.87% # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.misses::CallIndirect         1980      0.17%     33.04% # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.misses::DirectCond       726135     62.52%     95.56% # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.misses::DirectUncond        18444      1.59%     97.15% # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.misses::IndirectCond            0      0.00%     97.15% # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.misses::IndirectUncond        33147      2.85%    100.00% # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.misses::total      1161432                       # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.updates::CallDirect        30161     29.23%     29.23% # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.updates::CallIndirect            0      0.00%     29.23% # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.updates::DirectCond        58771     56.96%     86.19% # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.updates::DirectUncond        14251     13.81%    100.00% # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.updates::total       103183                       # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.mispredict::CallDirect        30161     29.23%     29.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.mispredict::CallIndirect            0      0.00%     29.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.mispredict::DirectCond        58771     56.96%     86.19% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.mispredict::DirectUncond        14251     13.81%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.mispredict::total       103183                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.branchPred.indirectBranchPred.lookups        35133                       # Number of lookups (Count)
system.switch_cpus2.branchPred.indirectBranchPred.hits        11407                       # Number of hits of a tag (Count)
system.switch_cpus2.branchPred.indirectBranchPred.misses        23726                       # Number of misses (Count)
system.switch_cpus2.branchPred.indirectBranchPred.targetRecords         4417                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus2.branchPred.indirectBranchPred.indirectRecords        39550                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus2.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus2.branchPred.ras.pushes       463337                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus2.branchPred.ras.pops        461148                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus2.branchPred.ras.squashes       130711                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus2.branchPred.ras.used        330437                       # Number of times the RAS is the provider (Count)
system.switch_cpus2.branchPred.ras.correct       329918                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus2.branchPred.ras.incorrect          519                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus2.commit.commitSquashedInsts      2912225                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls       145413                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts        81963                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples    280445474                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     0.959383                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     2.245036                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0    220596290     78.66%     78.66% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1     11409320      4.07%     82.73% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2      9428288      3.36%     86.09% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3      6572503      2.34%     88.43% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4      5597193      2.00%     90.43% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5      3450572      1.23%     91.66% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6      2999487      1.07%     92.73% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7      1701937      0.61%     93.34% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8     18689884      6.66%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total    280445474                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars              85869                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.functionCalls       332626                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass       110238      0.04%      0.04% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu     72620234     26.99%     27.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult        40726      0.02%     27.05% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::ZeroMult            0      0.00%     27.05% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv        16009      0.01%     27.05% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd     24321656      9.04%     36.09% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     36.09% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt          416      0.00%     36.09% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     36.09% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     36.09% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     36.09% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     36.09% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     36.09% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd        12866      0.00%     36.10% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     36.10% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu      7699807      2.86%     38.96% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp          354      0.00%     38.96% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt        13146      0.00%     38.96% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc      1372955      0.51%     39.47% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     39.47% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     39.47% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     39.47% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift         2307      0.00%     39.48% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     39.48% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     39.48% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     39.48% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     34224647     12.72%     52.20% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.20% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.20% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt       101838      0.04%     52.23% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      1077661      0.40%     52.63% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.63% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     51543195     19.16%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt           25      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::Matrix            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MatrixMov            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MatrixOP            0      0.00%     71.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead      3365133      1.25%     73.04% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite      4848760      1.80%     74.84% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     50930848     18.93%     93.77% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     16751769      6.23%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total    269054590                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples     18689884                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.commitStats0.numInsts    168463467                       # Number of instructions committed (thread level) (Count)
system.switch_cpus2.commitStats0.numOps     269054590                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP    168463467                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP    269054590                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi         1.748726                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc         0.571845                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs     75896510                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts    228808580                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts    108193541                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts     54295981                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts     21600529                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass       110238      0.04%      0.04% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu     72620234     26.99%     27.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult        40726      0.02%     27.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::ZeroMult            0      0.00%     27.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv        16009      0.01%     27.05% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd     24321656      9.04%     36.09% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0      0.00%     36.09% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt          416      0.00%     36.09% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0      0.00%     36.09% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     36.09% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0      0.00%     36.09% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0      0.00%     36.09% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0      0.00%     36.09% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd        12866      0.00%     36.10% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     36.10% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu      7699807      2.86%     38.96% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp          354      0.00%     38.96% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt        13146      0.00%     38.96% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc      1372955      0.51%     39.47% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0      0.00%     39.47% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     39.47% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     39.47% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift         2307      0.00%     39.48% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     39.48% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0      0.00%     39.48% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0      0.00%     39.48% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd     34224647     12.72%     52.20% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     52.20% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     52.20% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt       101838      0.04%     52.23% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv      1077661      0.40%     52.63% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     52.63% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult     51543195     19.16%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt           25      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0      0.00%     71.79% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead      3365133      1.25%     73.04% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite      4848760      1.80%     74.84% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead     50930848     18.93%     93.77% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite     16751769      6.23%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total    269054590                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedControl::IsControl      3486596                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsDirectControl      3141792                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsIndirectControl       342852                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsCondControl      2579073                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsUncondControl       907206                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsCall       332626                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsReturn       330437                       # Class of control type instructions committed (Count)
system.switch_cpus2.decode.idleCycles        17470403                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles    225365609                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles         29270519                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles      8676669                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles        105923                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved      2383748                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred        53011                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts     272735986                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts       261303                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.executeStats0.numInsts    274641893                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches      3638047                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts     58304147                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts     21701716                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate     0.932265                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numCCRegReads     16106793                       # Number of times the CC registers were read (Count)
system.switch_cpus2.executeStats0.numCCRegWrites     16277198                       # Number of times the CC registers were written (Count)
system.switch_cpus2.executeStats0.numFpRegReads    377032973                       # Number of times the floating registers were read (Count)
system.switch_cpus2.executeStats0.numFpRegWrites    211850899                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numIntRegReads    123009907                       # Number of times the integer registers were read (Count)
system.switch_cpus2.executeStats0.numIntRegWrites     30879565                       # Number of times the integer registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs     80005863                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numMiscRegReads     87552546                       # Number of times the Misc registers were read (Count)
system.switch_cpus2.executeStats0.numMiscRegWrites        29383                       # Number of times the Misc registers were written (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetch.predictedBranches      2841795                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles            256532207                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles         316756                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles            201445                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles        47641                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles        63084                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles          632                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.icacheWaitRetryStallCycles         1190                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus2.fetch.cacheLines         16707780                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes        67596                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes             601                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples    280889126                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     0.976689                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     2.469784                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0       237236588     84.46%     84.46% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1         3196732      1.14%     85.60% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2         2622317      0.93%     86.53% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3         2297427      0.82%     87.35% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4         2840813      1.01%     88.36% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5         2124746      0.76%     89.12% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6         2513727      0.89%     90.01% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7         2515933      0.90%     90.91% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8        25540843      9.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total    280889126                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetchStats0.numInsts    171045615                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate     0.580610                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.numBranches      4080976                       # Number of branches fetched (Count)
system.switch_cpus2.fetchStats0.branchRate     0.013853                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.icacheStallCycles     23884549                       # ICache total stall cycles (Cycle)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.iew.squashCycles           105923                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.iew.blockCycles          27055605                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.iew.unblockCycles        50239981                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.iew.dispatchedInsts     271980663                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.iew.dispSquashedInsts        14154                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.iew.dispLoadInsts        54721589                       # Number of dispatched load instructions (Count)
system.switch_cpus2.iew.dispStoreInsts       21804554                       # Number of dispatched store instructions (Count)
system.switch_cpus2.iew.dispNonSpecInsts        66566                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iew.iqFullEvents           428099                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.iew.lsqFullEvents        49403484                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.iew.memOrderViolationEvents        23684                       # Number of memory order violations (Count)
system.switch_cpus2.iew.predictedTakenIncorrect        25865                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.iew.predictedNotTakenIncorrect        66412                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.iew.branchMispredicts        92277                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.iew.instsToCommit       270865387                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.iew.writebackCount      270830135                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.iew.producerInst        180133228                       # Number of instructions producing a value (Count)
system.switch_cpus2.iew.consumerInst        292341296                       # Number of instructions consuming a value (Count)
system.switch_cpus2.iew.wbRate               0.919326                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.iew.wbFanout             0.616174                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.lsq0.forwLoads            2190904                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads         425608                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses         1431                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation        23684                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores        204025                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads          403                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache        422495                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.lsq0.loadToUse::samples     54294763                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::mean    24.186470                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::stdev   113.241182                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::0-9      45767016     84.29%     84.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::10-19       608282      1.12%     85.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::20-29       335452      0.62%     86.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::30-39       211874      0.39%     86.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::40-49       165393      0.30%     86.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::50-59       150332      0.28%     87.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::60-69       163996      0.30%     87.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::70-79       223853      0.41%     87.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::80-89       368619      0.68%     88.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::90-99       597250      1.10%     89.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::100-109      1588983      2.93%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::110-119      1289560      2.38%     94.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::120-129       473112      0.87%     95.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::130-139       364095      0.67%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::140-149       191987      0.35%     96.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::150-159       182254      0.34%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::160-169       285594      0.53%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::170-179       153932      0.28%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::180-189       104401      0.19%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::190-199        91698      0.17%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::200-209       106705      0.20%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::210-219        74612      0.14%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::220-229        63134      0.12%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::230-239        60236      0.11%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::240-249        61363      0.11%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::250-259        69909      0.13%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::260-269        67519      0.12%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::270-279        59073      0.11%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::280-289        51708      0.10%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::290-299        44446      0.08%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::overflows       318375      0.59%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::max_value        12335                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::total     54294763                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.mmu.dtb.rdAccesses       54670799                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses       21735789                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses            75664                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses            34477                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses       16712426                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses             2024                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions           43                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean    414578500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 409806353.177182                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value      1128500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value    993727000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 146934555000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED   9120727000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF    363670000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles        105923                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles        21184095                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles       86847369                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles      2643112                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles         33861765                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles    136246854                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts     272390061                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents       863346                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents       8645610                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents      42538277                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents      86600031                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.renamedOperands    289374387                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups          716100328                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups       121062817                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.fpLookups        377425724                       # Number of floating rename lookups (Count)
system.switch_cpus2.rename.committedMaps    284322127                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps         5052260                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing          61954                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing        39137                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts         51125415                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads               533710032                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes              544379040                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts       168463467                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps         269054590                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                 6010591                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                      4.706710                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                      0.212463                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded                3418823                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded           41737                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued               3326188                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued          3008                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined       461739                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined       748524                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved         5925                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples      3371822                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      0.986466                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     1.744007                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0          2241926     66.49%     66.49% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1           319874      9.49%     75.98% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2           234576      6.96%     82.93% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3           191520      5.68%     88.61% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4           155648      4.62%     93.23% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5           100409      2.98%     96.21% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6            72751      2.16%     98.37% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7            39485      1.17%     99.54% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8            15633      0.46%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total      3371822                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu          26859     42.32%     42.32% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult             0      0.00%     42.32% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::ZeroMult            0      0.00%     42.32% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv              0      0.00%     42.32% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd            0      0.00%     42.32% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp            0      0.00%     42.32% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt            2      0.00%     42.32% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult            0      0.00%     42.32% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc            0      0.00%     42.32% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv            0      0.00%     42.32% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc            0      0.00%     42.32% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%     42.32% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             0      0.00%     42.32% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%     42.32% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu           131      0.21%     42.53% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp             0      0.00%     42.53% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt            18      0.03%     42.55% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc           40      0.06%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMatMultAcc            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::Matrix              0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MatrixMov            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MatrixOP            0      0.00%     42.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead         18752     29.54%     72.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite        17431     27.46%     99.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead          204      0.32%     99.94% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite           35      0.06%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass        10829      0.33%      0.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu      2596480     78.06%     78.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult         5076      0.15%     78.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::ZeroMult            0      0.00%     78.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv         4225      0.13%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd          259      0.01%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt           96      0.00%     78.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult            0      0.00%     78.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     78.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc            0      0.00%     78.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     78.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd           58      0.00%     78.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu         1270      0.04%     78.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp           88      0.00%     78.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt          598      0.02%     78.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc          827      0.02%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift           49      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::Matrix            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MatrixMov            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MatrixOP            0      0.00%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead       427152     12.84%     91.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite       275663      8.29%     99.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead         2109      0.06%     99.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite         1409      0.04%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total      3326188                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                0.553388                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                      63472                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.019083                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads        10076180                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites        3914087                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses      3276226                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads            14498                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites           10175                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses         6295                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses            3371430                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses                7401                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus3.numSquashedInsts            25175                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.timesIdled                  25741                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                2638769                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.quiesceCycles           306827291                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus3.MemDepUnit__0.insertedLoads       441476                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores       290427                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads       114576                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores        73678                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups_0::NoBranch         9443      1.80%      1.80% # Number of BP lookups (Count)
system.switch_cpus3.branchPred.lookups_0::Return        84909     16.20%     18.00% # Number of BP lookups (Count)
system.switch_cpus3.branchPred.lookups_0::CallDirect        92420     17.64%     35.64% # Number of BP lookups (Count)
system.switch_cpus3.branchPred.lookups_0::CallIndirect          372      0.07%     35.71% # Number of BP lookups (Count)
system.switch_cpus3.branchPred.lookups_0::DirectCond       299105     57.08%     92.79% # Number of BP lookups (Count)
system.switch_cpus3.branchPred.lookups_0::DirectUncond        30560      5.83%     98.62% # Number of BP lookups (Count)
system.switch_cpus3.branchPred.lookups_0::IndirectCond            0      0.00%     98.62% # Number of BP lookups (Count)
system.switch_cpus3.branchPred.lookups_0::IndirectUncond         7245      1.38%    100.00% # Number of BP lookups (Count)
system.switch_cpus3.branchPred.lookups_0::total       524054                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.squashes_0::NoBranch         8591      6.72%      6.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.squashes_0::Return        12098      9.47%     16.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.squashes_0::CallDirect        18564     14.53%     30.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.squashes_0::CallIndirect          124      0.10%     30.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.squashes_0::DirectCond        71464     55.92%     86.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.squashes_0::DirectUncond        11813      9.24%     95.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.squashes_0::IndirectCond            0      0.00%     95.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.squashes_0::IndirectUncond         5145      4.03%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.squashes_0::total       127799                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.corrected_0::NoBranch         1537      4.68%      4.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.corrected_0::Return          181      0.55%      5.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.corrected_0::CallDirect         7747     23.61%     28.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.corrected_0::CallIndirect          100      0.30%     29.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.corrected_0::DirectCond        18973     57.81%     86.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.corrected_0::DirectUncond         3589     10.94%     97.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.corrected_0::IndirectCond            0      0.00%     97.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.corrected_0::IndirectUncond          691      2.11%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.corrected_0::total        32818                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.committed_0::NoBranch          852      0.22%      0.22% # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.committed_0::Return        72809     18.37%     18.59% # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.committed_0::CallDirect        73855     18.64%     37.23% # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.committed_0::CallIndirect          248      0.06%     37.29% # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.committed_0::DirectCond       227639     57.45%     94.74% # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.committed_0::DirectUncond        18747      4.73%     99.47% # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.committed_0::IndirectCond            0      0.00%     99.47% # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.committed_0::IndirectUncond         2100      0.53%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.committed_0::total       396250                       # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.mispredicted_0::NoBranch          852      3.20%      3.20% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.mispredicted_0::Return          172      0.65%      3.85% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.mispredicted_0::CallDirect         5343     20.08%     23.93% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.mispredicted_0::CallIndirect           96      0.36%     24.29% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.mispredicted_0::DirectCond        17358     65.23%     89.52% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.mispredicted_0::DirectUncond         2157      8.11%     97.63% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.63% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.mispredicted_0::IndirectUncond          631      2.37%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.mispredicted_0::total        26609                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.targetProvider_0::NoTarget       154408     29.46%     29.46% # The component providing the target for taken branches (Count)
system.switch_cpus3.branchPred.targetProvider_0::BTB       282589     53.92%     83.39% # The component providing the target for taken branches (Count)
system.switch_cpus3.branchPred.targetProvider_0::RAS        84909     16.20%     99.59% # The component providing the target for taken branches (Count)
system.switch_cpus3.branchPred.targetProvider_0::Indirect         2148      0.41%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus3.branchPred.targetProvider_0::total       524054                       # The component providing the target for taken branches (Count)
system.switch_cpus3.branchPred.targetWrong_0::NoBranch        21728     81.44%     81.44% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.targetWrong_0::Return         4619     17.31%     98.75% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.targetWrong_0::CallDirect          181      0.68%     99.43% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.targetWrong_0::CallIndirect          153      0.57%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.targetWrong_0::total        26681                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.condPredicted       303571                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condPredictedTaken       186485                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus3.branchPred.condIncorrect        32818                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.predTakenBTBMiss        16003                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus3.branchPred.NotTakenMispredicted        29375                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus3.branchPred.TakenMispredicted         3443                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus3.branchPred.BTBLookups       524054                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBUpdates        26866                       # Number of BTB updates (Count)
system.switch_cpus3.branchPred.BTBHits         326899                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.623789                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.BTBMispredicted        18276                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus3.branchPred.indirectLookups         7617                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits         2148                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses         5469                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.branchPred.btb.lookups::NoBranch         9443      1.80%      1.80% # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.lookups::Return        84909     16.20%     18.00% # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.lookups::CallDirect        92420     17.64%     35.64% # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.lookups::CallIndirect          372      0.07%     35.71% # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.lookups::DirectCond       299105     57.08%     92.79% # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.lookups::DirectUncond        30560      5.83%     98.62% # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.lookups::IndirectCond            0      0.00%     98.62% # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.lookups::IndirectUncond         7245      1.38%    100.00% # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.lookups::total       524054                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.misses::NoBranch         1200      0.61%      0.61% # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.misses::Return        76599     38.85%     39.46% # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.misses::CallDirect         9911      5.03%     44.49% # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.misses::CallIndirect          370      0.19%     44.68% # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.misses::DirectCond        97422     49.41%     94.09% # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.misses::DirectUncond         4409      2.24%     96.33% # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.misses::IndirectCond            0      0.00%     96.33% # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.misses::IndirectUncond         7244      3.67%    100.00% # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.misses::total       197155                       # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.updates::CallDirect         7747     28.84%     28.84% # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.updates::CallIndirect            0      0.00%     28.84% # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.updates::DirectCond        15530     57.81%     86.64% # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.updates::DirectUncond         3589     13.36%    100.00% # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.updates::total        26866                       # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.mispredict::CallDirect         7747     28.84%     28.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.mispredict::CallIndirect            0      0.00%     28.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.mispredict::DirectCond        15530     57.81%     86.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.mispredict::DirectUncond         3589     13.36%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.mispredict::total        26866                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.branchPred.indirectBranchPred.lookups         7617                       # Number of lookups (Count)
system.switch_cpus3.branchPred.indirectBranchPred.hits         2148                       # Number of hits of a tag (Count)
system.switch_cpus3.branchPred.indirectBranchPred.misses         5469                       # Number of misses (Count)
system.switch_cpus3.branchPred.indirectBranchPred.targetRecords          791                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus3.branchPred.indirectBranchPred.indirectRecords         8408                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus3.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus3.branchPred.ras.pushes       104890                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus3.branchPred.ras.pops        103597                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus3.branchPred.ras.squashes        30786                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus3.branchPred.ras.used         72809                       # Number of times the RAS is the provider (Count)
system.switch_cpus3.branchPred.ras.correct        72637                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus3.branchPred.ras.incorrect          172                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus3.commit.commitSquashedInsts       458628                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls        35812                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts        19332                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples      3298828                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     0.909044                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     2.025627                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0      2450183     74.27%     74.27% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1       266847      8.09%     82.36% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2       117661      3.57%     85.93% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3       146835      4.45%     90.38% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4        68485      2.08%     92.46% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5        41731      1.27%     93.72% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6        28880      0.88%     94.60% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7        25417      0.77%     95.37% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8       152789      4.63%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total      3298828                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars              16632                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.functionCalls        74103                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass         5379      0.18%      0.18% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu      2342694     78.12%     78.30% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult         4886      0.16%     78.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::ZeroMult            0      0.00%     78.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv         4102      0.14%     78.60% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd          226      0.01%     78.61% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     78.61% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt           80      0.00%     78.61% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     78.61% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.61% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     78.61% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     78.61% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     78.61% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd           34      0.00%     78.61% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.61% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu         1058      0.04%     78.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp           78      0.00%     78.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt          514      0.02%     78.67% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc          709      0.02%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift           31      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::Matrix            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MatrixMov            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MatrixOP            0      0.00%     78.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead       382656     12.76%     91.45% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite       253979      8.47%     99.92% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead         1252      0.04%     99.96% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite         1102      0.04%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total      2998780                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples       152789                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.commitStats0.numInsts      1277026                       # Number of instructions committed (thread level) (Count)
system.switch_cpus3.commitStats0.numOps       2998780                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP      1277026                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP      2998780                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi         4.706710                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc         0.212463                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs       638989                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts         5267                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts      2909933                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts       383908                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts       255081                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass         5379      0.18%      0.18% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu      2342694     78.12%     78.30% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult         4886      0.16%     78.46% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::ZeroMult            0      0.00%     78.46% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv         4102      0.14%     78.60% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd          226      0.01%     78.61% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0      0.00%     78.61% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt           80      0.00%     78.61% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0      0.00%     78.61% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.61% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0      0.00%     78.61% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0      0.00%     78.61% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.61% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd           34      0.00%     78.61% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.61% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu         1058      0.04%     78.65% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp           78      0.00%     78.65% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt          514      0.02%     78.67% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc          709      0.02%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift           31      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0      0.00%     78.69% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead       382656     12.76%     91.45% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite       253979      8.47%     99.92% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead         1252      0.04%     99.96% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite         1102      0.04%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total      2998780                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedControl::IsControl       396250                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsDirectControl       320241                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsIndirectControl        75157                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCondControl       227639                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsUncondControl       168424                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCall        74103                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsReturn        72809                       # Class of control type instructions committed (Count)
system.switch_cpus3.decode.idleCycles         1188742                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles      1567015                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles           513282                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles        80765                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles         22017                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved       267085                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred        14690                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts       3589927                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts        75740                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.executeStats0.numInsts      3296827                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches       426210                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts       421473                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts       273021                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate     0.548503                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numCCRegReads      1813094                       # Number of times the CC registers were read (Count)
system.switch_cpus3.executeStats0.numCCRegWrites       832009                       # Number of times the CC registers were written (Count)
system.switch_cpus3.executeStats0.numFpRegReads         7833                       # Number of times the floating registers were read (Count)
system.switch_cpus3.executeStats0.numFpRegWrites         4482                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numIntRegReads      4093878                       # Number of times the integer registers were read (Count)
system.switch_cpus3.executeStats0.numIntRegWrites      2355264                       # Number of times the integer registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs       694494                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numMiscRegReads      1427975                       # Number of times the Misc registers were read (Count)
system.switch_cpus3.executeStats0.numMiscRegWrites        11588                       # Number of times the Misc registers were written (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetch.predictedBranches       369646                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles              1955334                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles          73022                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles             27699                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles         2697                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles        10489                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles         4808                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.icacheWaitRetryStallCycles          415                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus3.fetch.cacheLines           345255                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes        14836                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes             184                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples      3371822                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     1.164714                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     2.561298                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0         2679378     79.46%     79.46% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1           63177      1.87%     81.34% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2           53853      1.60%     82.93% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3           62459      1.85%     84.79% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4           47256      1.40%     86.19% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5           60188      1.79%     87.97% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6           58188      1.73%     89.70% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7           48727      1.45%     91.14% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8          298596      8.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total      3371822                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetchStats0.numInsts      1667849                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate     0.277485                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.numBranches       524054                       # Number of branches fetched (Count)
system.switch_cpus3.fetchStats0.branchRate     0.087188                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.icacheStallCycles      1333869                       # ICache total stall cycles (Cycle)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.iew.squashCycles            22017                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.iew.blockCycles            337303                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.iew.unblockCycles           42145                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.iew.dispatchedInsts       3460560                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.iew.dispSquashedInsts         4225                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.iew.dispLoadInsts          441476                       # Number of dispatched load instructions (Count)
system.switch_cpus3.iew.dispStoreInsts         290427                       # Number of dispatched store instructions (Count)
system.switch_cpus3.iew.dispNonSpecInsts        20603                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iew.iqFullEvents             6104                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.iew.lsqFullEvents           32132                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.iew.memOrderViolationEvents         1981                       # Number of memory order violations (Count)
system.switch_cpus3.iew.predictedTakenIncorrect         5697                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.iew.predictedNotTakenIncorrect        16045                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.iew.branchMispredicts        21742                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.iew.instsToCommit         3288676                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.iew.writebackCount        3282521                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.iew.producerInst          2126540                       # Number of instructions producing a value (Count)
system.switch_cpus3.iew.consumerInst          3589307                       # Number of instructions consuming a value (Count)
system.switch_cpus3.iew.wbRate               0.546123                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.iew.wbFanout             0.592465                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.lsq0.forwLoads              67448                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads          57558                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses          252                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation         1981                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores         35345                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads          158                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache           299                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.lsq0.loadToUse::samples       383731                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::mean     8.964788                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::stdev    39.387395                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::0-9        366012     95.38%     95.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::10-19          914      0.24%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::20-29         1535      0.40%     96.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::30-39         1350      0.35%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::40-49          339      0.09%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::50-59          177      0.05%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::60-69          142      0.04%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::70-79          294      0.08%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::80-89          516      0.13%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::90-99          759      0.20%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::100-109         3736      0.97%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::110-119          583      0.15%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::120-129          390      0.10%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::130-139         1160      0.30%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::140-149          511      0.13%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::150-159          723      0.19%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::160-169         1871      0.49%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::170-179          574      0.15%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::180-189          111      0.03%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::190-199           90      0.02%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::200-209           68      0.02%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::210-219           88      0.02%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::220-229           88      0.02%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::230-239           88      0.02%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::240-249           77      0.02%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::250-259           74      0.02%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::260-269           65      0.02%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::270-279          103      0.03%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::280-289           63      0.02%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::290-299          104      0.03%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::overflows         1126      0.29%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::max_value         3858                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::total       383731                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.mmu.dtb.rdAccesses         423276                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses         274275                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses             2938                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses             1255                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses         346767                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses              837                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4852048753000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions          348                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples          174                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean 881688117.816092                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 267974534.036911                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          174    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value      7450500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value    997279000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total          174                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON   3000744000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 153413732500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF      4475500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles         22017                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles         1237728                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles         507291                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles       414109                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles           541290                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles       649379                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts       3528241                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents         5675                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents        100280                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents         10386                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents        515918                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.renamedOperands      5241295                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups           11057941                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups         4448289                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.fpLookups             9986                       # Number of floating rename lookups (Count)
system.switch_cpus3.rename.committedMaps      4450955                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps          790285                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing          14442                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing        14047                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts           425505                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads                 6598746                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes                6987689                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts         1277026                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps           2998780                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
