Analysis & Synthesis report for VGA_LCD_Driver_DE270_Top
Tue Apr 28 23:54:46 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|VGA_V_STATE
 11. State Machine - |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|VGA_H_STATE
 12. State Machine - |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|LCD_V_STATE
 13. State Machine - |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|LCD_H_STATE
 14. State Machine - |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mSetup_ST
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for VGA_LCD_Driver:vga_driver
 22. Source assignments for VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated
 23. Source assignments for VGA_LCD_Driver:vga_driver|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated
 24. Parameter Settings for User Entity Instance: VIDEO_PLL:video_pll|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: VGA_LCD_Driver:vga_driver
 26. Parameter Settings for User Entity Instance: VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: VGA_LCD_Driver:vga_driver|line_buffer:LB|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4
 29. Parameter Settings for User Entity Instance: VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0
 30. altpll Parameter Settings by Entity Instance
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "VGA_LCD_Driver:vga_driver|line_buffer:LB"
 33. Port Connectivity Checks: "VGA_LCD_Driver:vga_driver|screen_buffer:SB"
 34. Port Connectivity Checks: "VGA_LCD_Driver:vga_driver"
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 28 23:54:46 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; VGA_LCD_Driver_DE270_Top                        ;
; Top-level Entity Name              ; VGA_LCD_Driver_DE270_Top                        ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 193                                             ;
;     Total combinational functions  ; 159                                             ;
;     Dedicated logic registers      ; 103                                             ;
; Total registers                    ; 103                                             ;
; Total pins                         ; 38                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 230,400                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                    ;
+----------------------------------------------------------------------------+--------------------------+--------------------------+
; Option                                                                     ; Setting                  ; Default Value            ;
+----------------------------------------------------------------------------+--------------------------+--------------------------+
; Device                                                                     ; EP2C70F896C6             ;                          ;
; Top-level entity name                                                      ; VGA_LCD_Driver_DE270_Top ; VGA_LCD_Driver_DE270_Top ;
; Family name                                                                ; Cyclone II               ; Cyclone IV GX            ;
; Use smart compilation                                                      ; Off                      ; Off                      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                       ; On                       ;
; Enable compact report table                                                ; Off                      ; Off                      ;
; Restructure Multiplexers                                                   ; Auto                     ; Auto                     ;
; Create Debugging Nodes for IP Cores                                        ; Off                      ; Off                      ;
; Preserve fewer node names                                                  ; On                       ; On                       ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                      ; Off                      ;
; Verilog Version                                                            ; Verilog_2001             ; Verilog_2001             ;
; VHDL Version                                                               ; VHDL_1993                ; VHDL_1993                ;
; State Machine Processing                                                   ; Auto                     ; Auto                     ;
; Safe State Machine                                                         ; Off                      ; Off                      ;
; Extract Verilog State Machines                                             ; On                       ; On                       ;
; Extract VHDL State Machines                                                ; On                       ; On                       ;
; Ignore Verilog initial constructs                                          ; Off                      ; Off                      ;
; Iteration limit for constant Verilog loops                                 ; 5000                     ; 5000                     ;
; Iteration limit for non-constant Verilog loops                             ; 250                      ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                       ; On                       ;
; Infer RAMs from Raw Logic                                                  ; On                       ; On                       ;
; Parallel Synthesis                                                         ; On                       ; On                       ;
; DSP Block Balancing                                                        ; Auto                     ; Auto                     ;
; NOT Gate Push-Back                                                         ; On                       ; On                       ;
; Power-Up Don't Care                                                        ; On                       ; On                       ;
; Remove Redundant Logic Cells                                               ; Off                      ; Off                      ;
; Remove Duplicate Registers                                                 ; On                       ; On                       ;
; Ignore CARRY Buffers                                                       ; Off                      ; Off                      ;
; Ignore CASCADE Buffers                                                     ; Off                      ; Off                      ;
; Ignore GLOBAL Buffers                                                      ; Off                      ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                      ; Off                      ;
; Ignore LCELL Buffers                                                       ; Off                      ; Off                      ;
; Ignore SOFT Buffers                                                        ; On                       ; On                       ;
; Limit AHDL Integers to 32 Bits                                             ; Off                      ; Off                      ;
; Optimization Technique                                                     ; Balanced                 ; Balanced                 ;
; Carry Chain Length                                                         ; 70                       ; 70                       ;
; Auto Carry Chains                                                          ; On                       ; On                       ;
; Auto Open-Drain Pins                                                       ; On                       ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                      ; Off                      ;
; Auto ROM Replacement                                                       ; On                       ; On                       ;
; Auto RAM Replacement                                                       ; On                       ; On                       ;
; Auto Shift Register Replacement                                            ; Auto                     ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                     ; Auto                     ;
; Auto Clock Enable Replacement                                              ; On                       ; On                       ;
; Strict RAM Replacement                                                     ; Off                      ; Off                      ;
; Allow Synchronous Control Signals                                          ; On                       ; On                       ;
; Force Use of Synchronous Clear Signals                                     ; Off                      ; Off                      ;
; Auto RAM to Logic Cell Conversion                                          ; Off                      ; Off                      ;
; Auto Resource Sharing                                                      ; Off                      ; Off                      ;
; Allow Any RAM Size For Recognition                                         ; Off                      ; Off                      ;
; Allow Any ROM Size For Recognition                                         ; Off                      ; Off                      ;
; Allow Any Shift Register Size For Recognition                              ; Off                      ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                        ; On                       ; On                       ;
; Ignore translate_off and synthesis_off directives                          ; Off                      ; Off                      ;
; Timing-Driven Synthesis                                                    ; Off                      ; Off                      ;
; Report Parameter Settings                                                  ; On                       ; On                       ;
; Report Source Assignments                                                  ; On                       ; On                       ;
; Report Connectivity Checks                                                 ; On                       ; On                       ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                      ; Off                      ;
; Synchronization Register Chain Length                                      ; 2                        ; 2                        ;
; PowerPlay Power Optimization                                               ; Normal compilation       ; Normal compilation       ;
; HDL message level                                                          ; Level2                   ; Level2                   ;
; Suppress Register Optimization Related Messages                            ; Off                      ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                     ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                     ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                      ; 100                      ;
; Clock MUX Protection                                                       ; On                       ; On                       ;
; Auto Gated Clock Conversion                                                ; Off                      ; Off                      ;
; Block Design Naming                                                        ; Auto                     ; Auto                     ;
; SDC constraint protection                                                  ; Off                      ; Off                      ;
; Synthesis Effort                                                           ; Auto                     ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                       ; On                       ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                      ; Off                      ;
; Analysis & Synthesis Message Level                                         ; Medium                   ; Medium                   ;
; Disable Register Merging Across Hierarchies                                ; Auto                     ; Auto                     ;
; Resource Aware Inference For Block RAM                                     ; On                       ; On                       ;
; Synthesis Seed                                                             ; 1                        ; 1                        ;
+----------------------------------------------------------------------------+--------------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+-------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                           ; Library ;
+-------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; ../ip/VIDEO_PLL/VIDEO_PLL.v         ; yes             ; User Wizard-Generated File             ; Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v                 ;         ;
; ../ip/screen_buffer/screen_buffer.v ; yes             ; User Wizard-Generated File             ; Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v         ;         ;
; ../ip/line_buffer/line_buffer.v     ; yes             ; User Wizard-Generated File             ; Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v             ;         ;
; ../hdl/VGA_LCD_Driver.v             ; yes             ; User Verilog HDL File                  ; Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v                     ;         ;
; ../hdl/I2S_LCD_Config.v             ; yes             ; User Verilog HDL File                  ; Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/I2S_LCD_Config.v                     ;         ;
; ../hdl/I2S_Controller.v             ; yes             ; User Verilog HDL File                  ; Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/hdl/I2S_Controller.v                     ;         ;
; hdl/VGA_LCD_Driver_DE270_Top.v      ; yes             ; User Verilog HDL File                  ; Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/hdl/VGA_LCD_Driver_DE270_Top.v ;         ;
; altpll.tdf                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                           ;         ;
; aglobal130.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                       ;         ;
; stratix_pll.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                      ;         ;
; stratixii_pll.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                    ;         ;
; cycloneii_pll.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                    ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                           ;         ;
; altdpram.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; db/altsyncram_o062.tdf              ; yes             ; Auto-Generated Megafunction            ; Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_o062.tdf         ;         ;
; ../display.mif                      ; yes             ; Auto-Found Memory Initialization File  ; Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/display.mif                    ;         ;
; db/decode_6oa.tdf                   ; yes             ; Auto-Generated Megafunction            ; Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/decode_6oa.tdf              ;         ;
; db/mux_1kb.tdf                      ; yes             ; Auto-Generated Megafunction            ; Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/mux_1kb.tdf                 ;         ;
; db/altsyncram_r8o1.tdf              ; yes             ; Auto-Generated Megafunction            ; Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/altsyncram_r8o1.tdf         ;         ;
+-------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                     ;
+---------------------------------------------+---------------------------------------------------+
; Resource                                    ; Usage                                             ;
+---------------------------------------------+---------------------------------------------------+
; Estimated Total logic elements              ; 193                                               ;
;                                             ;                                                   ;
; Total combinational functions               ; 159                                               ;
; Logic element usage by number of LUT inputs ;                                                   ;
;     -- 4 input functions                    ; 74                                                ;
;     -- 3 input functions                    ; 24                                                ;
;     -- <=2 input functions                  ; 61                                                ;
;                                             ;                                                   ;
; Logic elements by mode                      ;                                                   ;
;     -- normal mode                          ; 108                                               ;
;     -- arithmetic mode                      ; 51                                                ;
;                                             ;                                                   ;
; Total registers                             ; 103                                               ;
;     -- Dedicated logic registers            ; 103                                               ;
;     -- I/O registers                        ; 0                                                 ;
;                                             ;                                                   ;
; I/O pins                                    ; 38                                                ;
; Total memory bits                           ; 230400                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                 ;
; Total PLLs                                  ; 1                                                 ;
;     -- PLLs                                 ; 1                                                 ;
;                                             ;                                                   ;
; Maximum fan-out node                        ; VIDEO_PLL:video_pll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 164                                               ;
; Total fan-out                               ; 1745                                              ;
; Average fan-out                             ; 4.83                                              ;
+---------------------------------------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                               ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                     ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |VGA_LCD_Driver_DE270_Top                    ; 159 (1)           ; 103 (0)      ; 230400      ; 0            ; 0       ; 0         ; 38   ; 0            ; |VGA_LCD_Driver_DE270_Top                                                                                                                               ; work         ;
;    |VGA_LCD_Driver:vga_driver|               ; 158 (129)         ; 103 (97)     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver                                                                                                     ; work         ;
;       |screen_buffer:SB|                     ; 29 (0)            ; 6 (0)        ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 29 (0)            ; 6 (0)        ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component                                                    ; work         ;
;             |altsyncram_o062:auto_generated| ; 29 (0)            ; 6 (6)        ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated                     ; work         ;
;                |decode_6oa:decode_b|         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|decode_6oa:decode_b ; work         ;
;                |mux_1kb:mux5|                ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|mux_1kb:mux5        ; work         ;
;    |VIDEO_PLL:video_pll|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_LCD_Driver_DE270_Top|VIDEO_PLL:video_pll                                                                                                           ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_LCD_Driver_DE270_Top|VIDEO_PLL:video_pll|altpll:altpll_component                                                                                   ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------+
; Name                                                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF            ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------+
; VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ALTSYNCRAM ; M4K  ; True Dual Port ; 19200        ; 12           ; 19200        ; 12           ; 230400 ; ../display.mif ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                      ; IP Include File                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|line_buffer:LB   ; Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v     ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|screen_buffer:SB ; Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |VGA_LCD_Driver_DE270_Top|VIDEO_PLL:video_pll                        ; Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+--------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|VGA_V_STATE                                   ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+
; Name              ; VGA_V_STATE.FRONT ; VGA_V_STATE.IDLE ; VGA_V_STATE.BACK ; VGA_V_STATE.DISP ; VGA_V_STATE.WAIT ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+
; VGA_V_STATE.DISP  ; 0                 ; 0                ; 0                ; 0                ; 0                ;
; VGA_V_STATE.BACK  ; 0                 ; 0                ; 1                ; 1                ; 0                ;
; VGA_V_STATE.IDLE  ; 0                 ; 1                ; 0                ; 1                ; 0                ;
; VGA_V_STATE.FRONT ; 1                 ; 0                ; 0                ; 1                ; 0                ;
; VGA_V_STATE.WAIT  ; 0                 ; 0                ; 0                ; 1                ; 1                ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|VGA_H_STATE                                   ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+
; Name              ; VGA_H_STATE.FRONT ; VGA_H_STATE.DISP ; VGA_H_STATE.BACK ; VGA_H_STATE.IDLE ; VGA_H_STATE.WAIT ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+
; VGA_H_STATE.IDLE  ; 0                 ; 0                ; 0                ; 0                ; 0                ;
; VGA_H_STATE.BACK  ; 0                 ; 0                ; 1                ; 1                ; 0                ;
; VGA_H_STATE.DISP  ; 0                 ; 1                ; 0                ; 1                ; 0                ;
; VGA_H_STATE.FRONT ; 1                 ; 0                ; 0                ; 1                ; 0                ;
; VGA_H_STATE.WAIT  ; 0                 ; 0                ; 0                ; 1                ; 1                ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|LCD_V_STATE                                   ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+
; Name              ; LCD_V_STATE.FRONT ; LCD_V_STATE.IDLE ; LCD_V_STATE.BACK ; LCD_V_STATE.DISP ; LCD_V_STATE.WAIT ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+
; LCD_V_STATE.DISP  ; 0                 ; 0                ; 0                ; 0                ; 0                ;
; LCD_V_STATE.BACK  ; 0                 ; 0                ; 1                ; 1                ; 0                ;
; LCD_V_STATE.IDLE  ; 0                 ; 1                ; 0                ; 1                ; 0                ;
; LCD_V_STATE.FRONT ; 1                 ; 0                ; 0                ; 1                ; 0                ;
; LCD_V_STATE.WAIT  ; 0                 ; 0                ; 0                ; 1                ; 1                ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|LCD_H_STATE                                   ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+
; Name              ; LCD_H_STATE.FRONT ; LCD_H_STATE.DISP ; LCD_H_STATE.BACK ; LCD_H_STATE.IDLE ; LCD_H_STATE.WAIT ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+
; LCD_H_STATE.IDLE  ; 0                 ; 0                ; 0                ; 0                ; 0                ;
; LCD_H_STATE.BACK  ; 0                 ; 0                ; 1                ; 1                ; 0                ;
; LCD_H_STATE.DISP  ; 0                 ; 1                ; 0                ; 1                ; 0                ;
; LCD_H_STATE.FRONT ; 1                 ; 0                ; 0                ; 1                ; 0                ;
; LCD_H_STATE.WAIT  ; 0                 ; 0                ; 0                ; 1                ; 1                ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mSetup_ST ;
+----------------+----------------+----------------+----------------------------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001                               ;
+----------------+----------------+----------------+----------------------------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                                            ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                                            ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                                            ;
+----------------+----------------+----------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; VGA_LCD_Driver:vga_driver|VGA_V_PIXEL[7]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_V_PIXEL[9]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_V_PIXEL[6]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_V_PIXEL[8]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_V_PIXEL[5]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_V_PIXEL[4]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_V_PIXEL[3]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_V_PIXEL[2]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_H_PIXEL[10] ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_H_PIXEL[9]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_H_PIXEL[8]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_H_PIXEL[7]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_V_PIXEL[10] ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_H_PIXEL[2]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_H_PIXEL[3]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_H_PIXEL[4]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_H_PIXEL[5]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_H_PIXEL[6]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_H_PIXEL[1]  ; yes                                                              ; yes                                        ;
; VGA_LCD_Driver:vga_driver|VGA_H_PIXEL[0]  ; yes                                                              ; yes                                        ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                       ;
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal                                                   ;
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------+
; VGA_LCD_Driver:vga_driver|LCD_H_SUBPIXEL[0..10]                                   ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_H_PIXEL[1..8]                                       ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|WRITE_PIXEL_ADDRESS[0..4]                               ; Stuck at GND due to stuck port data_in                               ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mI2S_DATA[6..9,15]                    ; Stuck at GND due to stuck port data_in                               ;
; VGA_LCD_Driver:vga_driver|WRITE_PIXEL_ADDRESS[5..14]                              ; Stuck at GND due to stuck port data_in                               ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mI2S_DATA[2,3]                        ; Merged with VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mI2S_DATA[1] ;
; VGA_LCD_Driver:vga_driver|VGA_H_STATE.WAIT                                        ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_H_STATE.WAIT                                        ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|VGA_V_STATE~4                                           ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|VGA_V_STATE~5                                           ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|VGA_H_STATE~4                                           ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|VGA_H_STATE~5                                           ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_V_STATE~4                                           ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_V_STATE~5                                           ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_H_STATE~4                                           ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_H_STATE~5                                           ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mSetup_ST~9                           ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mSetup_ST~10                          ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_V_COUNT[2..10]                                      ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_H_COUNT[0..10]                                      ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_V_COUNT[0,1]                                        ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mACK                ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mST[0..4]           ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|LUT_INDEX[0..5]                       ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mI2S_CLK            ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mI2S_STR                              ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mI2S_CLK_DIV[0..15] ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mSDATA              ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mSDATA~en           ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mI2S_DATA[0,1,4,5,10..14]             ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_V_STATE.WAIT                                        ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_V_STATE.DISP                                        ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_V_STATE.BACK                                        ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_V_STATE.IDLE                                        ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_V_STATE.FRONT                                       ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_H_STATE.IDLE                                        ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_H_STATE.BACK                                        ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_H_STATE.DISP                                        ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|LCD_H_STATE.FRONT                                       ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mSetup_ST.0001                        ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mSetup_ST.0010                        ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mSetup_ST.0000                        ; Lost fanout                                                          ;
; VGA_LCD_Driver:vga_driver|VGA_V_STATE.WAIT                                        ; Stuck at GND due to stuck port data_in                               ;
; VGA_LCD_Driver:vga_driver|VGA_V_STATE.IDLE                                        ; Stuck at GND due to stuck port data_in                               ;
; Total Number of Removed Registers = 130                                           ;                                                                      ;
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                          ;
+--------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+--------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; VGA_LCD_Driver:vga_driver|LCD_V_STATE~4                            ; Lost Fanouts              ; VGA_LCD_Driver:vga_driver|LCD_V_COUNT[10],                                          ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|LCD_H_COUNT[10],                                          ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|LCD_H_COUNT[9], VGA_LCD_Driver:vga_driver|LCD_H_COUNT[8], ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|LCD_H_COUNT[7], VGA_LCD_Driver:vga_driver|LCD_H_COUNT[6], ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|LCD_H_COUNT[5], VGA_LCD_Driver:vga_driver|LCD_H_COUNT[4], ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|LCD_H_COUNT[3], VGA_LCD_Driver:vga_driver|LCD_H_COUNT[2], ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|LCD_V_STATE.WAIT,                                         ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|LCD_V_STATE.DISP,                                         ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|LCD_V_STATE.IDLE,                                         ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|LCD_V_STATE.FRONT,                                        ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|LCD_H_STATE.FRONT                                         ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mI2S_DATA[15]          ; Stuck at GND              ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mST[3],               ;
;                                                                    ; due to stuck port data_in ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mST[2],               ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mST[1],               ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mST[0],               ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mI2S_CLK,             ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mI2S_CLK_DIV[15],     ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mI2S_CLK_DIV[14],     ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mI2S_CLK_DIV[13],     ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mI2S_CLK_DIV[12],     ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mI2S_CLK_DIV[11],     ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mI2S_DATA[0],                           ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mI2S_DATA[1],                           ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mI2S_DATA[4]                            ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|LUT_INDEX[5]           ; Lost Fanouts              ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|LUT_INDEX[4],                           ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|LUT_INDEX[3],                           ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|LUT_INDEX[2],                           ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|LUT_INDEX[1],                           ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|LUT_INDEX[0],                           ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mSetup_ST.0010                          ;
; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mACK ; Lost Fanouts              ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mST[4],               ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|mI2S_STR,                               ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mSDATA,               ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mSDATA~en             ;
; VGA_LCD_Driver:vga_driver|LCD_H_STATE~4                            ; Lost Fanouts              ; VGA_LCD_Driver:vga_driver|LCD_H_STATE.BACK,                                         ;
;                                                                    ;                           ; VGA_LCD_Driver:vga_driver|LCD_H_STATE.DISP                                          ;
; VGA_LCD_Driver:vga_driver|LCD_V_STATE~5                            ; Lost Fanouts              ; VGA_LCD_Driver:vga_driver|LCD_V_STATE.BACK                                          ;
+--------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 103   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 31    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 80    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; VGA_LCD_Driver:vga_driver|VGA_H_COUNT[5]  ; 5       ;
; VGA_LCD_Driver:vga_driver|VGA_H_COUNT[6]  ; 6       ;
; VGA_LCD_Driver:vga_driver|VGA_H_COUNT[7]  ; 5       ;
; VGA_LCD_Driver:vga_driver|VGA_H_COUNT[9]  ; 6       ;
; VGA_LCD_Driver:vga_driver|VGA_H_COUNT[8]  ; 6       ;
; VGA_LCD_Driver:vga_driver|VGA_H_COUNT[10] ; 7       ;
; VGA_LCD_Driver:vga_driver|VGA_H_COUNT[4]  ; 5       ;
; VGA_LCD_Driver:vga_driver|VGA_H_COUNT[3]  ; 4       ;
; VGA_LCD_Driver:vga_driver|VGA_H_COUNT[2]  ; 4       ;
; VGA_LCD_Driver:vga_driver|VGA_H_COUNT[1]  ; 3       ;
; VGA_LCD_Driver:vga_driver|VGA_H_COUNT[0]  ; 2       ;
; VGA_LCD_Driver:vga_driver|VGA_HSYNC       ; 1       ;
; VGA_LCD_Driver:vga_driver|VGA_VSYNC       ; 1       ;
; VGA_LCD_Driver:vga_driver|VGA_V_COUNT[5]  ; 6       ;
; Total number of inverted registers = 14   ;         ;
+-------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|LCD_V_COUNT[10]                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|VGA_R[6]                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0|mST[4] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|VGA_V_COUNT[6]                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|VGA_H_COUNT[1]                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|LCD_V_COUNT[4]                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |VGA_LCD_Driver_DE270_Top|VGA_LCD_Driver:vga_driver|LCD_H_COUNT[7]                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for VGA_LCD_Driver:vga_driver      ;
+-------------------+-------+------+--------------------+
; Assignment        ; Value ; From ; To                 ;
+-------------------+-------+------+--------------------+
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[10] ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[9]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[8]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_SUBPIXEL[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[10]    ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[9]     ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[8]     ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[7]     ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[6]     ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[5]     ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; LCD_H_PIXEL[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[10]    ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[9]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[8]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[7]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[6]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[5]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_H_PIXEL[0]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[10]    ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[9]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[8]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[7]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[6]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[5]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; VGA_V_PIXEL[2]     ;
+-------------------+-------+------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_LCD_Driver:vga_driver|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VIDEO_PLL:video_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+----------------------------+
; Parameter Name                ; Value                       ; Type                       ;
+-------------------------------+-----------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                    ;
; PLL_TYPE                      ; AUTO                        ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VIDEO_PLL ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                    ;
; LOCK_HIGH                     ; 1                           ; Untyped                    ;
; LOCK_LOW                      ; 1                           ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                    ;
; SKIP_VCO                      ; OFF                         ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                    ;
; BANDWIDTH                     ; 0                           ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                    ;
; DOWN_SPREAD                   ; 0                           ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                           ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 2                           ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 20000                       ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                    ;
; DPA_DIVIDER                   ; 0                           ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                    ;
; VCO_MIN                       ; 0                           ; Untyped                    ;
; VCO_MAX                       ; 0                           ; Untyped                    ;
; VCO_CENTER                    ; 0                           ; Untyped                    ;
; PFD_MIN                       ; 0                           ; Untyped                    ;
; PFD_MAX                       ; 0                           ; Untyped                    ;
; M_INITIAL                     ; 0                           ; Untyped                    ;
; M                             ; 0                           ; Untyped                    ;
; N                             ; 1                           ; Untyped                    ;
; M2                            ; 1                           ; Untyped                    ;
; N2                            ; 1                           ; Untyped                    ;
; SS                            ; 1                           ; Untyped                    ;
; C0_HIGH                       ; 0                           ; Untyped                    ;
; C1_HIGH                       ; 0                           ; Untyped                    ;
; C2_HIGH                       ; 0                           ; Untyped                    ;
; C3_HIGH                       ; 0                           ; Untyped                    ;
; C4_HIGH                       ; 0                           ; Untyped                    ;
; C5_HIGH                       ; 0                           ; Untyped                    ;
; C6_HIGH                       ; 0                           ; Untyped                    ;
; C7_HIGH                       ; 0                           ; Untyped                    ;
; C8_HIGH                       ; 0                           ; Untyped                    ;
; C9_HIGH                       ; 0                           ; Untyped                    ;
; C0_LOW                        ; 0                           ; Untyped                    ;
; C1_LOW                        ; 0                           ; Untyped                    ;
; C2_LOW                        ; 0                           ; Untyped                    ;
; C3_LOW                        ; 0                           ; Untyped                    ;
; C4_LOW                        ; 0                           ; Untyped                    ;
; C5_LOW                        ; 0                           ; Untyped                    ;
; C6_LOW                        ; 0                           ; Untyped                    ;
; C7_LOW                        ; 0                           ; Untyped                    ;
; C8_LOW                        ; 0                           ; Untyped                    ;
; C9_LOW                        ; 0                           ; Untyped                    ;
; C0_INITIAL                    ; 0                           ; Untyped                    ;
; C1_INITIAL                    ; 0                           ; Untyped                    ;
; C2_INITIAL                    ; 0                           ; Untyped                    ;
; C3_INITIAL                    ; 0                           ; Untyped                    ;
; C4_INITIAL                    ; 0                           ; Untyped                    ;
; C5_INITIAL                    ; 0                           ; Untyped                    ;
; C6_INITIAL                    ; 0                           ; Untyped                    ;
; C7_INITIAL                    ; 0                           ; Untyped                    ;
; C8_INITIAL                    ; 0                           ; Untyped                    ;
; C9_INITIAL                    ; 0                           ; Untyped                    ;
; C0_MODE                       ; BYPASS                      ; Untyped                    ;
; C1_MODE                       ; BYPASS                      ; Untyped                    ;
; C2_MODE                       ; BYPASS                      ; Untyped                    ;
; C3_MODE                       ; BYPASS                      ; Untyped                    ;
; C4_MODE                       ; BYPASS                      ; Untyped                    ;
; C5_MODE                       ; BYPASS                      ; Untyped                    ;
; C6_MODE                       ; BYPASS                      ; Untyped                    ;
; C7_MODE                       ; BYPASS                      ; Untyped                    ;
; C8_MODE                       ; BYPASS                      ; Untyped                    ;
; C9_MODE                       ; BYPASS                      ; Untyped                    ;
; C0_PH                         ; 0                           ; Untyped                    ;
; C1_PH                         ; 0                           ; Untyped                    ;
; C2_PH                         ; 0                           ; Untyped                    ;
; C3_PH                         ; 0                           ; Untyped                    ;
; C4_PH                         ; 0                           ; Untyped                    ;
; C5_PH                         ; 0                           ; Untyped                    ;
; C6_PH                         ; 0                           ; Untyped                    ;
; C7_PH                         ; 0                           ; Untyped                    ;
; C8_PH                         ; 0                           ; Untyped                    ;
; C9_PH                         ; 0                           ; Untyped                    ;
; L0_HIGH                       ; 1                           ; Untyped                    ;
; L1_HIGH                       ; 1                           ; Untyped                    ;
; G0_HIGH                       ; 1                           ; Untyped                    ;
; G1_HIGH                       ; 1                           ; Untyped                    ;
; G2_HIGH                       ; 1                           ; Untyped                    ;
; G3_HIGH                       ; 1                           ; Untyped                    ;
; E0_HIGH                       ; 1                           ; Untyped                    ;
; E1_HIGH                       ; 1                           ; Untyped                    ;
; E2_HIGH                       ; 1                           ; Untyped                    ;
; E3_HIGH                       ; 1                           ; Untyped                    ;
; L0_LOW                        ; 1                           ; Untyped                    ;
; L1_LOW                        ; 1                           ; Untyped                    ;
; G0_LOW                        ; 1                           ; Untyped                    ;
; G1_LOW                        ; 1                           ; Untyped                    ;
; G2_LOW                        ; 1                           ; Untyped                    ;
; G3_LOW                        ; 1                           ; Untyped                    ;
; E0_LOW                        ; 1                           ; Untyped                    ;
; E1_LOW                        ; 1                           ; Untyped                    ;
; E2_LOW                        ; 1                           ; Untyped                    ;
; E3_LOW                        ; 1                           ; Untyped                    ;
; L0_INITIAL                    ; 1                           ; Untyped                    ;
; L1_INITIAL                    ; 1                           ; Untyped                    ;
; G0_INITIAL                    ; 1                           ; Untyped                    ;
; G1_INITIAL                    ; 1                           ; Untyped                    ;
; G2_INITIAL                    ; 1                           ; Untyped                    ;
; G3_INITIAL                    ; 1                           ; Untyped                    ;
; E0_INITIAL                    ; 1                           ; Untyped                    ;
; E1_INITIAL                    ; 1                           ; Untyped                    ;
; E2_INITIAL                    ; 1                           ; Untyped                    ;
; E3_INITIAL                    ; 1                           ; Untyped                    ;
; L0_MODE                       ; BYPASS                      ; Untyped                    ;
; L1_MODE                       ; BYPASS                      ; Untyped                    ;
; G0_MODE                       ; BYPASS                      ; Untyped                    ;
; G1_MODE                       ; BYPASS                      ; Untyped                    ;
; G2_MODE                       ; BYPASS                      ; Untyped                    ;
; G3_MODE                       ; BYPASS                      ; Untyped                    ;
; E0_MODE                       ; BYPASS                      ; Untyped                    ;
; E1_MODE                       ; BYPASS                      ; Untyped                    ;
; E2_MODE                       ; BYPASS                      ; Untyped                    ;
; E3_MODE                       ; BYPASS                      ; Untyped                    ;
; L0_PH                         ; 0                           ; Untyped                    ;
; L1_PH                         ; 0                           ; Untyped                    ;
; G0_PH                         ; 0                           ; Untyped                    ;
; G1_PH                         ; 0                           ; Untyped                    ;
; G2_PH                         ; 0                           ; Untyped                    ;
; G3_PH                         ; 0                           ; Untyped                    ;
; E0_PH                         ; 0                           ; Untyped                    ;
; E1_PH                         ; 0                           ; Untyped                    ;
; E2_PH                         ; 0                           ; Untyped                    ;
; E3_PH                         ; 0                           ; Untyped                    ;
; M_PH                          ; 0                           ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; CLK0_COUNTER                  ; G0                          ; Untyped                    ;
; CLK1_COUNTER                  ; G0                          ; Untyped                    ;
; CLK2_COUNTER                  ; G0                          ; Untyped                    ;
; CLK3_COUNTER                  ; G0                          ; Untyped                    ;
; CLK4_COUNTER                  ; G0                          ; Untyped                    ;
; CLK5_COUNTER                  ; G0                          ; Untyped                    ;
; CLK6_COUNTER                  ; E0                          ; Untyped                    ;
; CLK7_COUNTER                  ; E1                          ; Untyped                    ;
; CLK8_COUNTER                  ; E2                          ; Untyped                    ;
; CLK9_COUNTER                  ; E3                          ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                    ;
; M_TIME_DELAY                  ; 0                           ; Untyped                    ;
; N_TIME_DELAY                  ; 0                           ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                    ;
; VCO_POST_SCALE                ; 0                           ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                  ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                    ;
; CBXI_PARAMETER                ; NOTHING                     ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                    ;
; WIDTH_CLOCK                   ; 6                           ; Untyped                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone II                  ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE             ;
+-------------------------------+-----------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_LCD_Driver:vga_driver ;
+------------------+-------+---------------------------------------------+
; Parameter Name   ; Value ; Type                                        ;
+------------------+-------+---------------------------------------------+
; LCD_H_SYNC_CYC   ; 1     ; Signed Integer                              ;
; LCD_H_SYNC_BACK  ; 239   ; Signed Integer                              ;
; LCD_H_SYNC_ACT   ; 1280  ; Signed Integer                              ;
; LCD_H_SYNC_FRONT ; 81    ; Signed Integer                              ;
; LCD_H_SYNC_TOTAL ; 1600  ; Signed Integer                              ;
; LCD_V_SYNC_CYC   ; 1     ; Signed Integer                              ;
; LCD_V_SYNC_BACK  ; 20    ; Signed Integer                              ;
; LCD_V_SYNC_ACT   ; 240   ; Signed Integer                              ;
; LCD_V_SYNC_FRONT ; 4     ; Signed Integer                              ;
; LCD_V_SYNC_TOTAL ; 264   ; Signed Integer                              ;
; VGA_H_SYNC_CYC   ; 96    ; Signed Integer                              ;
; VGA_H_SYNC_BACK  ; 140   ; Signed Integer                              ;
; VGA_H_SYNC_ACT   ; 640   ; Signed Integer                              ;
; VGA_H_SYNC_FRONT ; 20    ; Signed Integer                              ;
; VGA_H_SYNC_TOTAL ; 800   ; Signed Integer                              ;
; VGA_V_SYNC_CYC   ; 1600  ; Signed Integer                              ;
; VGA_V_SYNC_BACK  ; 31    ; Signed Integer                              ;
; VGA_V_SYNC_ACT   ; 480   ; Signed Integer                              ;
; VGA_V_SYNC_FRONT ; 17    ; Signed Integer                              ;
; VGA_V_SYNC_TOTAL ; 528   ; Signed Integer                              ;
; WAIT             ; 111   ; Unsigned Binary                             ;
; IDLE             ; 000   ; Unsigned Binary                             ;
; BACK             ; 001   ; Unsigned Binary                             ;
; DISP             ; 010   ; Unsigned Binary                             ;
; FRONT            ; 011   ; Unsigned Binary                             ;
+------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                     ;
; WIDTH_A                            ; 12                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 12                   ; Signed Integer                                              ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                              ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                              ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; ../display.mif       ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_o062      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_LCD_Driver:vga_driver|line_buffer:LB|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 12                   ; Signed Integer                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                            ;
; NUMWORDS_A                         ; 160                  ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 12                   ; Signed Integer                                            ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                            ;
; NUMWORDS_B                         ; 160                  ; Signed Integer                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_r8o1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; LUT_SIZE       ; 9     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_LCD_Driver:vga_driver|I2S_LCD_Config:u4|I2S_Controller:u0 ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                                 ;
; I2S_Freq       ; 1000000  ; Signed Integer                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 1                                           ;
; Entity Instance               ; VIDEO_PLL:video_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Name                                      ; Value                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                          ;
; Entity Instance                           ; VGA_LCD_Driver:vga_driver|screen_buffer:SB|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 12                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                     ;
;     -- WIDTH_B                            ; 12                                                                         ;
;     -- NUMWORDS_B                         ; 19200                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; VGA_LCD_Driver:vga_driver|line_buffer:LB|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 12                                                                         ;
;     -- NUMWORDS_A                         ; 160                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 12                                                                         ;
;     -- NUMWORDS_B                         ; 160                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_LCD_Driver:vga_driver|line_buffer:LB"                                                                                                                                             ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                           ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; rdaddress ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_LCD_Driver:vga_driver|screen_buffer:SB"                                                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q_a       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; address_b ; Input  ; Warning  ; Input port expression (17 bits) is wider than the input port (15 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_b    ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "data_b[11..6]" will be connected to GND.                                   ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_LCD_Driver:vga_driver"                                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; X         ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; Y         ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; WR        ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; RGB       ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; LCD_HSYNC ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LCD_VSYNC ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LCD_DATA  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LCD_SCLK  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LCD_SDAT  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LCD_SCEN  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LCD_GRST  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LCD_SHDB  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
<<<<message_ref>>>>
Z:/VMW764/ELEC5563M/components/VGA_LCD_Driver/quartusii/db/VGA_LCD_Driver_DE270_Top.map.qmsg
<<<</message_ref>>>>


