

================================================================
== Vivado HLS Report for 'SM3Calc'
================================================================
* Date:           Sat Mar 13 22:42:58 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        SM3
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx980t-ffg1930-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.197|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  611|  611|  611|  611|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                                |                     |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module       | min | max | min | max |   Type  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_processmessageblock_fu_297  |processmessageblock  |  507|  507|  507|  507|   none  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         2|          -|          -|    32|    no    |
        |- Loop 2  |   16|   16|         1|          -|          -|    16|    no    |
        |- Loop 3  |   16|   16|         2|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|   17400|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        3|      -|      875|    2449|    0|
|Memory           |        2|      -|       64|       8|    0|
|Multiplexer      |        -|      -|        -|     316|    -|
|Register         |        -|      -|     1066|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        5|      0|     2005|   20173|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3000|   3600|  1224000|  612000|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |    ~0   |      0|    ~0   |       3|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+-------+-----+------+-----+
    |            Instance            |        Module       | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------------+---------------------+---------+-------+-----+------+-----+
    |grp_processmessageblock_fu_297  |processmessageblock  |        3|      0|  875|  2449|    0|
    +--------------------------------+---------------------+---------+-------+-----+------+-----+
    |Total                           |                     |        3|      0|  875|  2449|    0|
    +--------------------------------+---------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |intermediateHash_U  |SM3Calc_intermedieOg  |        2|   0|   0|    0|     8|   32|     1|          256|
    |messageBlock_U      |SM3Calc_messageBldEe  |        0|  64|   8|    0|    16|   32|     1|          512|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                      |        2|  64|   8|    0|    24|   64|     2|          768|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+------+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+------+------------+------------+
    |i_6_fu_528_p2             |     +    |      0|  0|    15|           5|           1|
    |i_7_fu_664_p2             |     +    |      0|  0|    13|           4|           1|
    |i_fu_309_p2               |     +    |      0|  0|    15|           6|           1|
    |sub_ln216_fu_330_p2       |     -    |      0|  0|    18|          11|          10|
    |sub_ln224_1_fu_587_p2     |     -    |      0|  0|    17|          10|          10|
    |sub_ln224_2_fu_616_p2     |     -    |      0|  0|    17|           9|          10|
    |sub_ln224_fu_575_p2       |     -    |      0|  0|    17|          10|          10|
    |and_ln212_1_fu_504_p2     |    and   |      0|  0|   512|         512|         512|
    |and_ln212_2_fu_510_p2     |    and   |      0|  0|   512|         512|         512|
    |and_ln212_fu_492_p2       |    and   |      0|  0|   512|         512|         512|
    |p_Result_s_fu_642_p2      |    and   |      0|  0|   512|         512|         512|
    |icmp_ln210_fu_303_p2      |   icmp   |      0|  0|    11|           6|           7|
    |icmp_ln212_fu_390_p2      |   icmp   |      0|  0|    11|           8|           8|
    |icmp_ln222_fu_522_p2      |   icmp   |      0|  0|    11|           5|           6|
    |icmp_ln224_fu_552_p2      |   icmp   |      0|  0|    13|           9|           9|
    |icmp_ln236_fu_658_p2      |   icmp   |      0|  0|    11|           4|           5|
    |lshr_ln212_fu_486_p2      |   lshr   |      0|  0|  2171|           2|         512|
    |lshr_ln224_1_fu_636_p2    |   lshr   |      0|  0|  2171|           2|         512|
    |lshr_ln224_fu_630_p2      |   lshr   |      0|  0|  2171|         512|         512|
    |or_ln212_fu_384_p2        |    or    |      0|  0|     8|           8|           3|
    |or_ln224_fu_546_p2        |    or    |      0|  0|     9|           9|           5|
    |p_Result_1_fu_516_p2      |    or    |      0|  0|   512|         512|         512|
    |select_ln212_1_fu_422_p3  |  select  |      0|  0|    10|           1|          10|
    |select_ln212_2_fu_430_p3  |  select  |      0|  0|    10|           1|          10|
    |select_ln212_3_fu_472_p3  |  select  |      0|  0|   512|           1|         512|
    |select_ln212_fu_414_p3    |  select  |      0|  0|    10|           1|          10|
    |select_ln224_1_fu_601_p3  |  select  |      0|  0|   512|           1|         512|
    |select_ln224_2_fu_608_p3  |  select  |      0|  0|    10|           1|          10|
    |select_ln224_fu_593_p3    |  select  |      0|  0|    10|           1|          10|
    |pack_fu_340_p2            |    shl   |      0|  0|  2171|         512|         512|
    |shl_ln212_1_fu_480_p2     |    shl   |      0|  0|  2171|           2|         512|
    |shl_ln212_fu_456_p2       |    shl   |      0|  0|  2171|         512|         512|
    |xor_ln212_1_fu_438_p2     |    xor   |      0|  0|    10|          10|           9|
    |xor_ln212_2_fu_498_p2     |    xor   |      0|  0|   512|           2|         512|
    |xor_ln212_fu_408_p2       |    xor   |      0|  0|    10|          10|           9|
    |xor_ln218_fu_346_p2       |    xor   |      0|  0|     9|           9|           2|
    |xor_ln224_fu_581_p2       |    xor   |      0|  0|    10|          10|           9|
    |xor_ln238_fu_674_p2       |    xor   |      0|  0|     3|           3|           2|
    +--------------------------+----------+-------+---+------+------------+------------+
    |Total                     |          |      0|  0| 17400|        4257|        7335|
    +--------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  53|         12|    1|         12|
    |i_0_reg_263                |   9|          2|    6|         12|
    |i_1_reg_274                |   9|          2|    5|         10|
    |i_3_reg_285                |   9|          2|    4|          8|
    |intermediateHash_address0  |  38|          7|    3|         21|
    |intermediateHash_address1  |  33|          6|    3|         18|
    |intermediateHash_ce0       |  15|          3|    1|          3|
    |intermediateHash_ce1       |  15|          3|    1|          3|
    |intermediateHash_d0        |  33|          6|   32|        192|
    |intermediateHash_d1        |  33|          6|   32|        192|
    |intermediateHash_we0       |  15|          3|    1|          3|
    |intermediateHash_we1       |  15|          3|    1|          3|
    |messageBlock_address0      |  15|          3|    4|         12|
    |messageBlock_ce0           |  15|          3|    1|          3|
    |p_Val2_2_reg_251           |   9|          2|  512|       1024|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 316|         63|  607|       1516|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+-----+----+-----+-----------+
    |                     Name                    |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                    |   11|   0|   11|          0|
    |grp_processmessageblock_fu_297_ap_start_reg  |    1|   0|    1|          0|
    |i_0_reg_263                                  |    6|   0|    6|          0|
    |i_1_reg_274                                  |    5|   0|    5|          0|
    |i_3_reg_285                                  |    4|   0|    4|          0|
    |i_7_reg_737                                  |    4|   0|    4|          0|
    |i_reg_700                                    |    6|   0|    6|          0|
    |p_Result_3_reg_715                           |  512|   0|  512|          0|
    |p_Val2_2_reg_251                             |  512|   0|  512|          0|
    |trunc_ln212_reg_710                          |    5|   0|    5|          0|
    +---------------------------------------------+-----+----+-----+-----------+
    |Total                                        | 1066|   0| 1066|          0|
    +---------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    SM3Calc   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    SM3Calc   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    SM3Calc   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    SM3Calc   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    SM3Calc   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    SM3Calc   | return value |
|message_address0  | out |    5|  ap_memory |    message   |     array    |
|message_ce0       | out |    1|  ap_memory |    message   |     array    |
|message_q0        |  in |    8|  ap_memory |    message   |     array    |
|messageLen        |  in |    8|   ap_none  |  messageLen  |    scalar    |
|digest_address0   | out |    3|  ap_memory |    digest    |     array    |
|digest_ce0        | out |    1|  ap_memory |    digest    |     array    |
|digest_we0        | out |    1|  ap_memory |    digest    |     array    |
|digest_d0         | out |   32|  ap_memory |    digest    |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %message) nounwind, !map !49"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %messageLen) nounwind, !map !55"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %digest) nounwind, !map !61"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @SM3Calc_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%messageLen_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %messageLen) nounwind"   --->   Operation 16 'read' 'messageLen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%messageBlock = alloca [16 x i32], align 16" [SM3/src/SM3.c:203]   --->   Operation 17 'alloca' 'messageBlock' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (1.14ns)   --->   "%intermediateHash = alloca [8 x i32], align 16" [SM3/src/SM3.c:204]   --->   Operation 18 'alloca' 'intermediateHash' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "br label %1" [SM3/src/SM3.c:210]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.85>

State 2 <SV = 1> <Delay = 4.11>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i512 [ 0, %0 ], [ %p_Result_1, %2 ]"   --->   Operation 20 'phi' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 21 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.86ns)   --->   "%icmp_ln210 = icmp eq i6 %i_0, -32" [SM3/src/SM3.c:210]   --->   Operation 22 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.18ns)   --->   "%i = add i6 %i_0, 1" [SM3/src/SM3.c:210]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln210, label %3, label %2" [SM3/src/SM3.c:210]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i6 %i_0 to i64" [SM3/src/SM3.c:212]   --->   Operation 26 'zext' 'zext_ln212' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%message_addr = getelementptr [32 x i8]* %message, i64 0, i64 %zext_ln212" [SM3/src/SM3.c:212]   --->   Operation 27 'getelementptr' 'message_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.14ns)   --->   "%p_Repl2_s = load i8* %message_addr, align 1" [SM3/src/SM3.c:212]   --->   Operation 28 'load' 'p_Repl2_s' <Predicate = (!icmp_ln210)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln212 = trunc i6 %i_0 to i5" [SM3/src/SM3.c:212]   --->   Operation 29 'trunc' 'trunc_ln212' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i8 %messageLen_read to i9" [SM3/src/SM3.c:216]   --->   Operation 30 'zext' 'zext_ln216' <Predicate = (icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln216_2 = zext i8 %messageLen_read to i10" [SM3/src/SM3.c:216]   --->   Operation 31 'zext' 'zext_ln216_2' <Predicate = (icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.34ns)   --->   "%sub_ln216 = sub i10 -512, %zext_ln216_2" [SM3/src/SM3.c:216]   --->   Operation 32 'sub' 'sub_ln216' <Predicate = (icmp_ln210)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln216_1 = zext i10 %sub_ln216 to i512" [SM3/src/SM3.c:216]   --->   Operation 33 'zext' 'zext_ln216_1' <Predicate = (icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.77ns)   --->   "%pack = shl i512 %p_Val2_2, %zext_ln216_1" [SM3/src/SM3.c:216]   --->   Operation 34 'shl' 'pack' <Predicate = (icmp_ln210)> <Delay = 2.77> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.51ns)   --->   "%xor_ln218 = xor i9 %zext_ln216, -1" [SM3/src/SM3.c:218]   --->   Operation 35 'xor' 'xor_ln218' <Predicate = (icmp_ln210)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i9 %xor_ln218 to i32" [SM3/src/SM3.c:218]   --->   Operation 36 'zext' 'zext_ln218' <Predicate = (icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_2 = call i512 @_ssdm_op_BitSet.i512.i512.i32.i32(i512 %pack, i32 %zext_ln218, i32 1)" [SM3/src/SM3.c:218]   --->   Operation 37 'bitset' 'p_Result_2' <Predicate = (icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_3 = call i512 @llvm.part.set.i512.i8(i512 %p_Result_2, i8 %messageLen_read, i32 0, i32 7)" [SM3/src/SM3.c:220]   --->   Operation 38 'partset' 'p_Result_3' <Predicate = (icmp_ln210)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.85ns)   --->   "br label %4" [SM3/src/SM3.c:222]   --->   Operation 39 'br' <Predicate = (icmp_ln210)> <Delay = 0.85>

State 3 <SV = 2> <Delay = 3.76>
ST_3 : Operation 40 [1/2] (1.14ns)   --->   "%p_Repl2_s = load i8* %message_addr, align 1" [SM3/src/SM3.c:212]   --->   Operation 40 'load' 'p_Repl2_s' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %trunc_ln212, i3 0)" [SM3/src/SM3.c:212]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln212 = or i8 %shl_ln, 7" [SM3/src/SM3.c:212]   --->   Operation 42 'or' 'or_ln212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.86ns)   --->   "%icmp_ln212 = icmp ugt i8 %shl_ln, %or_ln212" [SM3/src/SM3.c:212]   --->   Operation 43 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln212_1 = zext i8 %shl_ln to i10" [SM3/src/SM3.c:212]   --->   Operation 44 'zext' 'zext_ln212_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln212_2 = zext i8 %or_ln212 to i10" [SM3/src/SM3.c:212]   --->   Operation 45 'zext' 'zext_ln212_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node shl_ln212)   --->   "%zext_ln212_3 = zext i8 %p_Repl2_s to i512" [SM3/src/SM3.c:212]   --->   Operation 46 'zext' 'zext_ln212_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node shl_ln212)   --->   "%xor_ln212 = xor i10 %zext_ln212_1, 511" [SM3/src/SM3.c:212]   --->   Operation 47 'xor' 'xor_ln212' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln212)   --->   "%select_ln212 = select i1 %icmp_ln212, i10 %zext_ln212_1, i10 %zext_ln212_2" [SM3/src/SM3.c:212]   --->   Operation 48 'select' 'select_ln212' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln212)   --->   "%select_ln212_1 = select i1 %icmp_ln212, i10 %zext_ln212_2, i10 %zext_ln212_1" [SM3/src/SM3.c:212]   --->   Operation 49 'select' 'select_ln212_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node shl_ln212)   --->   "%select_ln212_2 = select i1 %icmp_ln212, i10 %xor_ln212, i10 %zext_ln212_1" [SM3/src/SM3.c:212]   --->   Operation 50 'select' 'select_ln212_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln212)   --->   "%xor_ln212_1 = xor i10 %select_ln212, 511" [SM3/src/SM3.c:212]   --->   Operation 51 'xor' 'xor_ln212_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node shl_ln212)   --->   "%zext_ln212_4 = zext i10 %select_ln212_2 to i512" [SM3/src/SM3.c:212]   --->   Operation 52 'zext' 'zext_ln212_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln212)   --->   "%zext_ln212_5 = zext i10 %select_ln212_1 to i512" [SM3/src/SM3.c:212]   --->   Operation 53 'zext' 'zext_ln212_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln212)   --->   "%zext_ln212_6 = zext i10 %xor_ln212_1 to i512" [SM3/src/SM3.c:212]   --->   Operation 54 'zext' 'zext_ln212_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.72ns) (out node of the LUT)   --->   "%shl_ln212 = shl i512 %zext_ln212_3, %zext_ln212_4" [SM3/src/SM3.c:212]   --->   Operation 55 'shl' 'shl_ln212' <Predicate = true> <Delay = 1.72> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp = call i512 @llvm.part.select.i512(i512 %shl_ln212, i32 511, i32 0)" [SM3/src/SM3.c:212]   --->   Operation 56 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%select_ln212_3 = select i1 %icmp_ln212, i512 %tmp, i512 %shl_ln212" [SM3/src/SM3.c:212]   --->   Operation 57 'select' 'select_ln212_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln212)   --->   "%shl_ln212_1 = shl i512 -1, %zext_ln212_5" [SM3/src/SM3.c:212]   --->   Operation 58 'shl' 'shl_ln212_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln212)   --->   "%lshr_ln212 = lshr i512 -1, %zext_ln212_6" [SM3/src/SM3.c:212]   --->   Operation 59 'lshr' 'lshr_ln212' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.72ns) (out node of the LUT)   --->   "%and_ln212 = and i512 %shl_ln212_1, %lshr_ln212" [SM3/src/SM3.c:212]   --->   Operation 60 'and' 'and_ln212' <Predicate = true> <Delay = 1.72> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%xor_ln212_2 = xor i512 %and_ln212, -1" [SM3/src/SM3.c:212]   --->   Operation 61 'xor' 'xor_ln212_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%and_ln212_1 = and i512 %p_Val2_2, %xor_ln212_2" [SM3/src/SM3.c:212]   --->   Operation 62 'and' 'and_ln212_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%and_ln212_2 = and i512 %select_ln212_3, %and_ln212" [SM3/src/SM3.c:212]   --->   Operation 63 'and' 'and_ln212_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.89ns) (out node of the LUT)   --->   "%p_Result_1 = or i512 %and_ln212_1, %and_ln212_2" [SM3/src/SM3.c:212]   --->   Operation 64 'or' 'p_Result_1' <Predicate = true> <Delay = 0.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %1" [SM3/src/SM3.c:210]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 6.54>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ 0, %3 ], [ %i_6, %5 ]"   --->   Operation 66 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.87ns)   --->   "%icmp_ln222 = icmp eq i5 %i_1, -16" [SM3/src/SM3.c:222]   --->   Operation 67 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 68 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.09ns)   --->   "%i_6 = add i5 %i_1, 1" [SM3/src/SM3.c:222]   --->   Operation 69 'add' 'i_6' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln222, label %.preheader.preheader, label %5" [SM3/src/SM3.c:222]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i5 %i_1 to i4" [SM3/src/SM3.c:224]   --->   Operation 71 'trunc' 'trunc_ln224' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln224, i5 0)" [SM3/src/SM3.c:224]   --->   Operation 72 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln224 = or i9 %shl_ln1, 31" [SM3/src/SM3.c:224]   --->   Operation 73 'or' 'or_ln224' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.90ns)   --->   "%icmp_ln224 = icmp ugt i9 %shl_ln1, %or_ln224" [SM3/src/SM3.c:224]   --->   Operation 74 'icmp' 'icmp_ln224' <Predicate = (!icmp_ln222)> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i9 %shl_ln1 to i10" [SM3/src/SM3.c:224]   --->   Operation 75 'zext' 'zext_ln224' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln224_2 = zext i9 %or_ln224 to i10" [SM3/src/SM3.c:224]   --->   Operation 76 'zext' 'zext_ln224_2' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln224)   --->   "%tmp_3 = call i512 @llvm.part.select.i512(i512 %p_Result_3, i32 511, i32 0)" [SM3/src/SM3.c:224]   --->   Operation 77 'partselect' 'tmp_3' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.35ns)   --->   "%sub_ln224 = sub i10 %zext_ln224, %zext_ln224_2" [SM3/src/SM3.c:224]   --->   Operation 78 'sub' 'sub_ln224' <Predicate = (!icmp_ln222)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln224)   --->   "%xor_ln224 = xor i10 %zext_ln224, 511" [SM3/src/SM3.c:224]   --->   Operation 79 'xor' 'xor_ln224' <Predicate = (!icmp_ln222)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.35ns)   --->   "%sub_ln224_1 = sub i10 %zext_ln224_2, %zext_ln224" [SM3/src/SM3.c:224]   --->   Operation 80 'sub' 'sub_ln224_1' <Predicate = (!icmp_ln222)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node sub_ln224_2)   --->   "%select_ln224 = select i1 %icmp_ln224, i10 %sub_ln224, i10 %sub_ln224_1" [SM3/src/SM3.c:224]   --->   Operation 81 'select' 'select_ln224' <Predicate = (!icmp_ln222)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln224)   --->   "%select_ln224_1 = select i1 %icmp_ln224, i512 %tmp_3, i512 %p_Result_3" [SM3/src/SM3.c:224]   --->   Operation 82 'select' 'select_ln224_1' <Predicate = (!icmp_ln222)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln224)   --->   "%select_ln224_2 = select i1 %icmp_ln224, i10 %xor_ln224, i10 %zext_ln224" [SM3/src/SM3.c:224]   --->   Operation 83 'select' 'select_ln224_2' <Predicate = (!icmp_ln222)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.34ns) (out node of the LUT)   --->   "%sub_ln224_2 = sub i10 511, %select_ln224" [SM3/src/SM3.c:224]   --->   Operation 84 'sub' 'sub_ln224_2' <Predicate = (!icmp_ln222)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln224)   --->   "%zext_ln224_3 = zext i10 %select_ln224_2 to i512" [SM3/src/SM3.c:224]   --->   Operation 85 'zext' 'zext_ln224_3' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln224_4 = zext i10 %sub_ln224_2 to i512" [SM3/src/SM3.c:224]   --->   Operation 86 'zext' 'zext_ln224_4' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (2.77ns) (out node of the LUT)   --->   "%lshr_ln224 = lshr i512 %select_ln224_1, %zext_ln224_3" [SM3/src/SM3.c:224]   --->   Operation 87 'lshr' 'lshr_ln224' <Predicate = (!icmp_ln222)> <Delay = 2.77> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln224_1 = lshr i512 -1, %zext_ln224_4" [SM3/src/SM3.c:224]   --->   Operation 88 'lshr' 'lshr_ln224_1' <Predicate = (!icmp_ln222)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.72ns) (out node of the LUT)   --->   "%p_Result_s = and i512 %lshr_ln224, %lshr_ln224_1" [SM3/src/SM3.c:224]   --->   Operation 89 'and' 'p_Result_s' <Predicate = (!icmp_ln222)> <Delay = 1.72> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln224_1 = trunc i512 %p_Result_s to i32" [SM3/src/SM3.c:224]   --->   Operation 90 'trunc' 'trunc_ln224_1' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln224_1 = zext i5 %i_1 to i64" [SM3/src/SM3.c:224]   --->   Operation 91 'zext' 'zext_ln224_1' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%messageBlock_addr = getelementptr inbounds [16 x i32]* %messageBlock, i64 0, i64 %zext_ln224_1" [SM3/src/SM3.c:224]   --->   Operation 92 'getelementptr' 'messageBlock_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.14ns)   --->   "store i32 %trunc_ln224_1, i32* %messageBlock_addr, align 4" [SM3/src/SM3.c:224]   --->   Operation 93 'store' <Predicate = (!icmp_ln222)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "br label %4" [SM3/src/SM3.c:222]   --->   Operation 94 'br' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%intermediateHash_add = getelementptr [8 x i32]* %intermediateHash, i64 0, i64 0" [SM3/src/SM3.c:88->SM3/src/SM3.c:232]   --->   Operation 95 'getelementptr' 'intermediateHash_add' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.14ns)   --->   "store i32 1937774191, i32* %intermediateHash_add, align 16" [SM3/src/SM3.c:90->SM3/src/SM3.c:232]   --->   Operation 96 'store' <Predicate = (icmp_ln222)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%intermediateHash_add_8 = getelementptr [8 x i32]* %intermediateHash, i64 0, i64 1" [SM3/src/SM3.c:91->SM3/src/SM3.c:232]   --->   Operation 97 'getelementptr' 'intermediateHash_add_8' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.14ns)   --->   "store i32 1226093241, i32* %intermediateHash_add_8, align 4" [SM3/src/SM3.c:91->SM3/src/SM3.c:232]   --->   Operation 98 'store' <Predicate = (icmp_ln222)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 3> <Delay = 1.14>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%intermediateHash_add_9 = getelementptr [8 x i32]* %intermediateHash, i64 0, i64 2" [SM3/src/SM3.c:92->SM3/src/SM3.c:232]   --->   Operation 99 'getelementptr' 'intermediateHash_add_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.14ns)   --->   "store i32 388252375, i32* %intermediateHash_add_9, align 8" [SM3/src/SM3.c:92->SM3/src/SM3.c:232]   --->   Operation 100 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%intermediateHash_add_10 = getelementptr [8 x i32]* %intermediateHash, i64 0, i64 3" [SM3/src/SM3.c:93->SM3/src/SM3.c:232]   --->   Operation 101 'getelementptr' 'intermediateHash_add_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.14ns)   --->   "store i32 -628488704, i32* %intermediateHash_add_10, align 4" [SM3/src/SM3.c:93->SM3/src/SM3.c:232]   --->   Operation 102 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 4> <Delay = 1.14>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%intermediateHash_add_11 = getelementptr [8 x i32]* %intermediateHash, i64 0, i64 4" [SM3/src/SM3.c:94->SM3/src/SM3.c:232]   --->   Operation 103 'getelementptr' 'intermediateHash_add_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.14ns)   --->   "store i32 -1452330820, i32* %intermediateHash_add_11, align 16" [SM3/src/SM3.c:94->SM3/src/SM3.c:232]   --->   Operation 104 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%intermediateHash_add_12 = getelementptr [8 x i32]* %intermediateHash, i64 0, i64 5" [SM3/src/SM3.c:95->SM3/src/SM3.c:232]   --->   Operation 105 'getelementptr' 'intermediateHash_add_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.14ns)   --->   "store i32 372324522, i32* %intermediateHash_add_12, align 4" [SM3/src/SM3.c:95->SM3/src/SM3.c:232]   --->   Operation 106 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 7 <SV = 5> <Delay = 1.14>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%intermediateHash_add_13 = getelementptr [8 x i32]* %intermediateHash, i64 0, i64 6" [SM3/src/SM3.c:96->SM3/src/SM3.c:232]   --->   Operation 107 'getelementptr' 'intermediateHash_add_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.14ns)   --->   "store i32 -477237683, i32* %intermediateHash_add_13, align 8" [SM3/src/SM3.c:96->SM3/src/SM3.c:232]   --->   Operation 108 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%intermediateHash_add_14 = getelementptr [8 x i32]* %intermediateHash, i64 0, i64 7" [SM3/src/SM3.c:97->SM3/src/SM3.c:232]   --->   Operation 109 'getelementptr' 'intermediateHash_add_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.14ns)   --->   "store i32 -1325724082, i32* %intermediateHash_add_14, align 4" [SM3/src/SM3.c:97->SM3/src/SM3.c:232]   --->   Operation 110 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 111 [2/2] (0.00ns)   --->   "call fastcc void @processmessageblock([8 x i32]* %intermediateHash, [16 x i32]* %messageBlock) nounwind" [SM3/src/SM3.c:234]   --->   Operation 111 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 0.85>
ST_9 : Operation 112 [1/2] (0.00ns)   --->   "call fastcc void @processmessageblock([8 x i32]* %intermediateHash, [16 x i32]* %messageBlock) nounwind" [SM3/src/SM3.c:234]   --->   Operation 112 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 113 [1/1] (0.85ns)   --->   "br label %6" [SM3/src/SM3.c:236]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.85>

State 10 <SV = 8> <Delay = 1.66>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%i_3 = phi i4 [ 0, %.preheader.preheader ], [ %i_7, %7 ]"   --->   Operation 114 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.87ns)   --->   "%icmp_ln236 = icmp eq i4 %i_3, -8" [SM3/src/SM3.c:236]   --->   Operation 115 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 116 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (1.01ns)   --->   "%i_7 = add i4 %i_3, 1" [SM3/src/SM3.c:236]   --->   Operation 117 'add' 'i_7' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln236, label %8, label %7" [SM3/src/SM3.c:236]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln238 = trunc i4 %i_3 to i3" [SM3/src/SM3.c:238]   --->   Operation 119 'trunc' 'trunc_ln238' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.51ns)   --->   "%xor_ln238 = xor i3 %trunc_ln238, -1" [SM3/src/SM3.c:238]   --->   Operation 120 'xor' 'xor_ln238' <Predicate = (!icmp_ln236)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i3 %xor_ln238 to i64" [SM3/src/SM3.c:238]   --->   Operation 121 'zext' 'zext_ln238' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%intermediateHash_add_15 = getelementptr inbounds [8 x i32]* %intermediateHash, i64 0, i64 %zext_ln238" [SM3/src/SM3.c:238]   --->   Operation 122 'getelementptr' 'intermediateHash_add_15' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_10 : Operation 123 [2/2] (1.14ns)   --->   "%intermediateHash_loa = load i32* %intermediateHash_add_15, align 4" [SM3/src/SM3.c:238]   --->   Operation 123 'load' 'intermediateHash_loa' <Predicate = (!icmp_ln236)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "ret void" [SM3/src/SM3.c:240]   --->   Operation 124 'ret' <Predicate = (icmp_ln236)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 2.29>
ST_11 : Operation 125 [1/2] (1.14ns)   --->   "%intermediateHash_loa = load i32* %intermediateHash_add_15, align 4" [SM3/src/SM3.c:238]   --->   Operation 125 'load' 'intermediateHash_loa' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln238_1 = zext i4 %i_3 to i64" [SM3/src/SM3.c:238]   --->   Operation 126 'zext' 'zext_ln238_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%digest_addr = getelementptr [8 x i32]* %digest, i64 0, i64 %zext_ln238_1" [SM3/src/SM3.c:238]   --->   Operation 127 'getelementptr' 'digest_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (1.14ns)   --->   "store i32 %intermediateHash_loa, i32* %digest_addr, align 4" [SM3/src/SM3.c:238]   --->   Operation 128 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "br label %6" [SM3/src/SM3.c:236]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ message]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ messageLen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ digest]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0         (specbitsmap      ) [ 000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000]
spectopmodule_ln0       (spectopmodule    ) [ 000000000000]
messageLen_read         (read             ) [ 001100000000]
messageBlock            (alloca           ) [ 001111111100]
intermediateHash        (alloca           ) [ 001111111111]
br_ln210                (br               ) [ 011100000000]
p_Val2_2                (phi              ) [ 001100000000]
i_0                     (phi              ) [ 001000000000]
icmp_ln210              (icmp             ) [ 001100000000]
empty                   (speclooptripcount) [ 000000000000]
i                       (add              ) [ 011100000000]
br_ln210                (br               ) [ 000000000000]
zext_ln212              (zext             ) [ 000000000000]
message_addr            (getelementptr    ) [ 000100000000]
trunc_ln212             (trunc            ) [ 000100000000]
zext_ln216              (zext             ) [ 000000000000]
zext_ln216_2            (zext             ) [ 000000000000]
sub_ln216               (sub              ) [ 000000000000]
zext_ln216_1            (zext             ) [ 000000000000]
pack                    (shl              ) [ 000000000000]
xor_ln218               (xor              ) [ 000000000000]
zext_ln218              (zext             ) [ 000000000000]
p_Result_2              (bitset           ) [ 000000000000]
p_Result_3              (partset          ) [ 000010000000]
br_ln222                (br               ) [ 001110000000]
p_Repl2_s               (load             ) [ 000000000000]
shl_ln                  (bitconcatenate   ) [ 000000000000]
or_ln212                (or               ) [ 000000000000]
icmp_ln212              (icmp             ) [ 000000000000]
zext_ln212_1            (zext             ) [ 000000000000]
zext_ln212_2            (zext             ) [ 000000000000]
zext_ln212_3            (zext             ) [ 000000000000]
xor_ln212               (xor              ) [ 000000000000]
select_ln212            (select           ) [ 000000000000]
select_ln212_1          (select           ) [ 000000000000]
select_ln212_2          (select           ) [ 000000000000]
xor_ln212_1             (xor              ) [ 000000000000]
zext_ln212_4            (zext             ) [ 000000000000]
zext_ln212_5            (zext             ) [ 000000000000]
zext_ln212_6            (zext             ) [ 000000000000]
shl_ln212               (shl              ) [ 000000000000]
tmp                     (partselect       ) [ 000000000000]
select_ln212_3          (select           ) [ 000000000000]
shl_ln212_1             (shl              ) [ 000000000000]
lshr_ln212              (lshr             ) [ 000000000000]
and_ln212               (and              ) [ 000000000000]
xor_ln212_2             (xor              ) [ 000000000000]
and_ln212_1             (and              ) [ 000000000000]
and_ln212_2             (and              ) [ 000000000000]
p_Result_1              (or               ) [ 011100000000]
br_ln210                (br               ) [ 011100000000]
i_1                     (phi              ) [ 000010000000]
icmp_ln222              (icmp             ) [ 000010000000]
empty_65                (speclooptripcount) [ 000000000000]
i_6                     (add              ) [ 001010000000]
br_ln222                (br               ) [ 000000000000]
trunc_ln224             (trunc            ) [ 000000000000]
shl_ln1                 (bitconcatenate   ) [ 000000000000]
or_ln224                (or               ) [ 000000000000]
icmp_ln224              (icmp             ) [ 000000000000]
zext_ln224              (zext             ) [ 000000000000]
zext_ln224_2            (zext             ) [ 000000000000]
tmp_3                   (partselect       ) [ 000000000000]
sub_ln224               (sub              ) [ 000000000000]
xor_ln224               (xor              ) [ 000000000000]
sub_ln224_1             (sub              ) [ 000000000000]
select_ln224            (select           ) [ 000000000000]
select_ln224_1          (select           ) [ 000000000000]
select_ln224_2          (select           ) [ 000000000000]
sub_ln224_2             (sub              ) [ 000000000000]
zext_ln224_3            (zext             ) [ 000000000000]
zext_ln224_4            (zext             ) [ 000000000000]
lshr_ln224              (lshr             ) [ 000000000000]
lshr_ln224_1            (lshr             ) [ 000000000000]
p_Result_s              (and              ) [ 000000000000]
trunc_ln224_1           (trunc            ) [ 000000000000]
zext_ln224_1            (zext             ) [ 000000000000]
messageBlock_addr       (getelementptr    ) [ 000000000000]
store_ln224             (store            ) [ 000000000000]
br_ln222                (br               ) [ 001010000000]
intermediateHash_add    (getelementptr    ) [ 000000000000]
store_ln90              (store            ) [ 000000000000]
intermediateHash_add_8  (getelementptr    ) [ 000000000000]
store_ln91              (store            ) [ 000000000000]
intermediateHash_add_9  (getelementptr    ) [ 000000000000]
store_ln92              (store            ) [ 000000000000]
intermediateHash_add_10 (getelementptr    ) [ 000000000000]
store_ln93              (store            ) [ 000000000000]
intermediateHash_add_11 (getelementptr    ) [ 000000000000]
store_ln94              (store            ) [ 000000000000]
intermediateHash_add_12 (getelementptr    ) [ 000000000000]
store_ln95              (store            ) [ 000000000000]
intermediateHash_add_13 (getelementptr    ) [ 000000000000]
store_ln96              (store            ) [ 000000000000]
intermediateHash_add_14 (getelementptr    ) [ 000000000000]
store_ln97              (store            ) [ 000000000000]
call_ln234              (call             ) [ 000000000000]
br_ln236                (br               ) [ 000000000111]
i_3                     (phi              ) [ 000000000011]
icmp_ln236              (icmp             ) [ 000000000011]
empty_66                (speclooptripcount) [ 000000000000]
i_7                     (add              ) [ 000000000111]
br_ln236                (br               ) [ 000000000000]
trunc_ln238             (trunc            ) [ 000000000000]
xor_ln238               (xor              ) [ 000000000000]
zext_ln238              (zext             ) [ 000000000000]
intermediateHash_add_15 (getelementptr    ) [ 000000000001]
ret_ln240               (ret              ) [ 000000000000]
intermediateHash_loa    (load             ) [ 000000000000]
zext_ln238_1            (zext             ) [ 000000000000]
digest_addr             (getelementptr    ) [ 000000000000]
store_ln238             (store            ) [ 000000000000]
br_ln236                (br               ) [ 000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="message">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="message"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="messageLen">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="messageLen"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="digest">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="digest"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SM3Calc_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i512.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i512"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processmessageblock"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="messageBlock_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="messageBlock/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="intermediateHash_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="intermediateHash/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="messageLen_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="messageLen_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="message_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="message_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_s/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="messageBlock_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="messageBlock_addr/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln224_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="intermediateHash_add_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="intermediateHash_add/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="0"/>
<pin id="170" dir="0" index="4" bw="3" slack="0"/>
<pin id="171" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
<pin id="173" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln90/4 store_ln91/4 store_ln92/5 store_ln93/5 store_ln94/6 store_ln95/6 store_ln96/7 store_ln97/7 intermediateHash_loa/10 "/>
</bind>
</comp>

<comp id="163" class="1004" name="intermediateHash_add_8_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="intermediateHash_add_8/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="intermediateHash_add_9_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="intermediateHash_add_9/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="intermediateHash_add_10_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="3" slack="0"/>
<pin id="189" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="intermediateHash_add_10/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="intermediateHash_add_11_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="intermediateHash_add_11/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="intermediateHash_add_12_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="intermediateHash_add_12/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="intermediateHash_add_13_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="intermediateHash_add_13/7 "/>
</bind>
</comp>

<comp id="221" class="1004" name="intermediateHash_add_14_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="intermediateHash_add_14/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="intermediateHash_add_15_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="3" slack="0"/>
<pin id="234" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="intermediateHash_add_15/10 "/>
</bind>
</comp>

<comp id="237" class="1004" name="digest_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="digest_addr/11 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln238_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln238/11 "/>
</bind>
</comp>

<comp id="251" class="1005" name="p_Val2_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="512" slack="1"/>
<pin id="253" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_Val2_2_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="512" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_0_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="1"/>
<pin id="265" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_0_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="i_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="1"/>
<pin id="276" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_1_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="5" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="285" class="1005" name="i_3_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="1"/>
<pin id="287" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="i_3_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="4" slack="0"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_processmessageblock_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="0" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln234/8 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln210_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="0" index="1" bw="6" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln210/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="i_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln212_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln212_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln212/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln216_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="1"/>
<pin id="326" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln216_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="1"/>
<pin id="329" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216_2/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sub_ln216_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln216/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln216_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216_1/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="pack_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="512" slack="0"/>
<pin id="342" dir="0" index="1" bw="10" slack="0"/>
<pin id="343" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="pack/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="xor_ln218_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="9" slack="0"/>
<pin id="348" dir="0" index="1" bw="9" slack="0"/>
<pin id="349" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln218/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln218_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="9" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln218/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_Result_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="512" slack="0"/>
<pin id="358" dir="0" index="1" bw="512" slack="0"/>
<pin id="359" dir="0" index="2" bw="9" slack="0"/>
<pin id="360" dir="0" index="3" bw="1" slack="0"/>
<pin id="361" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_Result_3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="512" slack="0"/>
<pin id="368" dir="0" index="1" bw="512" slack="0"/>
<pin id="369" dir="0" index="2" bw="8" slack="1"/>
<pin id="370" dir="0" index="3" bw="1" slack="0"/>
<pin id="371" dir="0" index="4" bw="4" slack="0"/>
<pin id="372" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="shl_ln_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="5" slack="1"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="or_ln212_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln212/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln212_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln212/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln212_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212_1/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln212_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212_2/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln212_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212_3/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="xor_ln212_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="0"/>
<pin id="410" dir="0" index="1" bw="10" slack="0"/>
<pin id="411" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln212/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln212_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="10" slack="0"/>
<pin id="417" dir="0" index="2" bw="10" slack="0"/>
<pin id="418" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln212/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln212_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="10" slack="0"/>
<pin id="425" dir="0" index="2" bw="10" slack="0"/>
<pin id="426" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln212_1/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="select_ln212_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="10" slack="0"/>
<pin id="433" dir="0" index="2" bw="10" slack="0"/>
<pin id="434" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln212_2/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="xor_ln212_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="0"/>
<pin id="440" dir="0" index="1" bw="10" slack="0"/>
<pin id="441" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln212_1/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln212_4_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="0"/>
<pin id="446" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212_4/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln212_5_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212_5/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln212_6_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212_6/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="shl_ln212_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="10" slack="0"/>
<pin id="459" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln212/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="512" slack="0"/>
<pin id="464" dir="0" index="1" bw="512" slack="0"/>
<pin id="465" dir="0" index="2" bw="10" slack="0"/>
<pin id="466" dir="0" index="3" bw="1" slack="0"/>
<pin id="467" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln212_3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="512" slack="0"/>
<pin id="475" dir="0" index="2" bw="512" slack="0"/>
<pin id="476" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln212_3/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="shl_ln212_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="0"/>
<pin id="483" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln212_1/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="lshr_ln212_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="10" slack="0"/>
<pin id="489" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln212/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="and_ln212_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="512" slack="0"/>
<pin id="494" dir="0" index="1" bw="512" slack="0"/>
<pin id="495" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln212/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="xor_ln212_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="512" slack="0"/>
<pin id="500" dir="0" index="1" bw="512" slack="0"/>
<pin id="501" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln212_2/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="and_ln212_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="512" slack="1"/>
<pin id="506" dir="0" index="1" bw="512" slack="0"/>
<pin id="507" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln212_1/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="and_ln212_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="512" slack="0"/>
<pin id="512" dir="0" index="1" bw="512" slack="0"/>
<pin id="513" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln212_2/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="p_Result_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="512" slack="0"/>
<pin id="518" dir="0" index="1" bw="512" slack="0"/>
<pin id="519" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="icmp_ln222_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="5" slack="0"/>
<pin id="524" dir="0" index="1" bw="5" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="i_6_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="trunc_ln224_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="0"/>
<pin id="536" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln224/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="shl_ln1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="9" slack="0"/>
<pin id="540" dir="0" index="1" bw="4" slack="0"/>
<pin id="541" dir="0" index="2" bw="1" slack="0"/>
<pin id="542" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="or_ln224_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="9" slack="0"/>
<pin id="548" dir="0" index="1" bw="9" slack="0"/>
<pin id="549" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln224/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln224_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="9" slack="0"/>
<pin id="554" dir="0" index="1" bw="9" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln224/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln224_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="9" slack="0"/>
<pin id="560" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln224_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="9" slack="0"/>
<pin id="564" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224_2/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="512" slack="0"/>
<pin id="568" dir="0" index="1" bw="512" slack="1"/>
<pin id="569" dir="0" index="2" bw="10" slack="0"/>
<pin id="570" dir="0" index="3" bw="1" slack="0"/>
<pin id="571" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sub_ln224_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="9" slack="0"/>
<pin id="577" dir="0" index="1" bw="9" slack="0"/>
<pin id="578" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln224/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="xor_ln224_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="0"/>
<pin id="583" dir="0" index="1" bw="10" slack="0"/>
<pin id="584" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln224/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sub_ln224_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="9" slack="0"/>
<pin id="589" dir="0" index="1" bw="9" slack="0"/>
<pin id="590" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln224_1/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="select_ln224_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="10" slack="0"/>
<pin id="596" dir="0" index="2" bw="10" slack="0"/>
<pin id="597" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln224/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="select_ln224_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="512" slack="0"/>
<pin id="604" dir="0" index="2" bw="512" slack="1"/>
<pin id="605" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln224_1/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="select_ln224_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="10" slack="0"/>
<pin id="611" dir="0" index="2" bw="10" slack="0"/>
<pin id="612" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln224_2/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sub_ln224_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="10" slack="0"/>
<pin id="618" dir="0" index="1" bw="10" slack="0"/>
<pin id="619" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln224_2/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln224_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="10" slack="0"/>
<pin id="624" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224_3/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln224_4_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="10" slack="0"/>
<pin id="628" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224_4/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="lshr_ln224_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="512" slack="0"/>
<pin id="632" dir="0" index="1" bw="10" slack="0"/>
<pin id="633" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln224/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="lshr_ln224_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="10" slack="0"/>
<pin id="639" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln224_1/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="p_Result_s_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="512" slack="0"/>
<pin id="644" dir="0" index="1" bw="512" slack="0"/>
<pin id="645" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="trunc_ln224_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="512" slack="0"/>
<pin id="650" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln224_1/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln224_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="5" slack="0"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224_1/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="icmp_ln236_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="4" slack="0"/>
<pin id="660" dir="0" index="1" bw="4" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln236/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="i_7_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="trunc_ln238_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln238/10 "/>
</bind>
</comp>

<comp id="674" class="1004" name="xor_ln238_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="3" slack="0"/>
<pin id="676" dir="0" index="1" bw="3" slack="0"/>
<pin id="677" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln238/10 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln238_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238/10 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln238_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="1"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238_1/11 "/>
</bind>
</comp>

<comp id="690" class="1005" name="messageLen_read_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="1"/>
<pin id="692" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="messageLen_read "/>
</bind>
</comp>

<comp id="700" class="1005" name="i_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="6" slack="0"/>
<pin id="702" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="705" class="1005" name="message_addr_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="1"/>
<pin id="707" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="message_addr "/>
</bind>
</comp>

<comp id="710" class="1005" name="trunc_ln212_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="5" slack="1"/>
<pin id="712" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln212 "/>
</bind>
</comp>

<comp id="715" class="1005" name="p_Result_3_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="512" slack="1"/>
<pin id="717" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="721" class="1005" name="p_Result_1_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="512" slack="1"/>
<pin id="723" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="729" class="1005" name="i_6_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="5" slack="0"/>
<pin id="731" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="737" class="1005" name="i_7_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="4" slack="0"/>
<pin id="739" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="742" class="1005" name="intermediateHash_add_15_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="3" slack="1"/>
<pin id="744" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="intermediateHash_add_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="161"><net_src comp="70" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="72" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="74" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="76" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="184"><net_src comp="176" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="78" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="192"><net_src comp="80" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="193"><net_src comp="185" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="82" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="201"><net_src comp="84" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="202"><net_src comp="194" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="86" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="210"><net_src comp="88" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="211"><net_src comp="203" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="90" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="219"><net_src comp="92" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="220"><net_src comp="212" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="94" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="228"><net_src comp="96" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="229"><net_src comp="221" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="230" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="156" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="255" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="58" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="100" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="289" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="302"><net_src comp="98" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="267" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="20" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="267" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="26" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="267" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="323"><net_src comp="267" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="334"><net_src comp="30" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="255" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="324" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="32" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="34" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="340" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="352" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="373"><net_src comp="38" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="356" pin="4"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="40" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="366" pin=4"/></net>

<net id="382"><net_src comp="44" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="46" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="48" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="377" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="377" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="384" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="131" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="396" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="50" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="390" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="396" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="400" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="427"><net_src comp="390" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="400" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="396" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="390" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="408" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="396" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="414" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="50" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="430" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="422" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="438" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="404" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="444" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="468"><net_src comp="52" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="54" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="40" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="477"><net_src comp="390" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="462" pin="4"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="456" pin="2"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="56" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="448" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="56" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="452" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="480" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="486" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="56" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="251" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="472" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="492" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="504" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="278" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="60" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="278" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="64" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="278" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="66" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="58" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="68" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="538" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="538" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="546" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="572"><net_src comp="52" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="54" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="574"><net_src comp="40" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="579"><net_src comp="558" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="562" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="558" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="50" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="562" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="558" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="598"><net_src comp="552" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="575" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="587" pin="2"/><net_sink comp="593" pin=2"/></net>

<net id="606"><net_src comp="552" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="566" pin="4"/><net_sink comp="601" pin=1"/></net>

<net id="613"><net_src comp="552" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="581" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="558" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="50" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="593" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="608" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="616" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="601" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="622" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="56" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="626" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="630" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="656"><net_src comp="278" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="662"><net_src comp="289" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="102" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="289" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="106" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="289" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="670" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="108" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="674" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="688"><net_src comp="285" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="693"><net_src comp="118" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="703"><net_src comp="309" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="708"><net_src comp="124" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="713"><net_src comp="320" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="718"><net_src comp="366" pin="5"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="724"><net_src comp="516" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="732"><net_src comp="528" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="740"><net_src comp="664" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="745"><net_src comp="230" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="156" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: digest | {11 }
 - Input state : 
	Port: SM3Calc : message | {2 3 }
	Port: SM3Calc : messageLen | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln210 : 1
		i : 1
		br_ln210 : 2
		zext_ln212 : 1
		message_addr : 2
		p_Repl2_s : 3
		trunc_ln212 : 1
		sub_ln216 : 1
		zext_ln216_1 : 2
		pack : 3
		xor_ln218 : 1
		zext_ln218 : 1
		p_Result_2 : 4
		p_Result_3 : 5
	State 3
		or_ln212 : 1
		icmp_ln212 : 1
		zext_ln212_1 : 1
		zext_ln212_2 : 1
		zext_ln212_3 : 1
		xor_ln212 : 2
		select_ln212 : 2
		select_ln212_1 : 2
		select_ln212_2 : 2
		xor_ln212_1 : 3
		zext_ln212_4 : 3
		zext_ln212_5 : 3
		zext_ln212_6 : 3
		shl_ln212 : 4
		tmp : 5
		select_ln212_3 : 6
		shl_ln212_1 : 4
		lshr_ln212 : 4
		and_ln212 : 5
		xor_ln212_2 : 5
		and_ln212_1 : 5
		and_ln212_2 : 7
		p_Result_1 : 5
	State 4
		icmp_ln222 : 1
		i_6 : 1
		br_ln222 : 2
		trunc_ln224 : 1
		shl_ln1 : 2
		or_ln224 : 3
		icmp_ln224 : 3
		zext_ln224 : 3
		zext_ln224_2 : 3
		sub_ln224 : 4
		xor_ln224 : 4
		sub_ln224_1 : 4
		select_ln224 : 5
		select_ln224_1 : 4
		select_ln224_2 : 4
		sub_ln224_2 : 6
		zext_ln224_3 : 5
		zext_ln224_4 : 7
		lshr_ln224 : 6
		lshr_ln224_1 : 8
		p_Result_s : 9
		trunc_ln224_1 : 9
		zext_ln224_1 : 1
		messageBlock_addr : 2
		store_ln224 : 10
		store_ln90 : 1
		store_ln91 : 1
	State 5
		store_ln92 : 1
		store_ln93 : 1
	State 6
		store_ln94 : 1
		store_ln95 : 1
	State 7
		store_ln96 : 1
		store_ln97 : 1
	State 8
	State 9
	State 10
		icmp_ln236 : 1
		i_7 : 1
		br_ln236 : 2
		trunc_ln238 : 1
		xor_ln238 : 2
		zext_ln238 : 2
		intermediateHash_add_15 : 3
		intermediateHash_loa : 4
	State 11
		digest_addr : 1
		store_ln238 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_processmessageblock_fu_297 |    3    |  9.4563 |   1107  |   2261  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        lshr_ln212_fu_486       |    0    |    0    |    0    |    23   |    0    |
|   lshr   |        lshr_ln224_fu_630       |    0    |    0    |    0    |   2171  |    0    |
|          |       lshr_ln224_1_fu_636      |    0    |    0    |    0    |    23   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |           pack_fu_340          |    0    |    0    |    0    |   2171  |    0    |
|    shl   |        shl_ln212_fu_456        |    0    |    0    |    0    |    23   |    0    |
|          |       shl_ln212_1_fu_480       |    0    |    0    |    0    |    19   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        and_ln212_fu_492        |    0    |    0    |    0    |   512   |    0    |
|    and   |       and_ln212_1_fu_504       |    0    |    0    |    0    |   512   |    0    |
|          |       and_ln212_2_fu_510       |    0    |    0    |    0    |   512   |    0    |
|          |        p_Result_s_fu_642       |    0    |    0    |    0    |   512   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |       select_ln212_fu_414      |    0    |    0    |    0    |    10   |    0    |
|          |      select_ln212_1_fu_422     |    0    |    0    |    0    |    10   |    0    |
|          |      select_ln212_2_fu_430     |    0    |    0    |    0    |    10   |    0    |
|  select  |      select_ln212_3_fu_472     |    0    |    0    |    0    |   512   |    0    |
|          |       select_ln224_fu_593      |    0    |    0    |    0    |    10   |    0    |
|          |      select_ln224_1_fu_601     |    0    |    0    |    0    |   512   |    0    |
|          |      select_ln224_2_fu_608     |    0    |    0    |    0    |    10   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        xor_ln218_fu_346        |    0    |    0    |    0    |    9    |    0    |
|          |        xor_ln212_fu_408        |    0    |    0    |    0    |    10   |    0    |
|    xor   |       xor_ln212_1_fu_438       |    0    |    0    |    0    |    10   |    0    |
|          |       xor_ln212_2_fu_498       |    0    |    0    |    0    |   512   |    0    |
|          |        xor_ln224_fu_581        |    0    |    0    |    0    |    10   |    0    |
|          |        xor_ln238_fu_674        |    0    |    0    |    0    |    3    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |         or_ln212_fu_384        |    0    |    0    |    0    |    0    |    0    |
|    or    |        p_Result_1_fu_516       |    0    |    0    |    0    |   512   |    0    |
|          |         or_ln224_fu_546        |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        sub_ln216_fu_330        |    0    |    0    |    0    |    17   |    0    |
|    sub   |        sub_ln224_fu_575        |    0    |    0    |    0    |    16   |    0    |
|          |       sub_ln224_1_fu_587       |    0    |    0    |    0    |    16   |    0    |
|          |       sub_ln224_2_fu_616       |    0    |    0    |    0    |    17   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        icmp_ln210_fu_303       |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln212_fu_390       |    0    |    0    |    0    |    11   |    0    |
|   icmp   |        icmp_ln222_fu_522       |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln224_fu_552       |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln236_fu_658       |    0    |    0    |    0    |    9    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |            i_fu_309            |    0    |    0    |    0    |    15   |    0    |
|    add   |           i_6_fu_528           |    0    |    0    |    0    |    15   |    0    |
|          |           i_7_fu_664           |    0    |    0    |    0    |    13   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   read   |   messageLen_read_read_fu_118  |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        zext_ln212_fu_315       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln216_fu_324       |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln216_2_fu_327      |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln216_1_fu_336      |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln218_fu_352       |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln212_1_fu_396      |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln212_2_fu_400      |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln212_3_fu_404      |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln212_4_fu_444      |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln212_5_fu_448      |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln212_6_fu_452      |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln224_fu_558       |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln224_2_fu_562      |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln224_3_fu_622      |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln224_4_fu_626      |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln224_1_fu_653      |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln238_fu_680       |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln238_1_fu_685      |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |       trunc_ln212_fu_320       |    0    |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln224_fu_534       |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln224_1_fu_648      |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln238_fu_670       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|  bitset  |        p_Result_2_fu_356       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|  partset |        p_Result_3_fu_366       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|          shl_ln_fu_377         |    0    |    0    |    0    |    0    |    0    |
|          |         shl_ln1_fu_538         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|partselect|           tmp_fu_462           |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_3_fu_566          |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    3    |  9.4563 |   1107  |  11043  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|intermediateHash|    2   |    0   |    0   |    0   |
|  messageBlock  |    0   |   64   |    8   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    2   |   64   |    8   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|          i_0_reg_263          |    6   |
|          i_1_reg_274          |    5   |
|          i_3_reg_285          |    4   |
|          i_6_reg_729          |    5   |
|          i_7_reg_737          |    4   |
|           i_reg_700           |    6   |
|intermediateHash_add_15_reg_742|    3   |
|    messageLen_read_reg_690    |    8   |
|      message_addr_reg_705     |    5   |
|       p_Result_1_reg_721      |   512  |
|       p_Result_3_reg_715      |   512  |
|        p_Val2_2_reg_251       |   512  |
|      trunc_ln212_reg_710      |    5   |
+-------------------------------+--------+
|             Total             |  1587  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_131 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_156 |  p0  |   6  |   3  |   18   ||    33   |
| grp_access_fu_156 |  p1  |   4  |  32  |   128  ||    9    |
| grp_access_fu_156 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_156 |  p4  |   4  |   3  |   12   ||    9    |
|  p_Val2_2_reg_251 |  p0  |   2  |  512 |  1024  ||    9    |
|    i_3_reg_285    |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1200  ||  6.715  ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    9   |  1107  |  11043 |    0   |
|   Memory  |    2   |    -   |   64   |    8   |    0   |
|Multiplexer|    -   |    6   |    -   |   99   |    -   |
|  Register |    -   |    -   |  1587  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   16   |  2758  |  11150 |    0   |
+-----------+--------+--------+--------+--------+--------+
