// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "07/18/2017 21:39:26"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module projectVGA (
	CLOCK_50,
	KEY,
	SW,
	HEX0,
	HEX2,
	HEX4,
	HEX5,
	LEDR,
	LEDG,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX2;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[16:0] LEDR;
output 	[6:0] LEDG;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[8]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[8]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[8]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("final_project_v.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \KEY[2]~input_o ;
wire \c0|Selector1~1_combout ;
wire \KEY[1]~input_o ;
wire \KEY[3]~input_o ;
wire \c0|Selector6~0_combout ;
wire \c0|Selector8~0_combout ;
wire \c0|Selector8~1_combout ;
wire \c0|Selector8~1clkctrl_outclk ;
wire \c0|Add0~0_combout ;
wire \c0|Selector7~0_combout ;
wire \c0|Equal0~0_combout ;
wire \c0|Selector1~0_combout ;
wire \c0|Selector1~2_combout ;
wire \KEY[0]~input_o ;
wire \c0|current_state[2]~_Duplicate_1_q ;
wire \c0|Selector0~0_combout ;
wire \c0|Selector0~1_combout ;
wire \c0|current_state[3]~_Duplicate_1_q ;
wire \c0|Selector3~0_combout ;
wire \c0|Selector2~0_combout ;
wire \c0|Selector3~1_combout ;
wire \c0|current_state[0]~_Duplicate_1_q ;
wire \c0|Selector2~1_combout ;
wire \c0|Selector2~2_combout ;
wire \c0|Selector2~3_combout ;
wire \c0|current_state[1]~_Duplicate_1_q ;
wire \c0|Decoder0~0_combout ;
wire \c0|Selector4~0_combout ;
wire \c0|Selector5~0_combout ;
wire \hex4|WideOr6~0_combout ;
wire \hex4|WideOr5~0_combout ;
wire \hex4|WideOr4~0_combout ;
wire \hex4|WideOr3~0_combout ;
wire \hex4|WideOr2~0_combout ;
wire \hex4|WideOr1~0_combout ;
wire \hex4|WideOr0~0_combout ;
wire \d0|numblockscounter|clock1hz|Add0~0_combout ;
wire \c0|Decoder0~1_combout ;
wire \d0|blockenable~0_combout ;
wire \d0|blockenable~q ;
wire \d0|numblockscounter|clock1hz|Add0~1 ;
wire \d0|numblockscounter|clock1hz|Add0~2_combout ;
wire \d0|numblockscounter|clock1hz|Add0~3 ;
wire \d0|numblockscounter|clock1hz|Add0~4_combout ;
wire \d0|numblockscounter|clock1hz|Add0~5 ;
wire \d0|numblockscounter|clock1hz|Add0~6_combout ;
wire \d0|numblockscounter|clock1hz|Add0~7 ;
wire \d0|numblockscounter|clock1hz|Add0~8_combout ;
wire \d0|numblockscounter|clock1hz|Add0~9 ;
wire \d0|numblockscounter|clock1hz|Add0~10_combout ;
wire \d0|numblockscounter|clock1hz|Add0~11 ;
wire \d0|numblockscounter|clock1hz|Add0~12_combout ;
wire \d0|numblockscounter|clock1hz|Add0~13 ;
wire \d0|numblockscounter|clock1hz|Add0~14_combout ;
wire \d0|numblockscounter|clock1hz|q~0_combout ;
wire \d0|numblockscounter|Equal1~1_combout ;
wire \d0|numblockscounter|Equal1~0_combout ;
wire \d0|numblockscounter|clock1hz|Add0~15 ;
wire \d0|numblockscounter|clock1hz|Add0~16_combout ;
wire \d0|numblockscounter|clock1hz|q~1_combout ;
wire \d0|numblockscounter|clock1hz|Add0~17 ;
wire \d0|numblockscounter|clock1hz|Add0~18_combout ;
wire \d0|numblockscounter|clock1hz|q~2_combout ;
wire \d0|numblockscounter|clock1hz|Add0~19 ;
wire \d0|numblockscounter|clock1hz|Add0~20_combout ;
wire \d0|numblockscounter|clock1hz|q~3_combout ;
wire \d0|numblockscounter|clock1hz|Add0~21 ;
wire \d0|numblockscounter|clock1hz|Add0~22_combout ;
wire \d0|numblockscounter|clock1hz|q~4_combout ;
wire \d0|numblockscounter|Equal1~2_combout ;
wire \d0|numblockscounter|clock1hz|Add0~23 ;
wire \d0|numblockscounter|clock1hz|Add0~24_combout ;
wire \d0|numblockscounter|clock1hz|Add0~25 ;
wire \d0|numblockscounter|clock1hz|Add0~26_combout ;
wire \d0|numblockscounter|clock1hz|Add0~27 ;
wire \d0|numblockscounter|clock1hz|Add0~28_combout ;
wire \d0|numblockscounter|clock1hz|Add0~29 ;
wire \d0|numblockscounter|clock1hz|Add0~30_combout ;
wire \d0|numblockscounter|Equal1~3_combout ;
wire \d0|numblockscounter|Equal1~4_combout ;
wire \d0|numblockscounter|clock1hz|Add0~31 ;
wire \d0|numblockscounter|clock1hz|Add0~32_combout ;
wire \d0|numblockscounter|clock1hz|q~5_combout ;
wire \d0|numblockscounter|clock1hz|Add0~33 ;
wire \d0|numblockscounter|clock1hz|Add0~34_combout ;
wire \d0|numblockscounter|clock1hz|Add0~35 ;
wire \d0|numblockscounter|clock1hz|Add0~36_combout ;
wire \d0|numblockscounter|clock1hz|q~6_combout ;
wire \d0|numblockscounter|clock1hz|Add0~37 ;
wire \d0|numblockscounter|clock1hz|Add0~38_combout ;
wire \d0|numblockscounter|Equal1~5_combout ;
wire \d0|numblockscounter|clock1hz|Add0~39 ;
wire \d0|numblockscounter|clock1hz|Add0~40_combout ;
wire \d0|numblockscounter|clock1hz|Add0~41 ;
wire \d0|numblockscounter|clock1hz|Add0~42_combout ;
wire \d0|numblockscounter|clock1hz|Add0~43 ;
wire \d0|numblockscounter|clock1hz|Add0~44_combout ;
wire \d0|numblockscounter|clock1hz|Add0~45 ;
wire \d0|numblockscounter|clock1hz|Add0~46_combout ;
wire \d0|numblockscounter|Equal1~6_combout ;
wire \d0|numblockscounter|clock1hz|Add0~47 ;
wire \d0|numblockscounter|clock1hz|Add0~48_combout ;
wire \d0|numblockscounter|clock1hz|q~7_combout ;
wire \d0|numblockscounter|clock1hz|Add0~49 ;
wire \d0|numblockscounter|clock1hz|Add0~50_combout ;
wire \d0|numblockscounter|clock1hz|Add0~51 ;
wire \d0|numblockscounter|clock1hz|Add0~52_combout ;
wire \d0|numblockscounter|clock1hz|q~8_combout ;
wire \d0|numblockscounter|clock1hz|Add0~53 ;
wire \d0|numblockscounter|clock1hz|Add0~54_combout ;
wire \d0|numblockscounter|clock1hz|q~9_combout ;
wire \d0|numblockscounter|Equal1~7_combout ;
wire \d0|numblockscounter|Equal1~8_combout ;
wire \d0|numblockscounter|outEnable~feeder_combout ;
wire \d0|numblockscounter|outEnable~q ;
wire \d0|numblockscounter|modifiedcounter|q[3]~3_combout ;
wire \d0|numblockscounter|modifiedcounter|q[3]~4_combout ;
wire \d0|numblockscounter|modifiedcounter|q~2_combout ;
wire \d0|numblockscounter|modifiedcounter|q~0_combout ;
wire \d0|numblockscounter|modifiedcounter|q[1]~1_combout ;
wire \hex5|WideOr6~0_combout ;
wire \hex5|WideOr5~0_combout ;
wire \hex5|WideOr4~0_combout ;
wire \hex5|WideOr3~0_combout ;
wire \hex5|WideOr2~0_combout ;
wire \hex5|WideOr1~0_combout ;
wire \hex5|WideOr0~0_combout ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~9_combout ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~4_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~3_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~2_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~1_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~8_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~10_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \d0|ncounter|clock60hz|Add0~0_combout ;
wire \d0|ncounter|clock60hz|q~0_combout ;
wire \d0|ncounter|clock60hz|Add0~1 ;
wire \d0|ncounter|clock60hz|Add0~2_combout ;
wire \d0|ncounter|clock60hz|q~1_combout ;
wire \d0|ncounter|clock60hz|Add0~3 ;
wire \d0|ncounter|clock60hz|Add0~4_combout ;
wire \d0|ncounter|clock60hz|Add0~5 ;
wire \d0|ncounter|clock60hz|Add0~6_combout ;
wire \d0|ncounter|clock60hz|q~2_combout ;
wire \d0|ncounter|clock60hz|Add0~7 ;
wire \d0|ncounter|clock60hz|Add0~8_combout ;
wire \d0|ncounter|clock60hz|Add0~9 ;
wire \d0|ncounter|clock60hz|Add0~10_combout ;
wire \d0|ncounter|clock60hz|Add0~11 ;
wire \d0|ncounter|clock60hz|Add0~12_combout ;
wire \d0|ncounter|clock60hz|q~3_combout ;
wire \d0|ncounter|clock60hz|Add0~13 ;
wire \d0|ncounter|clock60hz|Add0~14_combout ;
wire \d0|ncounter|clock60hz|q~4_combout ;
wire \d0|ncounter|clock60hz|Add0~15 ;
wire \d0|ncounter|clock60hz|Add0~16_combout ;
wire \d0|ncounter|clock60hz|Add0~17 ;
wire \d0|ncounter|clock60hz|Add0~18_combout ;
wire \d0|ncounter|clock60hz|Add0~19 ;
wire \d0|ncounter|clock60hz|Add0~20_combout ;
wire \d0|ncounter|clock60hz|Add0~21 ;
wire \d0|ncounter|clock60hz|Add0~22_combout ;
wire \d0|ncounter|clock60hz|q~5_combout ;
wire \d0|ncounter|clock60hz|Add0~23 ;
wire \d0|ncounter|clock60hz|Add0~24_combout ;
wire \d0|ncounter|clock60hz|Add0~25 ;
wire \d0|ncounter|clock60hz|Add0~26_combout ;
wire \d0|ncounter|clock60hz|Add0~27 ;
wire \d0|ncounter|clock60hz|Add0~28_combout ;
wire \d0|ncounter|clock60hz|q~6_combout ;
wire \d0|ncounter|clock60hz|Add0~29 ;
wire \d0|ncounter|clock60hz|Add0~30_combout ;
wire \d0|ncounter|clock60hz|Add0~31 ;
wire \d0|ncounter|clock60hz|Add0~32_combout ;
wire \d0|ncounter|clock60hz|q~7_combout ;
wire \d0|ncounter|clock60hz|Add0~33 ;
wire \d0|ncounter|clock60hz|Add0~34_combout ;
wire \d0|ncounter|clock60hz|q~8_combout ;
wire \d0|ncounter|clock60hz|Add0~35 ;
wire \d0|ncounter|clock60hz|Add0~36_combout ;
wire \d0|ncounter|clock60hz|Add0~37 ;
wire \d0|ncounter|clock60hz|Add0~38_combout ;
wire \d0|ncounter|clock60hz|Add0~39 ;
wire \d0|ncounter|clock60hz|Add0~40_combout ;
wire \d0|ncounter|clock60hz|q~9_combout ;
wire \d0|ncounter|clock60hz|Add0~41 ;
wire \d0|ncounter|clock60hz|Add0~42_combout ;
wire \d0|ncounter|clock60hz|q~10_combout ;
wire \d0|ncounter|clock60hz|Add0~43 ;
wire \d0|ncounter|clock60hz|Add0~44_combout ;
wire \d0|ncounter|clock60hz|q~11_combout ;
wire \d0|ncounter|clock60hz|Add0~45 ;
wire \d0|ncounter|clock60hz|Add0~46_combout ;
wire \d0|ncounter|clock60hz|q~12_combout ;
wire \d0|ncounter|Equal4~6_combout ;
wire \d0|ncounter|Equal4~5_combout ;
wire \d0|ncounter|clock60hz|Add0~47 ;
wire \d0|ncounter|clock60hz|Add0~48_combout ;
wire \d0|ncounter|clock60hz|q~13_combout ;
wire \d0|ncounter|clock60hz|Add0~49 ;
wire \d0|ncounter|clock60hz|Add0~50_combout ;
wire \d0|ncounter|clock60hz|q~14_combout ;
wire \d0|ncounter|clock60hz|Add0~51 ;
wire \d0|ncounter|clock60hz|Add0~52_combout ;
wire \d0|ncounter|clock60hz|q~15_combout ;
wire \d0|ncounter|clock60hz|Add0~53 ;
wire \d0|ncounter|clock60hz|Add0~54_combout ;
wire \d0|ncounter|clock60hz|q~16_combout ;
wire \d0|ncounter|Equal4~7_combout ;
wire \d0|ncounter|Equal4~3_combout ;
wire \d0|ncounter|Equal4~0_combout ;
wire \d0|ncounter|Equal4~2_combout ;
wire \d0|ncounter|Equal4~1_combout ;
wire \d0|ncounter|Equal4~4_combout ;
wire \d0|ncounter|Equal4~8_combout ;
wire \d0|ncounter|outEnable~q ;
wire \d0|ncounter|modifiedcounter|q[0]~0_combout ;
wire \d0|ncounter|modifiedcounter|q[0]~feeder_combout ;
wire \d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ;
wire \d0|ballpos|Add0~0_combout ;
wire \d0|ballpos|Add0~20_combout ;
wire \d0|ballpos|Add0~1 ;
wire \d0|ballpos|Add0~2_combout ;
wire \d0|ballpos|Add0~19_combout ;
wire \d0|ballpos|Add0~3 ;
wire \d0|ballpos|Add0~4_combout ;
wire \d0|ballpos|Add0~18_combout ;
wire \d0|ballpos|Add0~5 ;
wire \d0|ballpos|Add0~6_combout ;
wire \d0|ballpos|Add0~17_combout ;
wire \d0|ballpos|Add0~7 ;
wire \d0|ballpos|Add0~8_combout ;
wire \d0|ballpos|Add0~16_combout ;
wire \d0|ballpos|Add0~9 ;
wire \d0|ballpos|Add0~10_combout ;
wire \d0|ballpos|Add0~15_combout ;
wire \d0|ballpos|Add0~11 ;
wire \d0|ballpos|Add0~12_combout ;
wire \d0|ballpos|Add0~14_combout ;
wire \d0|ballpos|Add0~13 ;
wire \d0|ballpos|Add0~21_combout ;
wire \d0|ballpos|Add0~23_combout ;
wire \d0|bc|LessThan3~1_combout ;
wire \d0|bc|LessThan3~0_combout ;
wire \d0|bc|dir_x~0_combout ;
wire \d0|bc|dir_x~1_combout ;
wire \d0|bc|dir_x~q ;
wire \d0|ballpos|Add0~22 ;
wire \d0|ballpos|Add0~24_combout ;
wire \d0|ballpos|Add0~26_combout ;
wire \d0|bc|LessThan0~0_combout ;
wire \d0|bc|LessThan0~1_combout ;
wire \d0|bc|oob~0_combout ;
wire \d0|bc|oob~q ;
wire \d0|ballpos|Add2~0_combout ;
wire \d0|ballpos|Add2~20_combout ;
wire \d0|ballpos|Add2~1 ;
wire \d0|ballpos|Add2~2_combout ;
wire \d0|ballpos|Add2~19_combout ;
wire \d0|ballpos|Add2~3 ;
wire \d0|ballpos|Add2~4_combout ;
wire \d0|ballpos|Add2~18_combout ;
wire \d0|ballpos|Add2~5 ;
wire \d0|ballpos|Add2~6_combout ;
wire \d0|ballpos|Add2~17_combout ;
wire \d0|ballpos|Add2~7 ;
wire \d0|ballpos|Add2~8_combout ;
wire \d0|ballpos|Add2~16_combout ;
wire \d0|ballpos|Add2~9 ;
wire \d0|ballpos|Add2~10_combout ;
wire \d0|ballpos|Add2~15_combout ;
wire \d0|ballpos|Add2~11 ;
wire \d0|ballpos|Add2~13 ;
wire \d0|ballpos|Add2~21_combout ;
wire \d0|ballpos|Add2~23_combout ;
wire \d0|ballpos|Add2~22 ;
wire \d0|ballpos|Add2~24_combout ;
wire \d0|ballpos|Add2~26_combout ;
wire \d0|bc|dir_y~0_combout ;
wire \d0|bc|dir_y~1_combout ;
wire \d0|bc|dir_y~2_combout ;
wire \d0|bc|dir_y~3_combout ;
wire \d0|bc|dir_y~q ;
wire \d0|ballpos|Add2~12_combout ;
wire \d0|ballpos|Add2~14_combout ;
wire \d0|white|y_in~0_combout ;
wire \d0|white|y_in~1_combout ;
wire \d0|white|y_in~2_combout ;
wire \d0|white|y_in~3_combout ;
wire \d0|white|y_in~4_combout ;
wire \d0|white|y_in~5_combout ;
wire \d0|white|vga_out~0_combout ;
wire \d0|white|vga_out~1_combout ;
wire \d0|white|vga_out~q ;
wire \d0|white|counter[0]~4_combout ;
wire \d0|white|counter[0]~5 ;
wire \d0|white|counter[1]~6_combout ;
wire \d0|white|counter[1]~7 ;
wire \d0|white|counter[2]~8_combout ;
wire \d0|white|counter[2]~9 ;
wire \d0|white|counter[3]~10_combout ;
wire \d0|white|y_in~6_combout ;
wire \d0|white|Add2~1 ;
wire \d0|white|Add2~3 ;
wire \d0|white|Add2~5 ;
wire \d0|white|Add2~7 ;
wire \d0|white|Add2~9 ;
wire \d0|white|Add2~11 ;
wire \d0|white|Add2~12_combout ;
wire \d0|white|Add2~10_combout ;
wire \d0|white|Add2~8_combout ;
wire \d0|white|Add2~6_combout ;
wire \d0|white|Add2~4_combout ;
wire \d0|white|Add2~2_combout ;
wire \d0|white|Add2~0_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \d0|white|x_in~0_combout ;
wire \d0|white|x_in~1_combout ;
wire \d0|white|x_in~2_combout ;
wire \d0|white|x_in~3_combout ;
wire \d0|white|x_in~4_combout ;
wire \d0|white|x_in~5_combout ;
wire \d0|white|x_in~6_combout ;
wire \d0|white|Add1~1 ;
wire \d0|white|Add1~3 ;
wire \d0|white|Add1~5 ;
wire \d0|white|Add1~7 ;
wire \d0|white|Add1~9 ;
wire \d0|white|Add1~11 ;
wire \d0|white|Add1~12_combout ;
wire \d0|white|Add1~10_combout ;
wire \VGA|user_input_translator|mem_address[5]~1 ;
wire \VGA|user_input_translator|mem_address[6]~3 ;
wire \VGA|user_input_translator|mem_address[7]~5 ;
wire \VGA|user_input_translator|mem_address[8]~7 ;
wire \VGA|user_input_translator|mem_address[9]~9 ;
wire \VGA|user_input_translator|mem_address[10]~11 ;
wire \VGA|user_input_translator|mem_address[11]~13 ;
wire \VGA|user_input_translator|mem_address[12]~15 ;
wire \VGA|user_input_translator|mem_address[13]~16_combout ;
wire \VGA|writeEn~0_combout ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|mem_address[13]~17 ;
wire \VGA|user_input_translator|mem_address[14]~18_combout ;
wire \d0|white|Add1~0_combout ;
wire \d0|white|Add1~2_combout ;
wire \d0|white|Add1~4_combout ;
wire \d0|white|Add1~6_combout ;
wire \d0|white|Add1~8_combout ;
wire \VGA|user_input_translator|mem_address[5]~0_combout ;
wire \VGA|user_input_translator|mem_address[6]~2_combout ;
wire \VGA|user_input_translator|mem_address[7]~4_combout ;
wire \VGA|user_input_translator|mem_address[8]~6_combout ;
wire \VGA|user_input_translator|mem_address[9]~8_combout ;
wire \VGA|user_input_translator|mem_address[10]~10_combout ;
wire \VGA|user_input_translator|mem_address[11]~12_combout ;
wire \VGA|user_input_translator|mem_address[12]~14_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ;
wire \~GND~combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ;
wire [27:0] \d0|ncounter|clock60hz|q ;
wire [3:0] \d0|ncounter|modifiedcounter|q ;
wire [3:0] \c0|numBlocksUsed ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [3:0] \d0|white|counter ;
wire [9:0] \VGA|controller|yCounter ;
wire [10:0] \d0|ballpos|value_x ;
wire [3:0] \d0|numblockscounter|modifiedcounter|q ;
wire [11:0] \d0|white|x_in ;
wire [6:0] \c0|current_state ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [9:0] \VGA|controller|xCounter ;
wire [10:0] \d0|ballpos|value_y ;
wire [27:0] \d0|numblockscounter|clock1hz|q ;
wire [10:0] \d0|white|y_in ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\hex4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\hex4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\hex4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\hex4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\hex4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\hex4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\hex4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\hex5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\hex5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\hex5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\hex5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\hex5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\hex5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(!\hex5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(\c0|current_state [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(\c0|current_state [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(\c0|current_state [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(\c0|current_state [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N20
cycloneive_lcell_comb \c0|Selector1~1 (
// Equation(s):
// \c0|Selector1~1_combout  = (\c0|current_state[3]~_Duplicate_1_q  & (((\c0|current_state[2]~_Duplicate_1_q )))) # (!\c0|current_state[3]~_Duplicate_1_q  & (\c0|current_state[1]~_Duplicate_1_q  & (!\c0|current_state[2]~_Duplicate_1_q  & !\KEY[2]~input_o )))

	.dataa(\c0|current_state[1]~_Duplicate_1_q ),
	.datab(\c0|current_state[3]~_Duplicate_1_q ),
	.datac(\c0|current_state[2]~_Duplicate_1_q ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\c0|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector1~1 .lut_mask = 16'hC0C2;
defparam \c0|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N6
cycloneive_lcell_comb \c0|Selector6~0 (
// Equation(s):
// \c0|Selector6~0_combout  = (\c0|Decoder0~0_combout ) # (\c0|numBlocksUsed [2] $ (((\c0|numBlocksUsed [1]) # (\c0|numBlocksUsed [0]))))

	.dataa(\c0|numBlocksUsed [1]),
	.datab(\c0|numBlocksUsed [2]),
	.datac(\c0|numBlocksUsed [0]),
	.datad(\c0|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector6~0 .lut_mask = 16'hFF36;
defparam \c0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N2
cycloneive_lcell_comb \c0|Selector8~0 (
// Equation(s):
// \c0|Selector8~0_combout  = (\c0|current_state[0]~_Duplicate_1_q  & (!\c0|current_state[1]~_Duplicate_1_q  & (!\c0|current_state[3]~_Duplicate_1_q  & \c0|current_state[2]~_Duplicate_1_q )))

	.dataa(\c0|current_state[0]~_Duplicate_1_q ),
	.datab(\c0|current_state[1]~_Duplicate_1_q ),
	.datac(\c0|current_state[3]~_Duplicate_1_q ),
	.datad(\c0|current_state[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\c0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector8~0 .lut_mask = 16'h0200;
defparam \c0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N10
cycloneive_lcell_comb \c0|Selector8~1 (
// Equation(s):
// \c0|Selector8~1_combout  = (\c0|Decoder0~0_combout ) # ((\c0|Selector8~0_combout  & !\c0|Equal0~0_combout ))

	.dataa(\c0|Selector8~0_combout ),
	.datab(\c0|Equal0~0_combout ),
	.datac(gnd),
	.datad(\c0|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector8~1 .lut_mask = 16'hFF22;
defparam \c0|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \c0|Selector8~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\c0|Selector8~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\c0|Selector8~1clkctrl_outclk ));
// synopsys translate_off
defparam \c0|Selector8~1clkctrl .clock_type = "global clock";
defparam \c0|Selector8~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N30
cycloneive_lcell_comb \c0|numBlocksUsed[2] (
// Equation(s):
// \c0|numBlocksUsed [2] = (GLOBAL(\c0|Selector8~1clkctrl_outclk ) & (!\c0|Selector6~0_combout )) # (!GLOBAL(\c0|Selector8~1clkctrl_outclk ) & ((\c0|numBlocksUsed [2])))

	.dataa(gnd),
	.datab(\c0|Selector6~0_combout ),
	.datac(\c0|numBlocksUsed [2]),
	.datad(\c0|Selector8~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\c0|numBlocksUsed [2]),
	.cout());
// synopsys translate_off
defparam \c0|numBlocksUsed[2] .lut_mask = 16'h33F0;
defparam \c0|numBlocksUsed[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N18
cycloneive_lcell_comb \c0|Add0~0 (
// Equation(s):
// \c0|Add0~0_combout  = \c0|numBlocksUsed [3] $ (((\c0|numBlocksUsed [1]) # ((\c0|numBlocksUsed [0]) # (\c0|numBlocksUsed [2]))))

	.dataa(\c0|numBlocksUsed [1]),
	.datab(\c0|numBlocksUsed [0]),
	.datac(\c0|numBlocksUsed [2]),
	.datad(\c0|numBlocksUsed [3]),
	.cin(gnd),
	.combout(\c0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Add0~0 .lut_mask = 16'h01FE;
defparam \c0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N14
cycloneive_lcell_comb \c0|Selector7~0 (
// Equation(s):
// \c0|Selector7~0_combout  = (\c0|Decoder0~0_combout ) # (\c0|Add0~0_combout )

	.dataa(\c0|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\c0|Add0~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector7~0 .lut_mask = 16'hFFAA;
defparam \c0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N28
cycloneive_lcell_comb \c0|numBlocksUsed[3] (
// Equation(s):
// \c0|numBlocksUsed [3] = (GLOBAL(\c0|Selector8~1clkctrl_outclk ) & ((!\c0|Selector7~0_combout ))) # (!GLOBAL(\c0|Selector8~1clkctrl_outclk ) & (\c0|numBlocksUsed [3]))

	.dataa(gnd),
	.datab(\c0|numBlocksUsed [3]),
	.datac(\c0|Selector7~0_combout ),
	.datad(\c0|Selector8~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\c0|numBlocksUsed [3]),
	.cout());
// synopsys translate_off
defparam \c0|numBlocksUsed[3] .lut_mask = 16'h0FCC;
defparam \c0|numBlocksUsed[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N24
cycloneive_lcell_comb \c0|Equal0~0 (
// Equation(s):
// \c0|Equal0~0_combout  = (!\c0|numBlocksUsed [1] & (!\c0|numBlocksUsed [2] & (!\c0|numBlocksUsed [0] & !\c0|numBlocksUsed [3])))

	.dataa(\c0|numBlocksUsed [1]),
	.datab(\c0|numBlocksUsed [2]),
	.datac(\c0|numBlocksUsed [0]),
	.datad(\c0|numBlocksUsed [3]),
	.cin(gnd),
	.combout(\c0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Equal0~0 .lut_mask = 16'h0001;
defparam \c0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N0
cycloneive_lcell_comb \c0|Selector1~0 (
// Equation(s):
// \c0|Selector1~0_combout  = (\c0|current_state[1]~_Duplicate_1_q  & (\KEY[1]~input_o )) # (!\c0|current_state[1]~_Duplicate_1_q  & (((\KEY[3]~input_o ) # (\c0|Equal0~0_combout ))))

	.dataa(\c0|current_state[1]~_Duplicate_1_q ),
	.datab(\KEY[1]~input_o ),
	.datac(\KEY[3]~input_o ),
	.datad(\c0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector1~0 .lut_mask = 16'hDDD8;
defparam \c0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N16
cycloneive_lcell_comb \c0|Selector1~2 (
// Equation(s):
// \c0|Selector1~2_combout  = (\c0|current_state[2]~_Duplicate_1_q  & (!\c0|Selector1~1_combout  & ((\c0|Selector1~0_combout ) # (!\c0|current_state[0]~_Duplicate_1_q )))) # (!\c0|current_state[2]~_Duplicate_1_q  & (\c0|current_state[0]~_Duplicate_1_q  & 
// (\c0|Selector1~1_combout )))

	.dataa(\c0|current_state[0]~_Duplicate_1_q ),
	.datab(\c0|current_state[2]~_Duplicate_1_q ),
	.datac(\c0|Selector1~1_combout ),
	.datad(\c0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector1~2 .lut_mask = 16'h2C24;
defparam \c0|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y72_N21
dffeas \c0|current_state[2]~_Duplicate_1 (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\c0|Selector1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \c0|current_state[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N0
cycloneive_lcell_comb \c0|Selector0~0 (
// Equation(s):
// \c0|Selector0~0_combout  = (\c0|current_state[1]~_Duplicate_1_q  & (!\c0|current_state[3]~_Duplicate_1_q  & \c0|current_state[2]~_Duplicate_1_q )) # (!\c0|current_state[1]~_Duplicate_1_q  & (\c0|current_state[3]~_Duplicate_1_q  & 
// !\c0|current_state[2]~_Duplicate_1_q ))

	.dataa(\c0|current_state[1]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(\c0|current_state[3]~_Duplicate_1_q ),
	.datad(\c0|current_state[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\c0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector0~0 .lut_mask = 16'h0A50;
defparam \c0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N30
cycloneive_lcell_comb \c0|Selector0~1 (
// Equation(s):
// \c0|Selector0~1_combout  = (\c0|Selector0~0_combout  & (\c0|current_state[1]~_Duplicate_1_q  $ (((\KEY[1]~input_o ) # (!\c0|current_state[0]~_Duplicate_1_q )))))

	.dataa(\c0|current_state[0]~_Duplicate_1_q ),
	.datab(\c0|Selector0~0_combout ),
	.datac(\c0|current_state[1]~_Duplicate_1_q ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\c0|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector0~1 .lut_mask = 16'h0C84;
defparam \c0|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y72_N3
dffeas \c0|current_state[3]~_Duplicate_1 (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\c0|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \c0|current_state[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N22
cycloneive_lcell_comb \c0|Selector3~0 (
// Equation(s):
// \c0|Selector3~0_combout  = (\c0|current_state[2]~_Duplicate_1_q  & (!\c0|current_state[3]~_Duplicate_1_q  & (\KEY[3]~input_o ))) # (!\c0|current_state[2]~_Duplicate_1_q  & (((\KEY[1]~input_o ))))

	.dataa(\c0|current_state[3]~_Duplicate_1_q ),
	.datab(\KEY[3]~input_o ),
	.datac(\c0|current_state[2]~_Duplicate_1_q ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\c0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector3~0 .lut_mask = 16'h4F40;
defparam \c0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N16
cycloneive_lcell_comb \c0|Selector2~0 (
// Equation(s):
// \c0|Selector2~0_combout  = (!\c0|current_state[3]~_Duplicate_1_q  & ((\c0|current_state[2]~_Duplicate_1_q  & ((\KEY[1]~input_o ))) # (!\c0|current_state[2]~_Duplicate_1_q  & (\KEY[2]~input_o ))))

	.dataa(\c0|current_state[3]~_Duplicate_1_q ),
	.datab(\KEY[2]~input_o ),
	.datac(\c0|current_state[2]~_Duplicate_1_q ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\c0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector2~0 .lut_mask = 16'h5404;
defparam \c0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N24
cycloneive_lcell_comb \c0|Selector3~1 (
// Equation(s):
// \c0|Selector3~1_combout  = (\c0|current_state[1]~_Duplicate_1_q  & ((\c0|Selector2~0_combout ))) # (!\c0|current_state[1]~_Duplicate_1_q  & (\c0|Selector3~0_combout ))

	.dataa(\c0|Selector3~0_combout ),
	.datab(gnd),
	.datac(\c0|current_state[1]~_Duplicate_1_q ),
	.datad(\c0|Selector2~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector3~1 .lut_mask = 16'hFA0A;
defparam \c0|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y72_N23
dffeas \c0|current_state[0]~_Duplicate_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\c0|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \c0|current_state[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N18
cycloneive_lcell_comb \c0|Selector2~1 (
// Equation(s):
// \c0|Selector2~1_combout  = (\c0|current_state[0]~_Duplicate_1_q  & ((\c0|current_state[2]~_Duplicate_1_q  & (!\KEY[3]~input_o )) # (!\c0|current_state[2]~_Duplicate_1_q  & ((!\KEY[1]~input_o )))))

	.dataa(\c0|current_state[2]~_Duplicate_1_q ),
	.datab(\KEY[3]~input_o ),
	.datac(\KEY[1]~input_o ),
	.datad(\c0|current_state[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\c0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector2~1 .lut_mask = 16'h2700;
defparam \c0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N12
cycloneive_lcell_comb \c0|Selector2~2 (
// Equation(s):
// \c0|Selector2~2_combout  = (!\c0|current_state[3]~_Duplicate_1_q  & ((\c0|current_state[1]~_Duplicate_1_q  & (!\c0|current_state[0]~_Duplicate_1_q )) # (!\c0|current_state[1]~_Duplicate_1_q  & ((\c0|Selector2~1_combout )))))

	.dataa(\c0|current_state[0]~_Duplicate_1_q ),
	.datab(\c0|Selector2~1_combout ),
	.datac(\c0|current_state[1]~_Duplicate_1_q ),
	.datad(\c0|current_state[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\c0|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector2~2 .lut_mask = 16'h005C;
defparam \c0|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N6
cycloneive_lcell_comb \c0|Selector2~3 (
// Equation(s):
// \c0|Selector2~3_combout  = (\c0|Selector2~2_combout ) # ((\c0|Selector2~0_combout  & (\c0|current_state[1]~_Duplicate_1_q  & \c0|current_state[0]~_Duplicate_1_q )))

	.dataa(\c0|Selector2~2_combout ),
	.datab(\c0|Selector2~0_combout ),
	.datac(\c0|current_state[1]~_Duplicate_1_q ),
	.datad(\c0|current_state[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\c0|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector2~3 .lut_mask = 16'hEAAA;
defparam \c0|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y72_N11
dffeas \c0|current_state[1]~_Duplicate_1 (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\c0|Selector2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \c0|current_state[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N22
cycloneive_lcell_comb \c0|Decoder0~0 (
// Equation(s):
// \c0|Decoder0~0_combout  = (!\c0|current_state[1]~_Duplicate_1_q  & (!\c0|current_state[2]~_Duplicate_1_q  & (!\c0|current_state[0]~_Duplicate_1_q  & !\c0|current_state[3]~_Duplicate_1_q )))

	.dataa(\c0|current_state[1]~_Duplicate_1_q ),
	.datab(\c0|current_state[2]~_Duplicate_1_q ),
	.datac(\c0|current_state[0]~_Duplicate_1_q ),
	.datad(\c0|current_state[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\c0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Decoder0~0 .lut_mask = 16'h0001;
defparam \c0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N4
cycloneive_lcell_comb \c0|Selector4~0 (
// Equation(s):
// \c0|Selector4~0_combout  = (\c0|numBlocksUsed [0]) # (\c0|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\c0|numBlocksUsed [0]),
	.datad(\c0|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector4~0 .lut_mask = 16'hFFF0;
defparam \c0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N8
cycloneive_lcell_comb \c0|numBlocksUsed[0] (
// Equation(s):
// \c0|numBlocksUsed [0] = (GLOBAL(\c0|Selector8~1clkctrl_outclk ) & (!\c0|Selector4~0_combout )) # (!GLOBAL(\c0|Selector8~1clkctrl_outclk ) & ((\c0|numBlocksUsed [0])))

	.dataa(\c0|Selector4~0_combout ),
	.datab(gnd),
	.datac(\c0|numBlocksUsed [0]),
	.datad(\c0|Selector8~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\c0|numBlocksUsed [0]),
	.cout());
// synopsys translate_off
defparam \c0|numBlocksUsed[0] .lut_mask = 16'h55F0;
defparam \c0|numBlocksUsed[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N26
cycloneive_lcell_comb \c0|Selector5~0 (
// Equation(s):
// \c0|Selector5~0_combout  = (\c0|Decoder0~0_combout ) # (\c0|numBlocksUsed [1] $ (\c0|numBlocksUsed [0]))

	.dataa(\c0|numBlocksUsed [1]),
	.datab(gnd),
	.datac(\c0|numBlocksUsed [0]),
	.datad(\c0|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector5~0 .lut_mask = 16'hFF5A;
defparam \c0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N12
cycloneive_lcell_comb \c0|numBlocksUsed[1] (
// Equation(s):
// \c0|numBlocksUsed [1] = (GLOBAL(\c0|Selector8~1clkctrl_outclk ) & (!\c0|Selector5~0_combout )) # (!GLOBAL(\c0|Selector8~1clkctrl_outclk ) & ((\c0|numBlocksUsed [1])))

	.dataa(\c0|Selector5~0_combout ),
	.datab(gnd),
	.datac(\c0|numBlocksUsed [1]),
	.datad(\c0|Selector8~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\c0|numBlocksUsed [1]),
	.cout());
// synopsys translate_off
defparam \c0|numBlocksUsed[1] .lut_mask = 16'h55F0;
defparam \c0|numBlocksUsed[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N28
cycloneive_lcell_comb \hex4|WideOr6~0 (
// Equation(s):
// \hex4|WideOr6~0_combout  = (\c0|numBlocksUsed [2] & (!\c0|numBlocksUsed [1] & (\c0|numBlocksUsed [0] $ (!\c0|numBlocksUsed [3])))) # (!\c0|numBlocksUsed [2] & (\c0|numBlocksUsed [0] & (\c0|numBlocksUsed [1] $ (!\c0|numBlocksUsed [3]))))

	.dataa(\c0|numBlocksUsed [1]),
	.datab(\c0|numBlocksUsed [2]),
	.datac(\c0|numBlocksUsed [0]),
	.datad(\c0|numBlocksUsed [3]),
	.cin(gnd),
	.combout(\hex4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr6~0 .lut_mask = 16'h6014;
defparam \hex4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N10
cycloneive_lcell_comb \hex4|WideOr5~0 (
// Equation(s):
// \hex4|WideOr5~0_combout  = (\c0|numBlocksUsed [1] & ((\c0|numBlocksUsed [0] & ((\c0|numBlocksUsed [3]))) # (!\c0|numBlocksUsed [0] & (\c0|numBlocksUsed [2])))) # (!\c0|numBlocksUsed [1] & (\c0|numBlocksUsed [2] & (\c0|numBlocksUsed [0] $ 
// (\c0|numBlocksUsed [3]))))

	.dataa(\c0|numBlocksUsed [1]),
	.datab(\c0|numBlocksUsed [2]),
	.datac(\c0|numBlocksUsed [0]),
	.datad(\c0|numBlocksUsed [3]),
	.cin(gnd),
	.combout(\hex4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr5~0 .lut_mask = 16'hAC48;
defparam \hex4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N8
cycloneive_lcell_comb \hex4|WideOr4~0 (
// Equation(s):
// \hex4|WideOr4~0_combout  = (\c0|numBlocksUsed [2] & (\c0|numBlocksUsed [3] & ((\c0|numBlocksUsed [1]) # (!\c0|numBlocksUsed [0])))) # (!\c0|numBlocksUsed [2] & (\c0|numBlocksUsed [1] & (!\c0|numBlocksUsed [0] & !\c0|numBlocksUsed [3])))

	.dataa(\c0|numBlocksUsed [1]),
	.datab(\c0|numBlocksUsed [2]),
	.datac(\c0|numBlocksUsed [0]),
	.datad(\c0|numBlocksUsed [3]),
	.cin(gnd),
	.combout(\hex4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr4~0 .lut_mask = 16'h8C02;
defparam \hex4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N2
cycloneive_lcell_comb \hex4|WideOr3~0 (
// Equation(s):
// \hex4|WideOr3~0_combout  = (\c0|numBlocksUsed [0] & (\c0|numBlocksUsed [1] $ ((!\c0|numBlocksUsed [2])))) # (!\c0|numBlocksUsed [0] & ((\c0|numBlocksUsed [1] & (!\c0|numBlocksUsed [2] & \c0|numBlocksUsed [3])) # (!\c0|numBlocksUsed [1] & 
// (\c0|numBlocksUsed [2] & !\c0|numBlocksUsed [3]))))

	.dataa(\c0|numBlocksUsed [1]),
	.datab(\c0|numBlocksUsed [2]),
	.datac(\c0|numBlocksUsed [0]),
	.datad(\c0|numBlocksUsed [3]),
	.cin(gnd),
	.combout(\hex4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr3~0 .lut_mask = 16'h9294;
defparam \hex4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N20
cycloneive_lcell_comb \hex4|WideOr2~0 (
// Equation(s):
// \hex4|WideOr2~0_combout  = (\c0|numBlocksUsed [1] & (((\c0|numBlocksUsed [0] & !\c0|numBlocksUsed [3])))) # (!\c0|numBlocksUsed [1] & ((\c0|numBlocksUsed [2] & ((!\c0|numBlocksUsed [3]))) # (!\c0|numBlocksUsed [2] & (\c0|numBlocksUsed [0]))))

	.dataa(\c0|numBlocksUsed [1]),
	.datab(\c0|numBlocksUsed [2]),
	.datac(\c0|numBlocksUsed [0]),
	.datad(\c0|numBlocksUsed [3]),
	.cin(gnd),
	.combout(\hex4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr2~0 .lut_mask = 16'h10F4;
defparam \hex4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N6
cycloneive_lcell_comb \hex4|WideOr1~0 (
// Equation(s):
// \hex4|WideOr1~0_combout  = (\c0|numBlocksUsed [1] & (!\c0|numBlocksUsed [3] & ((\c0|numBlocksUsed [0]) # (!\c0|numBlocksUsed [2])))) # (!\c0|numBlocksUsed [1] & (\c0|numBlocksUsed [0] & (\c0|numBlocksUsed [2] $ (!\c0|numBlocksUsed [3]))))

	.dataa(\c0|numBlocksUsed [1]),
	.datab(\c0|numBlocksUsed [2]),
	.datac(\c0|numBlocksUsed [0]),
	.datad(\c0|numBlocksUsed [3]),
	.cin(gnd),
	.combout(\hex4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr1~0 .lut_mask = 16'h40B2;
defparam \hex4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y57_N12
cycloneive_lcell_comb \hex4|WideOr0~0 (
// Equation(s):
// \hex4|WideOr0~0_combout  = (\c0|numBlocksUsed [0] & ((\c0|numBlocksUsed [3]) # (\c0|numBlocksUsed [1] $ (\c0|numBlocksUsed [2])))) # (!\c0|numBlocksUsed [0] & ((\c0|numBlocksUsed [1]) # (\c0|numBlocksUsed [2] $ (\c0|numBlocksUsed [3]))))

	.dataa(\c0|numBlocksUsed [1]),
	.datab(\c0|numBlocksUsed [2]),
	.datac(\c0|numBlocksUsed [0]),
	.datad(\c0|numBlocksUsed [3]),
	.cin(gnd),
	.combout(\hex4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr0~0 .lut_mask = 16'hFB6E;
defparam \hex4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N4
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~0 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~0_combout  = \d0|numblockscounter|clock1hz|q [0] $ (VCC)
// \d0|numblockscounter|clock1hz|Add0~1  = CARRY(\d0|numblockscounter|clock1hz|q [0])

	.dataa(gnd),
	.datab(\d0|numblockscounter|clock1hz|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|numblockscounter|clock1hz|Add0~0_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~1 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~0 .lut_mask = 16'h33CC;
defparam \d0|numblockscounter|clock1hz|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N28
cycloneive_lcell_comb \c0|Decoder0~1 (
// Equation(s):
// \c0|Decoder0~1_combout  = (!\c0|current_state[2]~_Duplicate_1_q  & (\c0|current_state[1]~_Duplicate_1_q  & (!\c0|current_state[3]~_Duplicate_1_q  & !\c0|current_state[0]~_Duplicate_1_q )))

	.dataa(\c0|current_state[2]~_Duplicate_1_q ),
	.datab(\c0|current_state[1]~_Duplicate_1_q ),
	.datac(\c0|current_state[3]~_Duplicate_1_q ),
	.datad(\c0|current_state[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\c0|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Decoder0~1 .lut_mask = 16'h0004;
defparam \c0|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y53_N22
cycloneive_lcell_comb \d0|blockenable~0 (
// Equation(s):
// \d0|blockenable~0_combout  = (!\c0|Decoder0~1_combout  & ((\d0|blockenable~q ) # (\c0|Decoder0~0_combout )))

	.dataa(gnd),
	.datab(\d0|blockenable~q ),
	.datac(\c0|Decoder0~0_combout ),
	.datad(\c0|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\d0|blockenable~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|blockenable~0 .lut_mask = 16'h00FC;
defparam \d0|blockenable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y53_N5
dffeas \d0|blockenable (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|blockenable~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|blockenable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|blockenable .is_wysiwyg = "true";
defparam \d0|blockenable .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y50_N5
dffeas \d0|numblockscounter|clock1hz|q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[0] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N6
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~2 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~2_combout  = (\d0|numblockscounter|clock1hz|q [1] & (\d0|numblockscounter|clock1hz|Add0~1  & VCC)) # (!\d0|numblockscounter|clock1hz|q [1] & (!\d0|numblockscounter|clock1hz|Add0~1 ))
// \d0|numblockscounter|clock1hz|Add0~3  = CARRY((!\d0|numblockscounter|clock1hz|q [1] & !\d0|numblockscounter|clock1hz|Add0~1 ))

	.dataa(\d0|numblockscounter|clock1hz|q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~1 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~2_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~3 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~2 .lut_mask = 16'hA505;
defparam \d0|numblockscounter|clock1hz|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y50_N7
dffeas \d0|numblockscounter|clock1hz|q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[1] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N8
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~4 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~4_combout  = (\d0|numblockscounter|clock1hz|q [2] & ((GND) # (!\d0|numblockscounter|clock1hz|Add0~3 ))) # (!\d0|numblockscounter|clock1hz|q [2] & (\d0|numblockscounter|clock1hz|Add0~3  $ (GND)))
// \d0|numblockscounter|clock1hz|Add0~5  = CARRY((\d0|numblockscounter|clock1hz|q [2]) # (!\d0|numblockscounter|clock1hz|Add0~3 ))

	.dataa(gnd),
	.datab(\d0|numblockscounter|clock1hz|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~3 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~4_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~5 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~4 .lut_mask = 16'h3CCF;
defparam \d0|numblockscounter|clock1hz|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y50_N9
dffeas \d0|numblockscounter|clock1hz|q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[2] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N10
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~6 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~6_combout  = (\d0|numblockscounter|clock1hz|q [3] & (\d0|numblockscounter|clock1hz|Add0~5  & VCC)) # (!\d0|numblockscounter|clock1hz|q [3] & (!\d0|numblockscounter|clock1hz|Add0~5 ))
// \d0|numblockscounter|clock1hz|Add0~7  = CARRY((!\d0|numblockscounter|clock1hz|q [3] & !\d0|numblockscounter|clock1hz|Add0~5 ))

	.dataa(\d0|numblockscounter|clock1hz|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~5 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~6_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~7 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~6 .lut_mask = 16'hA505;
defparam \d0|numblockscounter|clock1hz|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y50_N11
dffeas \d0|numblockscounter|clock1hz|q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[3] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N12
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~8 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~8_combout  = (\d0|numblockscounter|clock1hz|q [4] & ((GND) # (!\d0|numblockscounter|clock1hz|Add0~7 ))) # (!\d0|numblockscounter|clock1hz|q [4] & (\d0|numblockscounter|clock1hz|Add0~7  $ (GND)))
// \d0|numblockscounter|clock1hz|Add0~9  = CARRY((\d0|numblockscounter|clock1hz|q [4]) # (!\d0|numblockscounter|clock1hz|Add0~7 ))

	.dataa(\d0|numblockscounter|clock1hz|q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~7 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~8_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~9 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~8 .lut_mask = 16'h5AAF;
defparam \d0|numblockscounter|clock1hz|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y50_N13
dffeas \d0|numblockscounter|clock1hz|q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[4] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N14
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~10 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~10_combout  = (\d0|numblockscounter|clock1hz|q [5] & (\d0|numblockscounter|clock1hz|Add0~9  & VCC)) # (!\d0|numblockscounter|clock1hz|q [5] & (!\d0|numblockscounter|clock1hz|Add0~9 ))
// \d0|numblockscounter|clock1hz|Add0~11  = CARRY((!\d0|numblockscounter|clock1hz|q [5] & !\d0|numblockscounter|clock1hz|Add0~9 ))

	.dataa(gnd),
	.datab(\d0|numblockscounter|clock1hz|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~9 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~10_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~11 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~10 .lut_mask = 16'hC303;
defparam \d0|numblockscounter|clock1hz|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y50_N15
dffeas \d0|numblockscounter|clock1hz|q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[5] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N16
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~12 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~12_combout  = (\d0|numblockscounter|clock1hz|q [6] & ((GND) # (!\d0|numblockscounter|clock1hz|Add0~11 ))) # (!\d0|numblockscounter|clock1hz|q [6] & (\d0|numblockscounter|clock1hz|Add0~11  $ (GND)))
// \d0|numblockscounter|clock1hz|Add0~13  = CARRY((\d0|numblockscounter|clock1hz|q [6]) # (!\d0|numblockscounter|clock1hz|Add0~11 ))

	.dataa(gnd),
	.datab(\d0|numblockscounter|clock1hz|q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~11 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~12_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~13 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~12 .lut_mask = 16'h3CCF;
defparam \d0|numblockscounter|clock1hz|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y50_N17
dffeas \d0|numblockscounter|clock1hz|q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[6] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N18
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~14 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~14_combout  = (\d0|numblockscounter|clock1hz|q [7] & (\d0|numblockscounter|clock1hz|Add0~13  & VCC)) # (!\d0|numblockscounter|clock1hz|q [7] & (!\d0|numblockscounter|clock1hz|Add0~13 ))
// \d0|numblockscounter|clock1hz|Add0~15  = CARRY((!\d0|numblockscounter|clock1hz|q [7] & !\d0|numblockscounter|clock1hz|Add0~13 ))

	.dataa(\d0|numblockscounter|clock1hz|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~13 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~14_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~15 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~14 .lut_mask = 16'hA505;
defparam \d0|numblockscounter|clock1hz|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N16
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|q~0 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q~0_combout  = (!\d0|numblockscounter|Equal1~8_combout  & \d0|numblockscounter|clock1hz|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|numblockscounter|Equal1~8_combout ),
	.datad(\d0|numblockscounter|clock1hz|Add0~14_combout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|clock1hz|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q~0 .lut_mask = 16'h0F00;
defparam \d0|numblockscounter|clock1hz|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y50_N17
dffeas \d0|numblockscounter|clock1hz|q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[7] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N10
cycloneive_lcell_comb \d0|numblockscounter|Equal1~1 (
// Equation(s):
// \d0|numblockscounter|Equal1~1_combout  = (!\d0|numblockscounter|clock1hz|q [7] & (!\d0|numblockscounter|clock1hz|q [5] & (!\d0|numblockscounter|clock1hz|q [4] & !\d0|numblockscounter|clock1hz|q [6])))

	.dataa(\d0|numblockscounter|clock1hz|q [7]),
	.datab(\d0|numblockscounter|clock1hz|q [5]),
	.datac(\d0|numblockscounter|clock1hz|q [4]),
	.datad(\d0|numblockscounter|clock1hz|q [6]),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~1 .lut_mask = 16'h0001;
defparam \d0|numblockscounter|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N0
cycloneive_lcell_comb \d0|numblockscounter|Equal1~0 (
// Equation(s):
// \d0|numblockscounter|Equal1~0_combout  = (!\d0|numblockscounter|clock1hz|q [3] & (!\d0|numblockscounter|clock1hz|q [2] & (!\d0|numblockscounter|clock1hz|q [0] & !\d0|numblockscounter|clock1hz|q [1])))

	.dataa(\d0|numblockscounter|clock1hz|q [3]),
	.datab(\d0|numblockscounter|clock1hz|q [2]),
	.datac(\d0|numblockscounter|clock1hz|q [0]),
	.datad(\d0|numblockscounter|clock1hz|q [1]),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~0 .lut_mask = 16'h0001;
defparam \d0|numblockscounter|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N20
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~16 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~16_combout  = (\d0|numblockscounter|clock1hz|q [8] & ((GND) # (!\d0|numblockscounter|clock1hz|Add0~15 ))) # (!\d0|numblockscounter|clock1hz|q [8] & (\d0|numblockscounter|clock1hz|Add0~15  $ (GND)))
// \d0|numblockscounter|clock1hz|Add0~17  = CARRY((\d0|numblockscounter|clock1hz|q [8]) # (!\d0|numblockscounter|clock1hz|Add0~15 ))

	.dataa(gnd),
	.datab(\d0|numblockscounter|clock1hz|q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~15 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~16_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~17 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~16 .lut_mask = 16'h3CCF;
defparam \d0|numblockscounter|clock1hz|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N28
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|q~1 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q~1_combout  = (!\d0|numblockscounter|Equal1~8_combout  & \d0|numblockscounter|clock1hz|Add0~16_combout )

	.dataa(gnd),
	.datab(\d0|numblockscounter|Equal1~8_combout ),
	.datac(\d0|numblockscounter|clock1hz|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|numblockscounter|clock1hz|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q~1 .lut_mask = 16'h3030;
defparam \d0|numblockscounter|clock1hz|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y50_N29
dffeas \d0|numblockscounter|clock1hz|q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[8] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N22
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~18 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~18_combout  = (\d0|numblockscounter|clock1hz|q [9] & (\d0|numblockscounter|clock1hz|Add0~17  & VCC)) # (!\d0|numblockscounter|clock1hz|q [9] & (!\d0|numblockscounter|clock1hz|Add0~17 ))
// \d0|numblockscounter|clock1hz|Add0~19  = CARRY((!\d0|numblockscounter|clock1hz|q [9] & !\d0|numblockscounter|clock1hz|Add0~17 ))

	.dataa(gnd),
	.datab(\d0|numblockscounter|clock1hz|q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~17 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~18_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~19 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~18 .lut_mask = 16'hC303;
defparam \d0|numblockscounter|clock1hz|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N6
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|q~2 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q~2_combout  = (!\d0|numblockscounter|Equal1~8_combout  & \d0|numblockscounter|clock1hz|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|numblockscounter|Equal1~8_combout ),
	.datad(\d0|numblockscounter|clock1hz|Add0~18_combout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|clock1hz|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q~2 .lut_mask = 16'h0F00;
defparam \d0|numblockscounter|clock1hz|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y50_N7
dffeas \d0|numblockscounter|clock1hz|q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[9] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N24
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~20 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~20_combout  = (\d0|numblockscounter|clock1hz|q [10] & ((GND) # (!\d0|numblockscounter|clock1hz|Add0~19 ))) # (!\d0|numblockscounter|clock1hz|q [10] & (\d0|numblockscounter|clock1hz|Add0~19  $ (GND)))
// \d0|numblockscounter|clock1hz|Add0~21  = CARRY((\d0|numblockscounter|clock1hz|q [10]) # (!\d0|numblockscounter|clock1hz|Add0~19 ))

	.dataa(\d0|numblockscounter|clock1hz|q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~19 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~20_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~21 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~20 .lut_mask = 16'h5AAF;
defparam \d0|numblockscounter|clock1hz|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N12
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|q~3 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q~3_combout  = (\d0|numblockscounter|clock1hz|Add0~20_combout  & !\d0|numblockscounter|Equal1~8_combout )

	.dataa(\d0|numblockscounter|clock1hz|Add0~20_combout ),
	.datab(gnd),
	.datac(\d0|numblockscounter|Equal1~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|numblockscounter|clock1hz|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q~3 .lut_mask = 16'h0A0A;
defparam \d0|numblockscounter|clock1hz|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y50_N13
dffeas \d0|numblockscounter|clock1hz|q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[10] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N26
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~22 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~22_combout  = (\d0|numblockscounter|clock1hz|q [11] & (\d0|numblockscounter|clock1hz|Add0~21  & VCC)) # (!\d0|numblockscounter|clock1hz|q [11] & (!\d0|numblockscounter|clock1hz|Add0~21 ))
// \d0|numblockscounter|clock1hz|Add0~23  = CARRY((!\d0|numblockscounter|clock1hz|q [11] & !\d0|numblockscounter|clock1hz|Add0~21 ))

	.dataa(gnd),
	.datab(\d0|numblockscounter|clock1hz|q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~21 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~22_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~23 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~22 .lut_mask = 16'hC303;
defparam \d0|numblockscounter|clock1hz|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N18
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|q~4 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q~4_combout  = (!\d0|numblockscounter|Equal1~8_combout  & \d0|numblockscounter|clock1hz|Add0~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|numblockscounter|Equal1~8_combout ),
	.datad(\d0|numblockscounter|clock1hz|Add0~22_combout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|clock1hz|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q~4 .lut_mask = 16'h0F00;
defparam \d0|numblockscounter|clock1hz|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y50_N19
dffeas \d0|numblockscounter|clock1hz|q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[11] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N4
cycloneive_lcell_comb \d0|numblockscounter|Equal1~2 (
// Equation(s):
// \d0|numblockscounter|Equal1~2_combout  = (!\d0|numblockscounter|clock1hz|q [9] & (!\d0|numblockscounter|clock1hz|q [11] & (!\d0|numblockscounter|clock1hz|q [10] & !\d0|numblockscounter|clock1hz|q [8])))

	.dataa(\d0|numblockscounter|clock1hz|q [9]),
	.datab(\d0|numblockscounter|clock1hz|q [11]),
	.datac(\d0|numblockscounter|clock1hz|q [10]),
	.datad(\d0|numblockscounter|clock1hz|q [8]),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~2 .lut_mask = 16'h0001;
defparam \d0|numblockscounter|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N28
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~24 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~24_combout  = (\d0|numblockscounter|clock1hz|q [12] & ((GND) # (!\d0|numblockscounter|clock1hz|Add0~23 ))) # (!\d0|numblockscounter|clock1hz|q [12] & (\d0|numblockscounter|clock1hz|Add0~23  $ (GND)))
// \d0|numblockscounter|clock1hz|Add0~25  = CARRY((\d0|numblockscounter|clock1hz|q [12]) # (!\d0|numblockscounter|clock1hz|Add0~23 ))

	.dataa(gnd),
	.datab(\d0|numblockscounter|clock1hz|q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~23 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~24_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~25 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~24 .lut_mask = 16'h3CCF;
defparam \d0|numblockscounter|clock1hz|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y50_N29
dffeas \d0|numblockscounter|clock1hz|q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[12] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N30
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~26 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~26_combout  = (\d0|numblockscounter|clock1hz|q [13] & (\d0|numblockscounter|clock1hz|Add0~25  & VCC)) # (!\d0|numblockscounter|clock1hz|q [13] & (!\d0|numblockscounter|clock1hz|Add0~25 ))
// \d0|numblockscounter|clock1hz|Add0~27  = CARRY((!\d0|numblockscounter|clock1hz|q [13] & !\d0|numblockscounter|clock1hz|Add0~25 ))

	.dataa(\d0|numblockscounter|clock1hz|q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~25 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~26_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~27 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~26 .lut_mask = 16'hA505;
defparam \d0|numblockscounter|clock1hz|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y50_N31
dffeas \d0|numblockscounter|clock1hz|q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[13] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N0
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~28 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~28_combout  = (\d0|numblockscounter|clock1hz|q [14] & ((GND) # (!\d0|numblockscounter|clock1hz|Add0~27 ))) # (!\d0|numblockscounter|clock1hz|q [14] & (\d0|numblockscounter|clock1hz|Add0~27  $ (GND)))
// \d0|numblockscounter|clock1hz|Add0~29  = CARRY((\d0|numblockscounter|clock1hz|q [14]) # (!\d0|numblockscounter|clock1hz|Add0~27 ))

	.dataa(gnd),
	.datab(\d0|numblockscounter|clock1hz|q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~27 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~28_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~29 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~28 .lut_mask = 16'h3CCF;
defparam \d0|numblockscounter|clock1hz|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y49_N1
dffeas \d0|numblockscounter|clock1hz|q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[14] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N2
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~30 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~30_combout  = (\d0|numblockscounter|clock1hz|q [15] & (\d0|numblockscounter|clock1hz|Add0~29  & VCC)) # (!\d0|numblockscounter|clock1hz|q [15] & (!\d0|numblockscounter|clock1hz|Add0~29 ))
// \d0|numblockscounter|clock1hz|Add0~31  = CARRY((!\d0|numblockscounter|clock1hz|q [15] & !\d0|numblockscounter|clock1hz|Add0~29 ))

	.dataa(gnd),
	.datab(\d0|numblockscounter|clock1hz|q [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~29 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~30_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~31 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~30 .lut_mask = 16'hC303;
defparam \d0|numblockscounter|clock1hz|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y49_N3
dffeas \d0|numblockscounter|clock1hz|q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[15] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y50_N2
cycloneive_lcell_comb \d0|numblockscounter|Equal1~3 (
// Equation(s):
// \d0|numblockscounter|Equal1~3_combout  = (!\d0|numblockscounter|clock1hz|q [15] & (!\d0|numblockscounter|clock1hz|q [14] & (!\d0|numblockscounter|clock1hz|q [13] & !\d0|numblockscounter|clock1hz|q [12])))

	.dataa(\d0|numblockscounter|clock1hz|q [15]),
	.datab(\d0|numblockscounter|clock1hz|q [14]),
	.datac(\d0|numblockscounter|clock1hz|q [13]),
	.datad(\d0|numblockscounter|clock1hz|q [12]),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~3 .lut_mask = 16'h0001;
defparam \d0|numblockscounter|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y50_N30
cycloneive_lcell_comb \d0|numblockscounter|Equal1~4 (
// Equation(s):
// \d0|numblockscounter|Equal1~4_combout  = (\d0|numblockscounter|Equal1~1_combout  & (\d0|numblockscounter|Equal1~0_combout  & (\d0|numblockscounter|Equal1~2_combout  & \d0|numblockscounter|Equal1~3_combout )))

	.dataa(\d0|numblockscounter|Equal1~1_combout ),
	.datab(\d0|numblockscounter|Equal1~0_combout ),
	.datac(\d0|numblockscounter|Equal1~2_combout ),
	.datad(\d0|numblockscounter|Equal1~3_combout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~4 .lut_mask = 16'h8000;
defparam \d0|numblockscounter|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N4
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~32 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~32_combout  = (\d0|numblockscounter|clock1hz|q [16] & ((GND) # (!\d0|numblockscounter|clock1hz|Add0~31 ))) # (!\d0|numblockscounter|clock1hz|q [16] & (\d0|numblockscounter|clock1hz|Add0~31  $ (GND)))
// \d0|numblockscounter|clock1hz|Add0~33  = CARRY((\d0|numblockscounter|clock1hz|q [16]) # (!\d0|numblockscounter|clock1hz|Add0~31 ))

	.dataa(gnd),
	.datab(\d0|numblockscounter|clock1hz|q [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~31 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~32_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~33 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~32 .lut_mask = 16'h3CCF;
defparam \d0|numblockscounter|clock1hz|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N6
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|q~5 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q~5_combout  = (!\d0|numblockscounter|Equal1~8_combout  & \d0|numblockscounter|clock1hz|Add0~32_combout )

	.dataa(gnd),
	.datab(\d0|numblockscounter|Equal1~8_combout ),
	.datac(gnd),
	.datad(\d0|numblockscounter|clock1hz|Add0~32_combout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|clock1hz|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q~5 .lut_mask = 16'h3300;
defparam \d0|numblockscounter|clock1hz|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N7
dffeas \d0|numblockscounter|clock1hz|q[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[16] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N6
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~34 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~34_combout  = (\d0|numblockscounter|clock1hz|q [17] & (\d0|numblockscounter|clock1hz|Add0~33  & VCC)) # (!\d0|numblockscounter|clock1hz|q [17] & (!\d0|numblockscounter|clock1hz|Add0~33 ))
// \d0|numblockscounter|clock1hz|Add0~35  = CARRY((!\d0|numblockscounter|clock1hz|q [17] & !\d0|numblockscounter|clock1hz|Add0~33 ))

	.dataa(\d0|numblockscounter|clock1hz|q [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~33 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~34_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~35 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~34 .lut_mask = 16'hA505;
defparam \d0|numblockscounter|clock1hz|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y49_N7
dffeas \d0|numblockscounter|clock1hz|q[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[17] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N8
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~36 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~36_combout  = (\d0|numblockscounter|clock1hz|q [18] & ((GND) # (!\d0|numblockscounter|clock1hz|Add0~35 ))) # (!\d0|numblockscounter|clock1hz|q [18] & (\d0|numblockscounter|clock1hz|Add0~35  $ (GND)))
// \d0|numblockscounter|clock1hz|Add0~37  = CARRY((\d0|numblockscounter|clock1hz|q [18]) # (!\d0|numblockscounter|clock1hz|Add0~35 ))

	.dataa(\d0|numblockscounter|clock1hz|q [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~35 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~36_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~37 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~36 .lut_mask = 16'h5AAF;
defparam \d0|numblockscounter|clock1hz|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N16
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|q~6 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q~6_combout  = (\d0|numblockscounter|clock1hz|Add0~36_combout  & !\d0|numblockscounter|Equal1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|numblockscounter|clock1hz|Add0~36_combout ),
	.datad(\d0|numblockscounter|Equal1~8_combout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|clock1hz|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q~6 .lut_mask = 16'h00F0;
defparam \d0|numblockscounter|clock1hz|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N17
dffeas \d0|numblockscounter|clock1hz|q[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[18] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N10
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~38 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~38_combout  = (\d0|numblockscounter|clock1hz|q [19] & (\d0|numblockscounter|clock1hz|Add0~37  & VCC)) # (!\d0|numblockscounter|clock1hz|q [19] & (!\d0|numblockscounter|clock1hz|Add0~37 ))
// \d0|numblockscounter|clock1hz|Add0~39  = CARRY((!\d0|numblockscounter|clock1hz|q [19] & !\d0|numblockscounter|clock1hz|Add0~37 ))

	.dataa(\d0|numblockscounter|clock1hz|q [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~37 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~38_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~39 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~38 .lut_mask = 16'hA505;
defparam \d0|numblockscounter|clock1hz|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y49_N11
dffeas \d0|numblockscounter|clock1hz|q[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[19] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N28
cycloneive_lcell_comb \d0|numblockscounter|Equal1~5 (
// Equation(s):
// \d0|numblockscounter|Equal1~5_combout  = (!\d0|numblockscounter|clock1hz|q [19] & (!\d0|numblockscounter|clock1hz|q [16] & (!\d0|numblockscounter|clock1hz|q [18] & !\d0|numblockscounter|clock1hz|q [17])))

	.dataa(\d0|numblockscounter|clock1hz|q [19]),
	.datab(\d0|numblockscounter|clock1hz|q [16]),
	.datac(\d0|numblockscounter|clock1hz|q [18]),
	.datad(\d0|numblockscounter|clock1hz|q [17]),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~5 .lut_mask = 16'h0001;
defparam \d0|numblockscounter|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N12
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~40 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~40_combout  = (\d0|numblockscounter|clock1hz|q [20] & ((GND) # (!\d0|numblockscounter|clock1hz|Add0~39 ))) # (!\d0|numblockscounter|clock1hz|q [20] & (\d0|numblockscounter|clock1hz|Add0~39  $ (GND)))
// \d0|numblockscounter|clock1hz|Add0~41  = CARRY((\d0|numblockscounter|clock1hz|q [20]) # (!\d0|numblockscounter|clock1hz|Add0~39 ))

	.dataa(\d0|numblockscounter|clock1hz|q [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~39 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~40_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~41 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~40 .lut_mask = 16'h5AAF;
defparam \d0|numblockscounter|clock1hz|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y49_N13
dffeas \d0|numblockscounter|clock1hz|q[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[20] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N14
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~42 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~42_combout  = (\d0|numblockscounter|clock1hz|q [21] & (\d0|numblockscounter|clock1hz|Add0~41  & VCC)) # (!\d0|numblockscounter|clock1hz|q [21] & (!\d0|numblockscounter|clock1hz|Add0~41 ))
// \d0|numblockscounter|clock1hz|Add0~43  = CARRY((!\d0|numblockscounter|clock1hz|q [21] & !\d0|numblockscounter|clock1hz|Add0~41 ))

	.dataa(gnd),
	.datab(\d0|numblockscounter|clock1hz|q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~41 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~42_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~43 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~42 .lut_mask = 16'hC303;
defparam \d0|numblockscounter|clock1hz|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y49_N15
dffeas \d0|numblockscounter|clock1hz|q[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[21] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N16
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~44 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~44_combout  = (\d0|numblockscounter|clock1hz|q [22] & ((GND) # (!\d0|numblockscounter|clock1hz|Add0~43 ))) # (!\d0|numblockscounter|clock1hz|q [22] & (\d0|numblockscounter|clock1hz|Add0~43  $ (GND)))
// \d0|numblockscounter|clock1hz|Add0~45  = CARRY((\d0|numblockscounter|clock1hz|q [22]) # (!\d0|numblockscounter|clock1hz|Add0~43 ))

	.dataa(gnd),
	.datab(\d0|numblockscounter|clock1hz|q [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~43 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~44_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~45 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~44 .lut_mask = 16'h3CCF;
defparam \d0|numblockscounter|clock1hz|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y49_N17
dffeas \d0|numblockscounter|clock1hz|q[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[22] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N18
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~46 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~46_combout  = (\d0|numblockscounter|clock1hz|q [23] & (\d0|numblockscounter|clock1hz|Add0~45  & VCC)) # (!\d0|numblockscounter|clock1hz|q [23] & (!\d0|numblockscounter|clock1hz|Add0~45 ))
// \d0|numblockscounter|clock1hz|Add0~47  = CARRY((!\d0|numblockscounter|clock1hz|q [23] & !\d0|numblockscounter|clock1hz|Add0~45 ))

	.dataa(gnd),
	.datab(\d0|numblockscounter|clock1hz|q [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~45 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~46_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~47 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~46 .lut_mask = 16'hC303;
defparam \d0|numblockscounter|clock1hz|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y49_N19
dffeas \d0|numblockscounter|clock1hz|q[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[23] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N30
cycloneive_lcell_comb \d0|numblockscounter|Equal1~6 (
// Equation(s):
// \d0|numblockscounter|Equal1~6_combout  = (!\d0|numblockscounter|clock1hz|q [20] & (!\d0|numblockscounter|clock1hz|q [23] & (!\d0|numblockscounter|clock1hz|q [21] & !\d0|numblockscounter|clock1hz|q [22])))

	.dataa(\d0|numblockscounter|clock1hz|q [20]),
	.datab(\d0|numblockscounter|clock1hz|q [23]),
	.datac(\d0|numblockscounter|clock1hz|q [21]),
	.datad(\d0|numblockscounter|clock1hz|q [22]),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~6 .lut_mask = 16'h0001;
defparam \d0|numblockscounter|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N20
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~48 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~48_combout  = (\d0|numblockscounter|clock1hz|q [24] & ((GND) # (!\d0|numblockscounter|clock1hz|Add0~47 ))) # (!\d0|numblockscounter|clock1hz|q [24] & (\d0|numblockscounter|clock1hz|Add0~47  $ (GND)))
// \d0|numblockscounter|clock1hz|Add0~49  = CARRY((\d0|numblockscounter|clock1hz|q [24]) # (!\d0|numblockscounter|clock1hz|Add0~47 ))

	.dataa(\d0|numblockscounter|clock1hz|q [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~47 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~48_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~49 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~48 .lut_mask = 16'h5AAF;
defparam \d0|numblockscounter|clock1hz|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N10
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|q~7 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q~7_combout  = (\d0|numblockscounter|clock1hz|Add0~48_combout  & !\d0|numblockscounter|Equal1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|numblockscounter|clock1hz|Add0~48_combout ),
	.datad(\d0|numblockscounter|Equal1~8_combout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|clock1hz|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q~7 .lut_mask = 16'h00F0;
defparam \d0|numblockscounter|clock1hz|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N11
dffeas \d0|numblockscounter|clock1hz|q[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[24] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N22
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~50 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~50_combout  = (\d0|numblockscounter|clock1hz|q [25] & (\d0|numblockscounter|clock1hz|Add0~49  & VCC)) # (!\d0|numblockscounter|clock1hz|q [25] & (!\d0|numblockscounter|clock1hz|Add0~49 ))
// \d0|numblockscounter|clock1hz|Add0~51  = CARRY((!\d0|numblockscounter|clock1hz|q [25] & !\d0|numblockscounter|clock1hz|Add0~49 ))

	.dataa(\d0|numblockscounter|clock1hz|q [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~49 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~50_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~51 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~50 .lut_mask = 16'hA505;
defparam \d0|numblockscounter|clock1hz|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y49_N23
dffeas \d0|numblockscounter|clock1hz|q[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[25] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N24
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~52 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~52_combout  = (\d0|numblockscounter|clock1hz|q [26] & ((GND) # (!\d0|numblockscounter|clock1hz|Add0~51 ))) # (!\d0|numblockscounter|clock1hz|q [26] & (\d0|numblockscounter|clock1hz|Add0~51  $ (GND)))
// \d0|numblockscounter|clock1hz|Add0~53  = CARRY((\d0|numblockscounter|clock1hz|q [26]) # (!\d0|numblockscounter|clock1hz|Add0~51 ))

	.dataa(gnd),
	.datab(\d0|numblockscounter|clock1hz|q [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|Add0~51 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~52_combout ),
	.cout(\d0|numblockscounter|clock1hz|Add0~53 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~52 .lut_mask = 16'h3CCF;
defparam \d0|numblockscounter|clock1hz|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N28
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|q~8 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q~8_combout  = (!\d0|numblockscounter|Equal1~8_combout  & \d0|numblockscounter|clock1hz|Add0~52_combout )

	.dataa(gnd),
	.datab(\d0|numblockscounter|Equal1~8_combout ),
	.datac(gnd),
	.datad(\d0|numblockscounter|clock1hz|Add0~52_combout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|clock1hz|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q~8 .lut_mask = 16'h3300;
defparam \d0|numblockscounter|clock1hz|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N29
dffeas \d0|numblockscounter|clock1hz|q[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[26] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N26
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|Add0~54 (
// Equation(s):
// \d0|numblockscounter|clock1hz|Add0~54_combout  = \d0|numblockscounter|clock1hz|Add0~53  $ (!\d0|numblockscounter|clock1hz|q [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|numblockscounter|clock1hz|q [27]),
	.cin(\d0|numblockscounter|clock1hz|Add0~53 ),
	.combout(\d0|numblockscounter|clock1hz|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|Add0~54 .lut_mask = 16'hF00F;
defparam \d0|numblockscounter|clock1hz|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N30
cycloneive_lcell_comb \d0|numblockscounter|clock1hz|q~9 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q~9_combout  = (!\d0|numblockscounter|Equal1~8_combout  & \d0|numblockscounter|clock1hz|Add0~54_combout )

	.dataa(gnd),
	.datab(\d0|numblockscounter|Equal1~8_combout ),
	.datac(\d0|numblockscounter|clock1hz|Add0~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|numblockscounter|clock1hz|q~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q~9 .lut_mask = 16'h3030;
defparam \d0|numblockscounter|clock1hz|q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N31
dffeas \d0|numblockscounter|clock1hz|q[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|clock1hz|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|blockenable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|clock1hz|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[27] .is_wysiwyg = "true";
defparam \d0|numblockscounter|clock1hz|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N12
cycloneive_lcell_comb \d0|numblockscounter|Equal1~7 (
// Equation(s):
// \d0|numblockscounter|Equal1~7_combout  = (!\d0|numblockscounter|clock1hz|q [24] & (!\d0|numblockscounter|clock1hz|q [26] & (!\d0|numblockscounter|clock1hz|q [27] & !\d0|numblockscounter|clock1hz|q [25])))

	.dataa(\d0|numblockscounter|clock1hz|q [24]),
	.datab(\d0|numblockscounter|clock1hz|q [26]),
	.datac(\d0|numblockscounter|clock1hz|q [27]),
	.datad(\d0|numblockscounter|clock1hz|q [25]),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~7 .lut_mask = 16'h0001;
defparam \d0|numblockscounter|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N2
cycloneive_lcell_comb \d0|numblockscounter|Equal1~8 (
// Equation(s):
// \d0|numblockscounter|Equal1~8_combout  = (\d0|numblockscounter|Equal1~4_combout  & (\d0|numblockscounter|Equal1~5_combout  & (\d0|numblockscounter|Equal1~6_combout  & \d0|numblockscounter|Equal1~7_combout )))

	.dataa(\d0|numblockscounter|Equal1~4_combout ),
	.datab(\d0|numblockscounter|Equal1~5_combout ),
	.datac(\d0|numblockscounter|Equal1~6_combout ),
	.datad(\d0|numblockscounter|Equal1~7_combout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~8 .lut_mask = 16'h8000;
defparam \d0|numblockscounter|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N24
cycloneive_lcell_comb \d0|numblockscounter|outEnable~feeder (
// Equation(s):
// \d0|numblockscounter|outEnable~feeder_combout  = \d0|numblockscounter|Equal1~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|numblockscounter|Equal1~8_combout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|outEnable~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|outEnable~feeder .lut_mask = 16'hFF00;
defparam \d0|numblockscounter|outEnable~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N25
dffeas \d0|numblockscounter|outEnable (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|outEnable~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|outEnable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|outEnable .is_wysiwyg = "true";
defparam \d0|numblockscounter|outEnable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N18
cycloneive_lcell_comb \d0|numblockscounter|modifiedcounter|q[3]~3 (
// Equation(s):
// \d0|numblockscounter|modifiedcounter|q[3]~3_combout  = (\d0|numblockscounter|modifiedcounter|q [1] & (\d0|numblockscounter|outEnable~q  & (\d0|numblockscounter|modifiedcounter|q [0] & \d0|numblockscounter|modifiedcounter|q [2])))

	.dataa(\d0|numblockscounter|modifiedcounter|q [1]),
	.datab(\d0|numblockscounter|outEnable~q ),
	.datac(\d0|numblockscounter|modifiedcounter|q [0]),
	.datad(\d0|numblockscounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\d0|numblockscounter|modifiedcounter|q[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|modifiedcounter|q[3]~3 .lut_mask = 16'h8000;
defparam \d0|numblockscounter|modifiedcounter|q[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N22
cycloneive_lcell_comb \d0|numblockscounter|modifiedcounter|q[3]~4 (
// Equation(s):
// \d0|numblockscounter|modifiedcounter|q[3]~4_combout  = \d0|numblockscounter|modifiedcounter|q [3] $ (\d0|numblockscounter|modifiedcounter|q[3]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|numblockscounter|modifiedcounter|q [3]),
	.datad(\d0|numblockscounter|modifiedcounter|q[3]~3_combout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|modifiedcounter|q[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|modifiedcounter|q[3]~4 .lut_mask = 16'h0FF0;
defparam \d0|numblockscounter|modifiedcounter|q[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N23
dffeas \d0|numblockscounter|modifiedcounter|q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|modifiedcounter|q[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|modifiedcounter|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|modifiedcounter|q[3] .is_wysiwyg = "true";
defparam \d0|numblockscounter|modifiedcounter|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N12
cycloneive_lcell_comb \d0|numblockscounter|modifiedcounter|q~2 (
// Equation(s):
// \d0|numblockscounter|modifiedcounter|q~2_combout  = (\d0|numblockscounter|modifiedcounter|q [1] & (\d0|numblockscounter|modifiedcounter|q [0] $ ((\d0|numblockscounter|modifiedcounter|q [2])))) # (!\d0|numblockscounter|modifiedcounter|q [1] & 
// (\d0|numblockscounter|modifiedcounter|q [2] & ((\d0|numblockscounter|modifiedcounter|q [0]) # (\d0|numblockscounter|modifiedcounter|q [3]))))

	.dataa(\d0|numblockscounter|modifiedcounter|q [1]),
	.datab(\d0|numblockscounter|modifiedcounter|q [0]),
	.datac(\d0|numblockscounter|modifiedcounter|q [2]),
	.datad(\d0|numblockscounter|modifiedcounter|q [3]),
	.cin(gnd),
	.combout(\d0|numblockscounter|modifiedcounter|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|modifiedcounter|q~2 .lut_mask = 16'h7868;
defparam \d0|numblockscounter|modifiedcounter|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N13
dffeas \d0|numblockscounter|modifiedcounter|q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|modifiedcounter|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|numblockscounter|outEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|modifiedcounter|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|modifiedcounter|q[2] .is_wysiwyg = "true";
defparam \d0|numblockscounter|modifiedcounter|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N8
cycloneive_lcell_comb \d0|numblockscounter|modifiedcounter|q~0 (
// Equation(s):
// \d0|numblockscounter|modifiedcounter|q~0_combout  = (!\d0|numblockscounter|modifiedcounter|q [0] & (((\d0|numblockscounter|modifiedcounter|q [3]) # (\d0|numblockscounter|modifiedcounter|q [1])) # (!\d0|numblockscounter|modifiedcounter|q [2])))

	.dataa(\d0|numblockscounter|modifiedcounter|q [2]),
	.datab(\d0|numblockscounter|modifiedcounter|q [3]),
	.datac(\d0|numblockscounter|modifiedcounter|q [0]),
	.datad(\d0|numblockscounter|modifiedcounter|q [1]),
	.cin(gnd),
	.combout(\d0|numblockscounter|modifiedcounter|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|modifiedcounter|q~0 .lut_mask = 16'h0F0D;
defparam \d0|numblockscounter|modifiedcounter|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N9
dffeas \d0|numblockscounter|modifiedcounter|q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|modifiedcounter|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|numblockscounter|outEnable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|modifiedcounter|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|modifiedcounter|q[0] .is_wysiwyg = "true";
defparam \d0|numblockscounter|modifiedcounter|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N10
cycloneive_lcell_comb \d0|numblockscounter|modifiedcounter|q[1]~1 (
// Equation(s):
// \d0|numblockscounter|modifiedcounter|q[1]~1_combout  = \d0|numblockscounter|modifiedcounter|q [1] $ (((\d0|numblockscounter|modifiedcounter|q [0] & \d0|numblockscounter|outEnable~q )))

	.dataa(gnd),
	.datab(\d0|numblockscounter|modifiedcounter|q [0]),
	.datac(\d0|numblockscounter|modifiedcounter|q [1]),
	.datad(\d0|numblockscounter|outEnable~q ),
	.cin(gnd),
	.combout(\d0|numblockscounter|modifiedcounter|q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|modifiedcounter|q[1]~1 .lut_mask = 16'h3CF0;
defparam \d0|numblockscounter|modifiedcounter|q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N11
dffeas \d0|numblockscounter|modifiedcounter|q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|numblockscounter|modifiedcounter|q[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|numblockscounter|modifiedcounter|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|numblockscounter|modifiedcounter|q[1] .is_wysiwyg = "true";
defparam \d0|numblockscounter|modifiedcounter|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N24
cycloneive_lcell_comb \hex5|WideOr6~0 (
// Equation(s):
// \hex5|WideOr6~0_combout  = (\d0|numblockscounter|modifiedcounter|q [3] & (\d0|numblockscounter|modifiedcounter|q [0] & (\d0|numblockscounter|modifiedcounter|q [1] $ (\d0|numblockscounter|modifiedcounter|q [2])))) # (!\d0|numblockscounter|modifiedcounter|q 
// [3] & (!\d0|numblockscounter|modifiedcounter|q [1] & (\d0|numblockscounter|modifiedcounter|q [0] $ (\d0|numblockscounter|modifiedcounter|q [2]))))

	.dataa(\d0|numblockscounter|modifiedcounter|q [1]),
	.datab(\d0|numblockscounter|modifiedcounter|q [3]),
	.datac(\d0|numblockscounter|modifiedcounter|q [0]),
	.datad(\d0|numblockscounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\hex5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr6~0 .lut_mask = 16'h4190;
defparam \hex5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N6
cycloneive_lcell_comb \hex5|WideOr5~0 (
// Equation(s):
// \hex5|WideOr5~0_combout  = (\d0|numblockscounter|modifiedcounter|q [1] & ((\d0|numblockscounter|modifiedcounter|q [0] & (\d0|numblockscounter|modifiedcounter|q [3])) # (!\d0|numblockscounter|modifiedcounter|q [0] & ((\d0|numblockscounter|modifiedcounter|q 
// [2]))))) # (!\d0|numblockscounter|modifiedcounter|q [1] & (\d0|numblockscounter|modifiedcounter|q [2] & (\d0|numblockscounter|modifiedcounter|q [3] $ (\d0|numblockscounter|modifiedcounter|q [0]))))

	.dataa(\d0|numblockscounter|modifiedcounter|q [1]),
	.datab(\d0|numblockscounter|modifiedcounter|q [3]),
	.datac(\d0|numblockscounter|modifiedcounter|q [0]),
	.datad(\d0|numblockscounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\hex5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr5~0 .lut_mask = 16'h9E80;
defparam \hex5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N28
cycloneive_lcell_comb \hex5|WideOr4~0 (
// Equation(s):
// \hex5|WideOr4~0_combout  = (\d0|numblockscounter|modifiedcounter|q [3] & (\d0|numblockscounter|modifiedcounter|q [2] & ((\d0|numblockscounter|modifiedcounter|q [1]) # (!\d0|numblockscounter|modifiedcounter|q [0])))) # 
// (!\d0|numblockscounter|modifiedcounter|q [3] & (\d0|numblockscounter|modifiedcounter|q [1] & (!\d0|numblockscounter|modifiedcounter|q [0] & !\d0|numblockscounter|modifiedcounter|q [2])))

	.dataa(\d0|numblockscounter|modifiedcounter|q [1]),
	.datab(\d0|numblockscounter|modifiedcounter|q [3]),
	.datac(\d0|numblockscounter|modifiedcounter|q [0]),
	.datad(\d0|numblockscounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\hex5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr4~0 .lut_mask = 16'h8C02;
defparam \hex5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N14
cycloneive_lcell_comb \hex5|WideOr3~0 (
// Equation(s):
// \hex5|WideOr3~0_combout  = (\d0|numblockscounter|modifiedcounter|q [0] & (\d0|numblockscounter|modifiedcounter|q [1] $ (((!\d0|numblockscounter|modifiedcounter|q [2]))))) # (!\d0|numblockscounter|modifiedcounter|q [0] & 
// ((\d0|numblockscounter|modifiedcounter|q [1] & (\d0|numblockscounter|modifiedcounter|q [3] & !\d0|numblockscounter|modifiedcounter|q [2])) # (!\d0|numblockscounter|modifiedcounter|q [1] & (!\d0|numblockscounter|modifiedcounter|q [3] & 
// \d0|numblockscounter|modifiedcounter|q [2]))))

	.dataa(\d0|numblockscounter|modifiedcounter|q [1]),
	.datab(\d0|numblockscounter|modifiedcounter|q [3]),
	.datac(\d0|numblockscounter|modifiedcounter|q [0]),
	.datad(\d0|numblockscounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\hex5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr3~0 .lut_mask = 16'hA158;
defparam \hex5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N20
cycloneive_lcell_comb \hex5|WideOr2~0 (
// Equation(s):
// \hex5|WideOr2~0_combout  = (\d0|numblockscounter|modifiedcounter|q [1] & (!\d0|numblockscounter|modifiedcounter|q [3] & (\d0|numblockscounter|modifiedcounter|q [0]))) # (!\d0|numblockscounter|modifiedcounter|q [1] & 
// ((\d0|numblockscounter|modifiedcounter|q [2] & (!\d0|numblockscounter|modifiedcounter|q [3])) # (!\d0|numblockscounter|modifiedcounter|q [2] & ((\d0|numblockscounter|modifiedcounter|q [0])))))

	.dataa(\d0|numblockscounter|modifiedcounter|q [1]),
	.datab(\d0|numblockscounter|modifiedcounter|q [3]),
	.datac(\d0|numblockscounter|modifiedcounter|q [0]),
	.datad(\d0|numblockscounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\hex5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr2~0 .lut_mask = 16'h3170;
defparam \hex5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N26
cycloneive_lcell_comb \hex5|WideOr1~0 (
// Equation(s):
// \hex5|WideOr1~0_combout  = (\d0|numblockscounter|modifiedcounter|q [1] & (!\d0|numblockscounter|modifiedcounter|q [3] & ((\d0|numblockscounter|modifiedcounter|q [0]) # (!\d0|numblockscounter|modifiedcounter|q [2])))) # 
// (!\d0|numblockscounter|modifiedcounter|q [1] & (\d0|numblockscounter|modifiedcounter|q [0] & (\d0|numblockscounter|modifiedcounter|q [3] $ (!\d0|numblockscounter|modifiedcounter|q [2]))))

	.dataa(\d0|numblockscounter|modifiedcounter|q [1]),
	.datab(\d0|numblockscounter|modifiedcounter|q [3]),
	.datac(\d0|numblockscounter|modifiedcounter|q [0]),
	.datad(\d0|numblockscounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\hex5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr1~0 .lut_mask = 16'h6032;
defparam \hex5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N16
cycloneive_lcell_comb \hex5|WideOr0~0 (
// Equation(s):
// \hex5|WideOr0~0_combout  = (\d0|numblockscounter|modifiedcounter|q [0] & ((\d0|numblockscounter|modifiedcounter|q [3]) # (\d0|numblockscounter|modifiedcounter|q [1] $ (\d0|numblockscounter|modifiedcounter|q [2])))) # 
// (!\d0|numblockscounter|modifiedcounter|q [0] & ((\d0|numblockscounter|modifiedcounter|q [1]) # (\d0|numblockscounter|modifiedcounter|q [3] $ (\d0|numblockscounter|modifiedcounter|q [2]))))

	.dataa(\d0|numblockscounter|modifiedcounter|q [1]),
	.datab(\d0|numblockscounter|modifiedcounter|q [3]),
	.datac(\d0|numblockscounter|modifiedcounter|q [0]),
	.datad(\d0|numblockscounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\hex5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr0~0 .lut_mask = 16'hDBEE;
defparam \hex5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X107_Y73_N11
dffeas \c0|current_state[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\c0|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state[0] .is_wysiwyg = "true";
defparam \c0|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X111_Y73_N11
dffeas \c0|current_state[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\c0|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state[1] .is_wysiwyg = "true";
defparam \c0|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X83_Y73_N4
dffeas \c0|current_state[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\c0|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state[2] .is_wysiwyg = "true";
defparam \c0|current_state[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X85_Y73_N25
dffeas \c0|current_state[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\c0|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state[3] .is_wysiwyg = "true";
defparam \c0|current_state[3] .power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N0
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h33CC;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N1
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N2
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y53_N3
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N4
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y53_N5
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N6
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y53_N7
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N8
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(\VGA|controller|xCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y53_N9
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N10
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(\VGA|controller|xCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N6
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (\VGA|controller|Add0~10_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|Add0~10_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h00F0;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N11
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|xCounter~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N12
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(\VGA|controller|xCounter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y53_N13
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N14
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y53_N15
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N16
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N18
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|Add0~17  $ (\VGA|controller|xCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|xCounter [9]),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N28
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (\VGA|controller|Add0~18_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~18_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h0C0C;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N29
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N30
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (!\VGA|controller|xCounter [7] & (\VGA|controller|xCounter [9] & (\VGA|controller|xCounter [8] & \VGA|controller|xCounter [4])))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|xCounter [9]),
	.datac(\VGA|controller|xCounter [8]),
	.datad(\VGA|controller|xCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h4000;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N20
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (!\VGA|controller|xCounter [5] & (\VGA|controller|xCounter [0] & (!\VGA|controller|xCounter [6] & \VGA|controller|xCounter [1])))

	.dataa(\VGA|controller|xCounter [5]),
	.datab(\VGA|controller|xCounter [0]),
	.datac(\VGA|controller|xCounter [6]),
	.datad(\VGA|controller|xCounter [1]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0400;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N22
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|Equal0~1_combout  & (\VGA|controller|Equal0~0_combout  & (\VGA|controller|xCounter [2] & \VGA|controller|xCounter [3])))

	.dataa(\VGA|controller|Equal0~1_combout ),
	.datab(\VGA|controller|Equal0~0_combout ),
	.datac(\VGA|controller|xCounter [2]),
	.datad(\VGA|controller|xCounter [3]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N16
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Add0~16_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h3300;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y53_N31
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|xCounter~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N24
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(\VGA|controller|xCounter [1]),
	.datac(\VGA|controller|xCounter [2]),
	.datad(\VGA|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFEFA;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N26
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [5] & (\VGA|controller|VGA_HS1~0_combout  & (\VGA|controller|xCounter [6] & \VGA|controller|xCounter [4]))) # (!\VGA|controller|xCounter [5] & (!\VGA|controller|xCounter [6] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|xCounter [5]),
	.datab(\VGA|controller|VGA_HS1~0_combout ),
	.datac(\VGA|controller|xCounter [6]),
	.datad(\VGA|controller|xCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8105;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N8
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (\VGA|controller|xCounter [8]) # ((\VGA|controller|VGA_HS1~1_combout ) # ((!\VGA|controller|xCounter [9]) # (!\VGA|controller|xCounter [7])))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|VGA_HS1~1_combout ),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|xCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hEFFF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y53_N9
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y73_N18
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N12
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N14
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N4
cycloneive_lcell_comb \VGA|controller|yCounter[1]~9 (
// Equation(s):
// \VGA|controller|yCounter[1]~9_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [1]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~2_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|Add1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~9 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y52_N5
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N16
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N6
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|Add1~4_combout  & (((\VGA|controller|yCounter [2] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~4_combout  & 
// (((\VGA|controller|yCounter [2] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~4_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y52_N7
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N18
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N8
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|Add1~6_combout  & (((\VGA|controller|yCounter [3] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~6_combout  & 
// (((\VGA|controller|yCounter [3] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~6_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y52_N9
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N20
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N4
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~8_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [4]) # 
// ((\VGA|controller|Add1~8_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~8_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y52_N5
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N22
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N30
cycloneive_lcell_comb \VGA|controller|yCounter[5]~4 (
// Equation(s):
// \VGA|controller|yCounter[5]~4_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~10_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [5]) # 
// ((\VGA|controller|Add1~10_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~10_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~4 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y52_N31
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[5]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N24
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N0
cycloneive_lcell_comb \VGA|controller|yCounter[6]~3 (
// Equation(s):
// \VGA|controller|yCounter[6]~3_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~12_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [6]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~12_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|Add1~12_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~3 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y52_N1
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N26
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N6
cycloneive_lcell_comb \VGA|controller|yCounter[7]~2 (
// Equation(s):
// \VGA|controller|yCounter[7]~2_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~14_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [7]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~14_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~2 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y52_N7
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N28
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N8
cycloneive_lcell_comb \VGA|controller|yCounter[8]~1 (
// Equation(s):
// \VGA|controller|yCounter[8]~1_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~16_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [8]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~16_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~1 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y52_N9
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[8]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N30
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N2
cycloneive_lcell_comb \VGA|controller|yCounter[9]~8 (
// Equation(s):
// \VGA|controller|yCounter[9]~8_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~18_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [9]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~18_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~8 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y52_N3
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N2
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (\VGA|controller|yCounter [9] & (\VGA|controller|yCounter [3] & (!\VGA|controller|yCounter [4] & \VGA|controller|yCounter [2])))

	.dataa(\VGA|controller|yCounter [9]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|yCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h0800;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N24
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [1] & !\VGA|controller|yCounter [8])))

	.dataa(\VGA|controller|yCounter [0]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|yCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N26
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [5] & !\VGA|controller|yCounter [6])

	.dataa(\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(\VGA|controller|yCounter [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h0505;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N2
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~0_combout  & (\VGA|controller|always1~1_combout  & \VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|always1~0_combout ),
	.datab(\VGA|controller|always1~1_combout ),
	.datac(\VGA|controller|always1~2_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'h80FF;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N10
cycloneive_lcell_comb \VGA|controller|yCounter[0]~10 (
// Equation(s):
// \VGA|controller|yCounter[0]~10_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [0]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|Add1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~10 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y52_N11
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N0
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [7] & (\VGA|controller|yCounter [5] & \VGA|controller|yCounter [8])))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|yCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N6
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = (\VGA|controller|yCounter [9]) # (((\VGA|controller|yCounter [4]) # (!\VGA|controller|yCounter [2])) # (!\VGA|controller|yCounter [3]))

	.dataa(\VGA|controller|yCounter [9]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|yCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hFBFF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N28
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = ((\VGA|controller|VGA_VS1~0_combout ) # (\VGA|controller|yCounter [0] $ (!\VGA|controller|yCounter [1]))) # (!\VGA|controller|VGA_VS1~1_combout )

	.dataa(\VGA|controller|yCounter [0]),
	.datab(\VGA|controller|VGA_VS1~1_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|VGA_VS1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hFFB7;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y52_N29
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X54_Y73_N4
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N26
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [8] & !\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|xCounter [9]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h0037;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N20
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (!\VGA|controller|VGA_VS1~1_combout  & \VGA|controller|VGA_BLANK1~0_combout )

	.dataa(gnd),
	.datab(\VGA|controller|VGA_VS1~1_combout ),
	.datac(gnd),
	.datad(\VGA|controller|VGA_BLANK1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h3300;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y53_N21
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X31_Y73_N11
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|yCounter [4]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [3] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [3] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [4] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [4]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [4] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [7] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [7] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [7]))))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [8] $ (\VGA|controller|yCounter [6] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [8] & ((\VGA|controller|yCounter [6]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [6] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [3] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|yCounter [3] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [3] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|xCounter [8] & (!\VGA|controller|yCounter [3] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|controller_translator|Add0~0_combout  $ (\VGA|controller|xCounter [9] $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|controller_translator|Add0~0_combout  & ((\VGA|controller|xCounter [9]) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # 
// (!\VGA|controller|controller_translator|Add0~0_combout  & (\VGA|controller|xCounter [9] & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|controller_translator|Add0~0_combout ),
	.datab(\VGA|controller|xCounter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(\VGA|controller|controller_translator|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(\VGA|controller|controller_translator|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y52_N9
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N13
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y52_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N28
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|mem_address[13]~17  $ (\VGA|controller|controller_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|Add0~14_combout ),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y52_N11
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y52_N25
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N4
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~0 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~0_combout  = \d0|ncounter|clock60hz|q [0] $ (VCC)
// \d0|ncounter|clock60hz|Add0~1  = CARRY(\d0|ncounter|clock60hz|q [0])

	.dataa(\d0|ncounter|clock60hz|q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|Add0~0_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~1 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~0 .lut_mask = 16'h55AA;
defparam \d0|ncounter|clock60hz|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N4
cycloneive_lcell_comb \d0|ncounter|clock60hz|q~0 (
// Equation(s):
// \d0|ncounter|clock60hz|q~0_combout  = (\d0|ncounter|clock60hz|Add0~0_combout  & !\d0|ncounter|Equal4~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|ncounter|clock60hz|Add0~0_combout ),
	.datad(\d0|ncounter|Equal4~8_combout ),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q~0 .lut_mask = 16'h00F0;
defparam \d0|ncounter|clock60hz|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N5
dffeas \d0|ncounter|clock60hz|q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[0] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N6
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~2 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~2_combout  = (\d0|ncounter|clock60hz|q [1] & (\d0|ncounter|clock60hz|Add0~1  & VCC)) # (!\d0|ncounter|clock60hz|q [1] & (!\d0|ncounter|clock60hz|Add0~1 ))
// \d0|ncounter|clock60hz|Add0~3  = CARRY((!\d0|ncounter|clock60hz|q [1] & !\d0|ncounter|clock60hz|Add0~1 ))

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~1 ),
	.combout(\d0|ncounter|clock60hz|Add0~2_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~3 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~2 .lut_mask = 16'hC303;
defparam \d0|ncounter|clock60hz|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N22
cycloneive_lcell_comb \d0|ncounter|clock60hz|q~1 (
// Equation(s):
// \d0|ncounter|clock60hz|q~1_combout  = (\d0|ncounter|clock60hz|Add0~2_combout  & !\d0|ncounter|Equal4~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|ncounter|clock60hz|Add0~2_combout ),
	.datad(\d0|ncounter|Equal4~8_combout ),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q~1 .lut_mask = 16'h00F0;
defparam \d0|ncounter|clock60hz|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N23
dffeas \d0|ncounter|clock60hz|q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[1] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N8
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~4 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~4_combout  = (\d0|ncounter|clock60hz|q [2] & ((GND) # (!\d0|ncounter|clock60hz|Add0~3 ))) # (!\d0|ncounter|clock60hz|q [2] & (\d0|ncounter|clock60hz|Add0~3  $ (GND)))
// \d0|ncounter|clock60hz|Add0~5  = CARRY((\d0|ncounter|clock60hz|q [2]) # (!\d0|ncounter|clock60hz|Add0~3 ))

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~3 ),
	.combout(\d0|ncounter|clock60hz|Add0~4_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~5 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~4 .lut_mask = 16'h3CCF;
defparam \d0|ncounter|clock60hz|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N9
dffeas \d0|ncounter|clock60hz|q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[2] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N10
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~6 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~6_combout  = (\d0|ncounter|clock60hz|q [3] & (\d0|ncounter|clock60hz|Add0~5  & VCC)) # (!\d0|ncounter|clock60hz|q [3] & (!\d0|ncounter|clock60hz|Add0~5 ))
// \d0|ncounter|clock60hz|Add0~7  = CARRY((!\d0|ncounter|clock60hz|q [3] & !\d0|ncounter|clock60hz|Add0~5 ))

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~5 ),
	.combout(\d0|ncounter|clock60hz|Add0~6_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~7 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~6 .lut_mask = 16'hC303;
defparam \d0|ncounter|clock60hz|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N0
cycloneive_lcell_comb \d0|ncounter|clock60hz|q~2 (
// Equation(s):
// \d0|ncounter|clock60hz|q~2_combout  = (\d0|ncounter|clock60hz|Add0~6_combout  & !\d0|ncounter|Equal4~8_combout )

	.dataa(\d0|ncounter|clock60hz|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|ncounter|Equal4~8_combout ),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q~2 .lut_mask = 16'h00AA;
defparam \d0|ncounter|clock60hz|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N1
dffeas \d0|ncounter|clock60hz|q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[3] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N12
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~8 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~8_combout  = (\d0|ncounter|clock60hz|q [4] & ((GND) # (!\d0|ncounter|clock60hz|Add0~7 ))) # (!\d0|ncounter|clock60hz|q [4] & (\d0|ncounter|clock60hz|Add0~7  $ (GND)))
// \d0|ncounter|clock60hz|Add0~9  = CARRY((\d0|ncounter|clock60hz|q [4]) # (!\d0|ncounter|clock60hz|Add0~7 ))

	.dataa(\d0|ncounter|clock60hz|q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~7 ),
	.combout(\d0|ncounter|clock60hz|Add0~8_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~9 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~8 .lut_mask = 16'h5AAF;
defparam \d0|ncounter|clock60hz|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N13
dffeas \d0|ncounter|clock60hz|q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[4] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N14
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~10 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~10_combout  = (\d0|ncounter|clock60hz|q [5] & (\d0|ncounter|clock60hz|Add0~9  & VCC)) # (!\d0|ncounter|clock60hz|q [5] & (!\d0|ncounter|clock60hz|Add0~9 ))
// \d0|ncounter|clock60hz|Add0~11  = CARRY((!\d0|ncounter|clock60hz|q [5] & !\d0|ncounter|clock60hz|Add0~9 ))

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~9 ),
	.combout(\d0|ncounter|clock60hz|Add0~10_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~11 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~10 .lut_mask = 16'hC303;
defparam \d0|ncounter|clock60hz|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N15
dffeas \d0|ncounter|clock60hz|q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[5] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N16
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~12 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~12_combout  = (\d0|ncounter|clock60hz|q [6] & ((GND) # (!\d0|ncounter|clock60hz|Add0~11 ))) # (!\d0|ncounter|clock60hz|q [6] & (\d0|ncounter|clock60hz|Add0~11  $ (GND)))
// \d0|ncounter|clock60hz|Add0~13  = CARRY((\d0|ncounter|clock60hz|q [6]) # (!\d0|ncounter|clock60hz|Add0~11 ))

	.dataa(\d0|ncounter|clock60hz|q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~11 ),
	.combout(\d0|ncounter|clock60hz|Add0~12_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~13 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~12 .lut_mask = 16'h5AAF;
defparam \d0|ncounter|clock60hz|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N20
cycloneive_lcell_comb \d0|ncounter|clock60hz|q~3 (
// Equation(s):
// \d0|ncounter|clock60hz|q~3_combout  = (\d0|ncounter|clock60hz|Add0~12_combout  & !\d0|ncounter|Equal4~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|ncounter|clock60hz|Add0~12_combout ),
	.datad(\d0|ncounter|Equal4~8_combout ),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q~3 .lut_mask = 16'h00F0;
defparam \d0|ncounter|clock60hz|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N21
dffeas \d0|ncounter|clock60hz|q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[6] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N18
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~14 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~14_combout  = (\d0|ncounter|clock60hz|q [7] & (\d0|ncounter|clock60hz|Add0~13  & VCC)) # (!\d0|ncounter|clock60hz|q [7] & (!\d0|ncounter|clock60hz|Add0~13 ))
// \d0|ncounter|clock60hz|Add0~15  = CARRY((!\d0|ncounter|clock60hz|q [7] & !\d0|ncounter|clock60hz|Add0~13 ))

	.dataa(\d0|ncounter|clock60hz|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~13 ),
	.combout(\d0|ncounter|clock60hz|Add0~14_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~15 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~14 .lut_mask = 16'hA505;
defparam \d0|ncounter|clock60hz|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N2
cycloneive_lcell_comb \d0|ncounter|clock60hz|q~4 (
// Equation(s):
// \d0|ncounter|clock60hz|q~4_combout  = (\d0|ncounter|clock60hz|Add0~14_combout  & !\d0|ncounter|Equal4~8_combout )

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|Add0~14_combout ),
	.datac(gnd),
	.datad(\d0|ncounter|Equal4~8_combout ),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q~4 .lut_mask = 16'h00CC;
defparam \d0|ncounter|clock60hz|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N3
dffeas \d0|ncounter|clock60hz|q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[7] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N20
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~16 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~16_combout  = (\d0|ncounter|clock60hz|q [8] & ((GND) # (!\d0|ncounter|clock60hz|Add0~15 ))) # (!\d0|ncounter|clock60hz|q [8] & (\d0|ncounter|clock60hz|Add0~15  $ (GND)))
// \d0|ncounter|clock60hz|Add0~17  = CARRY((\d0|ncounter|clock60hz|q [8]) # (!\d0|ncounter|clock60hz|Add0~15 ))

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~15 ),
	.combout(\d0|ncounter|clock60hz|Add0~16_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~17 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~16 .lut_mask = 16'h3CCF;
defparam \d0|ncounter|clock60hz|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N21
dffeas \d0|ncounter|clock60hz|q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[8] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N22
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~18 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~18_combout  = (\d0|ncounter|clock60hz|q [9] & (\d0|ncounter|clock60hz|Add0~17  & VCC)) # (!\d0|ncounter|clock60hz|q [9] & (!\d0|ncounter|clock60hz|Add0~17 ))
// \d0|ncounter|clock60hz|Add0~19  = CARRY((!\d0|ncounter|clock60hz|q [9] & !\d0|ncounter|clock60hz|Add0~17 ))

	.dataa(\d0|ncounter|clock60hz|q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~17 ),
	.combout(\d0|ncounter|clock60hz|Add0~18_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~19 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~18 .lut_mask = 16'hA505;
defparam \d0|ncounter|clock60hz|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N23
dffeas \d0|ncounter|clock60hz|q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[9] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N24
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~20 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~20_combout  = (\d0|ncounter|clock60hz|q [10] & ((GND) # (!\d0|ncounter|clock60hz|Add0~19 ))) # (!\d0|ncounter|clock60hz|q [10] & (\d0|ncounter|clock60hz|Add0~19  $ (GND)))
// \d0|ncounter|clock60hz|Add0~21  = CARRY((\d0|ncounter|clock60hz|q [10]) # (!\d0|ncounter|clock60hz|Add0~19 ))

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~19 ),
	.combout(\d0|ncounter|clock60hz|Add0~20_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~21 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~20 .lut_mask = 16'h3CCF;
defparam \d0|ncounter|clock60hz|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N25
dffeas \d0|ncounter|clock60hz|q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[10] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N26
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~22 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~22_combout  = (\d0|ncounter|clock60hz|q [11] & (\d0|ncounter|clock60hz|Add0~21  & VCC)) # (!\d0|ncounter|clock60hz|q [11] & (!\d0|ncounter|clock60hz|Add0~21 ))
// \d0|ncounter|clock60hz|Add0~23  = CARRY((!\d0|ncounter|clock60hz|q [11] & !\d0|ncounter|clock60hz|Add0~21 ))

	.dataa(\d0|ncounter|clock60hz|q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~21 ),
	.combout(\d0|ncounter|clock60hz|Add0~22_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~23 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~22 .lut_mask = 16'hA505;
defparam \d0|ncounter|clock60hz|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N6
cycloneive_lcell_comb \d0|ncounter|clock60hz|q~5 (
// Equation(s):
// \d0|ncounter|clock60hz|q~5_combout  = (\d0|ncounter|clock60hz|Add0~22_combout  & !\d0|ncounter|Equal4~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|ncounter|clock60hz|Add0~22_combout ),
	.datad(\d0|ncounter|Equal4~8_combout ),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q~5 .lut_mask = 16'h00F0;
defparam \d0|ncounter|clock60hz|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N7
dffeas \d0|ncounter|clock60hz|q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[11] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N28
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~24 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~24_combout  = (\d0|ncounter|clock60hz|q [12] & ((GND) # (!\d0|ncounter|clock60hz|Add0~23 ))) # (!\d0|ncounter|clock60hz|q [12] & (\d0|ncounter|clock60hz|Add0~23  $ (GND)))
// \d0|ncounter|clock60hz|Add0~25  = CARRY((\d0|ncounter|clock60hz|q [12]) # (!\d0|ncounter|clock60hz|Add0~23 ))

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~23 ),
	.combout(\d0|ncounter|clock60hz|Add0~24_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~25 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~24 .lut_mask = 16'h3CCF;
defparam \d0|ncounter|clock60hz|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N29
dffeas \d0|ncounter|clock60hz|q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[12] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N30
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~26 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~26_combout  = (\d0|ncounter|clock60hz|q [13] & (\d0|ncounter|clock60hz|Add0~25  & VCC)) # (!\d0|ncounter|clock60hz|q [13] & (!\d0|ncounter|clock60hz|Add0~25 ))
// \d0|ncounter|clock60hz|Add0~27  = CARRY((!\d0|ncounter|clock60hz|q [13] & !\d0|ncounter|clock60hz|Add0~25 ))

	.dataa(\d0|ncounter|clock60hz|q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~25 ),
	.combout(\d0|ncounter|clock60hz|Add0~26_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~27 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~26 .lut_mask = 16'hA505;
defparam \d0|ncounter|clock60hz|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N31
dffeas \d0|ncounter|clock60hz|q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[13] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N0
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~28 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~28_combout  = (\d0|ncounter|clock60hz|q [14] & ((GND) # (!\d0|ncounter|clock60hz|Add0~27 ))) # (!\d0|ncounter|clock60hz|q [14] & (\d0|ncounter|clock60hz|Add0~27  $ (GND)))
// \d0|ncounter|clock60hz|Add0~29  = CARRY((\d0|ncounter|clock60hz|q [14]) # (!\d0|ncounter|clock60hz|Add0~27 ))

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~27 ),
	.combout(\d0|ncounter|clock60hz|Add0~28_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~29 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~28 .lut_mask = 16'h3CCF;
defparam \d0|ncounter|clock60hz|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N28
cycloneive_lcell_comb \d0|ncounter|clock60hz|q~6 (
// Equation(s):
// \d0|ncounter|clock60hz|q~6_combout  = (\d0|ncounter|clock60hz|Add0~28_combout  & !\d0|ncounter|Equal4~8_combout )

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|Add0~28_combout ),
	.datac(gnd),
	.datad(\d0|ncounter|Equal4~8_combout ),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q~6 .lut_mask = 16'h00CC;
defparam \d0|ncounter|clock60hz|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y37_N29
dffeas \d0|ncounter|clock60hz|q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[14] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N2
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~30 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~30_combout  = (\d0|ncounter|clock60hz|q [15] & (\d0|ncounter|clock60hz|Add0~29  & VCC)) # (!\d0|ncounter|clock60hz|q [15] & (!\d0|ncounter|clock60hz|Add0~29 ))
// \d0|ncounter|clock60hz|Add0~31  = CARRY((!\d0|ncounter|clock60hz|q [15] & !\d0|ncounter|clock60hz|Add0~29 ))

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|q [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~29 ),
	.combout(\d0|ncounter|clock60hz|Add0~30_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~31 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~30 .lut_mask = 16'hC303;
defparam \d0|ncounter|clock60hz|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y37_N3
dffeas \d0|ncounter|clock60hz|q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[15] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N4
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~32 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~32_combout  = (\d0|ncounter|clock60hz|q [16] & ((GND) # (!\d0|ncounter|clock60hz|Add0~31 ))) # (!\d0|ncounter|clock60hz|q [16] & (\d0|ncounter|clock60hz|Add0~31  $ (GND)))
// \d0|ncounter|clock60hz|Add0~33  = CARRY((\d0|ncounter|clock60hz|q [16]) # (!\d0|ncounter|clock60hz|Add0~31 ))

	.dataa(\d0|ncounter|clock60hz|q [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~31 ),
	.combout(\d0|ncounter|clock60hz|Add0~32_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~33 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~32 .lut_mask = 16'h5AAF;
defparam \d0|ncounter|clock60hz|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N6
cycloneive_lcell_comb \d0|ncounter|clock60hz|q~7 (
// Equation(s):
// \d0|ncounter|clock60hz|q~7_combout  = (!\d0|ncounter|Equal4~8_combout  & \d0|ncounter|clock60hz|Add0~32_combout )

	.dataa(\d0|ncounter|Equal4~8_combout ),
	.datab(gnd),
	.datac(\d0|ncounter|clock60hz|Add0~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q~7 .lut_mask = 16'h5050;
defparam \d0|ncounter|clock60hz|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N7
dffeas \d0|ncounter|clock60hz|q[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[16] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N6
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~34 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~34_combout  = (\d0|ncounter|clock60hz|q [17] & (\d0|ncounter|clock60hz|Add0~33  & VCC)) # (!\d0|ncounter|clock60hz|q [17] & (!\d0|ncounter|clock60hz|Add0~33 ))
// \d0|ncounter|clock60hz|Add0~35  = CARRY((!\d0|ncounter|clock60hz|q [17] & !\d0|ncounter|clock60hz|Add0~33 ))

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|q [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~33 ),
	.combout(\d0|ncounter|clock60hz|Add0~34_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~35 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~34 .lut_mask = 16'hC303;
defparam \d0|ncounter|clock60hz|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N22
cycloneive_lcell_comb \d0|ncounter|clock60hz|q~8 (
// Equation(s):
// \d0|ncounter|clock60hz|q~8_combout  = (!\d0|ncounter|Equal4~8_combout  & \d0|ncounter|clock60hz|Add0~34_combout )

	.dataa(\d0|ncounter|Equal4~8_combout ),
	.datab(gnd),
	.datac(\d0|ncounter|clock60hz|Add0~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q~8 .lut_mask = 16'h5050;
defparam \d0|ncounter|clock60hz|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N23
dffeas \d0|ncounter|clock60hz|q[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[17] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N8
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~36 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~36_combout  = (\d0|ncounter|clock60hz|q [18] & ((GND) # (!\d0|ncounter|clock60hz|Add0~35 ))) # (!\d0|ncounter|clock60hz|q [18] & (\d0|ncounter|clock60hz|Add0~35  $ (GND)))
// \d0|ncounter|clock60hz|Add0~37  = CARRY((\d0|ncounter|clock60hz|q [18]) # (!\d0|ncounter|clock60hz|Add0~35 ))

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|q [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~35 ),
	.combout(\d0|ncounter|clock60hz|Add0~36_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~37 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~36 .lut_mask = 16'h3CCF;
defparam \d0|ncounter|clock60hz|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y37_N9
dffeas \d0|ncounter|clock60hz|q[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[18] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N10
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~38 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~38_combout  = (\d0|ncounter|clock60hz|q [19] & (\d0|ncounter|clock60hz|Add0~37  & VCC)) # (!\d0|ncounter|clock60hz|q [19] & (!\d0|ncounter|clock60hz|Add0~37 ))
// \d0|ncounter|clock60hz|Add0~39  = CARRY((!\d0|ncounter|clock60hz|q [19] & !\d0|ncounter|clock60hz|Add0~37 ))

	.dataa(\d0|ncounter|clock60hz|q [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~37 ),
	.combout(\d0|ncounter|clock60hz|Add0~38_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~39 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~38 .lut_mask = 16'hA505;
defparam \d0|ncounter|clock60hz|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y37_N11
dffeas \d0|ncounter|clock60hz|q[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[19] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N12
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~40 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~40_combout  = (\d0|ncounter|clock60hz|q [20] & ((GND) # (!\d0|ncounter|clock60hz|Add0~39 ))) # (!\d0|ncounter|clock60hz|q [20] & (\d0|ncounter|clock60hz|Add0~39  $ (GND)))
// \d0|ncounter|clock60hz|Add0~41  = CARRY((\d0|ncounter|clock60hz|q [20]) # (!\d0|ncounter|clock60hz|Add0~39 ))

	.dataa(\d0|ncounter|clock60hz|q [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~39 ),
	.combout(\d0|ncounter|clock60hz|Add0~40_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~41 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~40 .lut_mask = 16'h5AAF;
defparam \d0|ncounter|clock60hz|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N2
cycloneive_lcell_comb \d0|ncounter|clock60hz|q~9 (
// Equation(s):
// \d0|ncounter|clock60hz|q~9_combout  = (\d0|ncounter|clock60hz|Add0~40_combout  & !\d0|ncounter|Equal4~8_combout )

	.dataa(\d0|ncounter|clock60hz|Add0~40_combout ),
	.datab(gnd),
	.datac(\d0|ncounter|Equal4~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|q~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q~9 .lut_mask = 16'h0A0A;
defparam \d0|ncounter|clock60hz|q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N3
dffeas \d0|ncounter|clock60hz|q[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[20] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N14
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~42 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~42_combout  = (\d0|ncounter|clock60hz|q [21] & (\d0|ncounter|clock60hz|Add0~41  & VCC)) # (!\d0|ncounter|clock60hz|q [21] & (!\d0|ncounter|clock60hz|Add0~41 ))
// \d0|ncounter|clock60hz|Add0~43  = CARRY((!\d0|ncounter|clock60hz|q [21] & !\d0|ncounter|clock60hz|Add0~41 ))

	.dataa(\d0|ncounter|clock60hz|q [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~41 ),
	.combout(\d0|ncounter|clock60hz|Add0~42_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~43 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~42 .lut_mask = 16'hA505;
defparam \d0|ncounter|clock60hz|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N4
cycloneive_lcell_comb \d0|ncounter|clock60hz|q~10 (
// Equation(s):
// \d0|ncounter|clock60hz|q~10_combout  = (!\d0|ncounter|Equal4~8_combout  & \d0|ncounter|clock60hz|Add0~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|ncounter|Equal4~8_combout ),
	.datad(\d0|ncounter|clock60hz|Add0~42_combout ),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|q~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q~10 .lut_mask = 16'h0F00;
defparam \d0|ncounter|clock60hz|q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N5
dffeas \d0|ncounter|clock60hz|q[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[21] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N16
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~44 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~44_combout  = (\d0|ncounter|clock60hz|q [22] & ((GND) # (!\d0|ncounter|clock60hz|Add0~43 ))) # (!\d0|ncounter|clock60hz|q [22] & (\d0|ncounter|clock60hz|Add0~43  $ (GND)))
// \d0|ncounter|clock60hz|Add0~45  = CARRY((\d0|ncounter|clock60hz|q [22]) # (!\d0|ncounter|clock60hz|Add0~43 ))

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|q [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~43 ),
	.combout(\d0|ncounter|clock60hz|Add0~44_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~45 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~44 .lut_mask = 16'h3CCF;
defparam \d0|ncounter|clock60hz|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N16
cycloneive_lcell_comb \d0|ncounter|clock60hz|q~11 (
// Equation(s):
// \d0|ncounter|clock60hz|q~11_combout  = (!\d0|ncounter|Equal4~8_combout  & \d0|ncounter|clock60hz|Add0~44_combout )

	.dataa(\d0|ncounter|Equal4~8_combout ),
	.datab(gnd),
	.datac(\d0|ncounter|clock60hz|Add0~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|q~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q~11 .lut_mask = 16'h5050;
defparam \d0|ncounter|clock60hz|q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N17
dffeas \d0|ncounter|clock60hz|q[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[22] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N18
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~46 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~46_combout  = (\d0|ncounter|clock60hz|q [23] & (\d0|ncounter|clock60hz|Add0~45  & VCC)) # (!\d0|ncounter|clock60hz|q [23] & (!\d0|ncounter|clock60hz|Add0~45 ))
// \d0|ncounter|clock60hz|Add0~47  = CARRY((!\d0|ncounter|clock60hz|q [23] & !\d0|ncounter|clock60hz|Add0~45 ))

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|q [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~45 ),
	.combout(\d0|ncounter|clock60hz|Add0~46_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~47 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~46 .lut_mask = 16'hC303;
defparam \d0|ncounter|clock60hz|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N14
cycloneive_lcell_comb \d0|ncounter|clock60hz|q~12 (
// Equation(s):
// \d0|ncounter|clock60hz|q~12_combout  = (!\d0|ncounter|Equal4~8_combout  & \d0|ncounter|clock60hz|Add0~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|ncounter|Equal4~8_combout ),
	.datad(\d0|ncounter|clock60hz|Add0~46_combout ),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|q~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q~12 .lut_mask = 16'h0F00;
defparam \d0|ncounter|clock60hz|q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N15
dffeas \d0|ncounter|clock60hz|q[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[23] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N12
cycloneive_lcell_comb \d0|ncounter|Equal4~6 (
// Equation(s):
// \d0|ncounter|Equal4~6_combout  = (!\d0|ncounter|clock60hz|q [23] & (!\d0|ncounter|clock60hz|q [22] & (!\d0|ncounter|clock60hz|q [21] & !\d0|ncounter|clock60hz|q [20])))

	.dataa(\d0|ncounter|clock60hz|q [23]),
	.datab(\d0|ncounter|clock60hz|q [22]),
	.datac(\d0|ncounter|clock60hz|q [21]),
	.datad(\d0|ncounter|clock60hz|q [20]),
	.cin(gnd),
	.combout(\d0|ncounter|Equal4~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|Equal4~6 .lut_mask = 16'h0001;
defparam \d0|ncounter|Equal4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N30
cycloneive_lcell_comb \d0|ncounter|Equal4~5 (
// Equation(s):
// \d0|ncounter|Equal4~5_combout  = (!\d0|ncounter|clock60hz|q [19] & (!\d0|ncounter|clock60hz|q [17] & (!\d0|ncounter|clock60hz|q [18] & !\d0|ncounter|clock60hz|q [16])))

	.dataa(\d0|ncounter|clock60hz|q [19]),
	.datab(\d0|ncounter|clock60hz|q [17]),
	.datac(\d0|ncounter|clock60hz|q [18]),
	.datad(\d0|ncounter|clock60hz|q [16]),
	.cin(gnd),
	.combout(\d0|ncounter|Equal4~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|Equal4~5 .lut_mask = 16'h0001;
defparam \d0|ncounter|Equal4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N20
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~48 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~48_combout  = (\d0|ncounter|clock60hz|q [24] & ((GND) # (!\d0|ncounter|clock60hz|Add0~47 ))) # (!\d0|ncounter|clock60hz|q [24] & (\d0|ncounter|clock60hz|Add0~47  $ (GND)))
// \d0|ncounter|clock60hz|Add0~49  = CARRY((\d0|ncounter|clock60hz|q [24]) # (!\d0|ncounter|clock60hz|Add0~47 ))

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|q [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~47 ),
	.combout(\d0|ncounter|clock60hz|Add0~48_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~49 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~48 .lut_mask = 16'h3CCF;
defparam \d0|ncounter|clock60hz|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N0
cycloneive_lcell_comb \d0|ncounter|clock60hz|q~13 (
// Equation(s):
// \d0|ncounter|clock60hz|q~13_combout  = (\d0|ncounter|clock60hz|Add0~48_combout  & !\d0|ncounter|Equal4~8_combout )

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|Add0~48_combout ),
	.datac(\d0|ncounter|Equal4~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|q~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q~13 .lut_mask = 16'h0C0C;
defparam \d0|ncounter|clock60hz|q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N1
dffeas \d0|ncounter|clock60hz|q[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[24] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N22
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~50 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~50_combout  = (\d0|ncounter|clock60hz|q [25] & (\d0|ncounter|clock60hz|Add0~49  & VCC)) # (!\d0|ncounter|clock60hz|q [25] & (!\d0|ncounter|clock60hz|Add0~49 ))
// \d0|ncounter|clock60hz|Add0~51  = CARRY((!\d0|ncounter|clock60hz|q [25] & !\d0|ncounter|clock60hz|Add0~49 ))

	.dataa(\d0|ncounter|clock60hz|q [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~49 ),
	.combout(\d0|ncounter|clock60hz|Add0~50_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~51 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~50 .lut_mask = 16'hA505;
defparam \d0|ncounter|clock60hz|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N20
cycloneive_lcell_comb \d0|ncounter|clock60hz|q~14 (
// Equation(s):
// \d0|ncounter|clock60hz|q~14_combout  = (\d0|ncounter|clock60hz|Add0~50_combout  & !\d0|ncounter|Equal4~8_combout )

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|Add0~50_combout ),
	.datac(\d0|ncounter|Equal4~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|q~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q~14 .lut_mask = 16'h0C0C;
defparam \d0|ncounter|clock60hz|q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N21
dffeas \d0|ncounter|clock60hz|q[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[25] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N24
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~52 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~52_combout  = (\d0|ncounter|clock60hz|q [26] & ((GND) # (!\d0|ncounter|clock60hz|Add0~51 ))) # (!\d0|ncounter|clock60hz|q [26] & (\d0|ncounter|clock60hz|Add0~51  $ (GND)))
// \d0|ncounter|clock60hz|Add0~53  = CARRY((\d0|ncounter|clock60hz|q [26]) # (!\d0|ncounter|clock60hz|Add0~51 ))

	.dataa(\d0|ncounter|clock60hz|q [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ncounter|clock60hz|Add0~51 ),
	.combout(\d0|ncounter|clock60hz|Add0~52_combout ),
	.cout(\d0|ncounter|clock60hz|Add0~53 ));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~52 .lut_mask = 16'h5AAF;
defparam \d0|ncounter|clock60hz|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N30
cycloneive_lcell_comb \d0|ncounter|clock60hz|q~15 (
// Equation(s):
// \d0|ncounter|clock60hz|q~15_combout  = (\d0|ncounter|clock60hz|Add0~52_combout  & !\d0|ncounter|Equal4~8_combout )

	.dataa(gnd),
	.datab(\d0|ncounter|clock60hz|Add0~52_combout ),
	.datac(\d0|ncounter|Equal4~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|q~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q~15 .lut_mask = 16'h0C0C;
defparam \d0|ncounter|clock60hz|q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N31
dffeas \d0|ncounter|clock60hz|q[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[26] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N26
cycloneive_lcell_comb \d0|ncounter|clock60hz|Add0~54 (
// Equation(s):
// \d0|ncounter|clock60hz|Add0~54_combout  = \d0|ncounter|clock60hz|Add0~53  $ (!\d0|ncounter|clock60hz|q [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|ncounter|clock60hz|q [27]),
	.cin(\d0|ncounter|clock60hz|Add0~53 ),
	.combout(\d0|ncounter|clock60hz|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|Add0~54 .lut_mask = 16'hF00F;
defparam \d0|ncounter|clock60hz|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N26
cycloneive_lcell_comb \d0|ncounter|clock60hz|q~16 (
// Equation(s):
// \d0|ncounter|clock60hz|q~16_combout  = (!\d0|ncounter|Equal4~8_combout  & \d0|ncounter|clock60hz|Add0~54_combout )

	.dataa(\d0|ncounter|Equal4~8_combout ),
	.datab(gnd),
	.datac(\d0|ncounter|clock60hz|Add0~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|ncounter|clock60hz|q~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q~16 .lut_mask = 16'h5050;
defparam \d0|ncounter|clock60hz|q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N27
dffeas \d0|ncounter|clock60hz|q[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|clock60hz|q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|clock60hz|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|clock60hz|q[27] .is_wysiwyg = "true";
defparam \d0|ncounter|clock60hz|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N8
cycloneive_lcell_comb \d0|ncounter|Equal4~7 (
// Equation(s):
// \d0|ncounter|Equal4~7_combout  = (!\d0|ncounter|clock60hz|q [26] & (!\d0|ncounter|clock60hz|q [25] & (!\d0|ncounter|clock60hz|q [27] & !\d0|ncounter|clock60hz|q [24])))

	.dataa(\d0|ncounter|clock60hz|q [26]),
	.datab(\d0|ncounter|clock60hz|q [25]),
	.datac(\d0|ncounter|clock60hz|q [27]),
	.datad(\d0|ncounter|clock60hz|q [24]),
	.cin(gnd),
	.combout(\d0|ncounter|Equal4~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|Equal4~7 .lut_mask = 16'h0001;
defparam \d0|ncounter|Equal4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N2
cycloneive_lcell_comb \d0|ncounter|Equal4~3 (
// Equation(s):
// \d0|ncounter|Equal4~3_combout  = (!\d0|ncounter|clock60hz|q [14] & (!\d0|ncounter|clock60hz|q [15] & (!\d0|ncounter|clock60hz|q [13] & !\d0|ncounter|clock60hz|q [12])))

	.dataa(\d0|ncounter|clock60hz|q [14]),
	.datab(\d0|ncounter|clock60hz|q [15]),
	.datac(\d0|ncounter|clock60hz|q [13]),
	.datad(\d0|ncounter|clock60hz|q [12]),
	.cin(gnd),
	.combout(\d0|ncounter|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|Equal4~3 .lut_mask = 16'h0001;
defparam \d0|ncounter|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N18
cycloneive_lcell_comb \d0|ncounter|Equal4~0 (
// Equation(s):
// \d0|ncounter|Equal4~0_combout  = (!\d0|ncounter|clock60hz|q [2] & (!\d0|ncounter|clock60hz|q [3] & (!\d0|ncounter|clock60hz|q [0] & !\d0|ncounter|clock60hz|q [1])))

	.dataa(\d0|ncounter|clock60hz|q [2]),
	.datab(\d0|ncounter|clock60hz|q [3]),
	.datac(\d0|ncounter|clock60hz|q [0]),
	.datad(\d0|ncounter|clock60hz|q [1]),
	.cin(gnd),
	.combout(\d0|ncounter|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|Equal4~0 .lut_mask = 16'h0001;
defparam \d0|ncounter|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N0
cycloneive_lcell_comb \d0|ncounter|Equal4~2 (
// Equation(s):
// \d0|ncounter|Equal4~2_combout  = (!\d0|ncounter|clock60hz|q [11] & (!\d0|ncounter|clock60hz|q [10] & (!\d0|ncounter|clock60hz|q [9] & !\d0|ncounter|clock60hz|q [8])))

	.dataa(\d0|ncounter|clock60hz|q [11]),
	.datab(\d0|ncounter|clock60hz|q [10]),
	.datac(\d0|ncounter|clock60hz|q [9]),
	.datad(\d0|ncounter|clock60hz|q [8]),
	.cin(gnd),
	.combout(\d0|ncounter|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|Equal4~2 .lut_mask = 16'h0001;
defparam \d0|ncounter|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N12
cycloneive_lcell_comb \d0|ncounter|Equal4~1 (
// Equation(s):
// \d0|ncounter|Equal4~1_combout  = (!\d0|ncounter|clock60hz|q [4] & (!\d0|ncounter|clock60hz|q [7] & (!\d0|ncounter|clock60hz|q [6] & !\d0|ncounter|clock60hz|q [5])))

	.dataa(\d0|ncounter|clock60hz|q [4]),
	.datab(\d0|ncounter|clock60hz|q [7]),
	.datac(\d0|ncounter|clock60hz|q [6]),
	.datad(\d0|ncounter|clock60hz|q [5]),
	.cin(gnd),
	.combout(\d0|ncounter|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|Equal4~1 .lut_mask = 16'h0001;
defparam \d0|ncounter|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N28
cycloneive_lcell_comb \d0|ncounter|Equal4~4 (
// Equation(s):
// \d0|ncounter|Equal4~4_combout  = (\d0|ncounter|Equal4~3_combout  & (\d0|ncounter|Equal4~0_combout  & (\d0|ncounter|Equal4~2_combout  & \d0|ncounter|Equal4~1_combout )))

	.dataa(\d0|ncounter|Equal4~3_combout ),
	.datab(\d0|ncounter|Equal4~0_combout ),
	.datac(\d0|ncounter|Equal4~2_combout ),
	.datad(\d0|ncounter|Equal4~1_combout ),
	.cin(gnd),
	.combout(\d0|ncounter|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|Equal4~4 .lut_mask = 16'h8000;
defparam \d0|ncounter|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N18
cycloneive_lcell_comb \d0|ncounter|Equal4~8 (
// Equation(s):
// \d0|ncounter|Equal4~8_combout  = (\d0|ncounter|Equal4~6_combout  & (\d0|ncounter|Equal4~5_combout  & (\d0|ncounter|Equal4~7_combout  & \d0|ncounter|Equal4~4_combout )))

	.dataa(\d0|ncounter|Equal4~6_combout ),
	.datab(\d0|ncounter|Equal4~5_combout ),
	.datac(\d0|ncounter|Equal4~7_combout ),
	.datad(\d0|ncounter|Equal4~4_combout ),
	.cin(gnd),
	.combout(\d0|ncounter|Equal4~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|Equal4~8 .lut_mask = 16'h8000;
defparam \d0|ncounter|Equal4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N11
dffeas \d0|ncounter|outEnable (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|ncounter|Equal4~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|outEnable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|outEnable .is_wysiwyg = "true";
defparam \d0|ncounter|outEnable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N10
cycloneive_lcell_comb \d0|ncounter|modifiedcounter|q[0]~0 (
// Equation(s):
// \d0|ncounter|modifiedcounter|q[0]~0_combout  = \d0|ncounter|modifiedcounter|q [0] $ (\d0|ncounter|outEnable~q )

	.dataa(\d0|ncounter|modifiedcounter|q [0]),
	.datab(gnd),
	.datac(\d0|ncounter|outEnable~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|ncounter|modifiedcounter|q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|modifiedcounter|q[0]~0 .lut_mask = 16'h5A5A;
defparam \d0|ncounter|modifiedcounter|q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N24
cycloneive_lcell_comb \d0|ncounter|modifiedcounter|q[0]~feeder (
// Equation(s):
// \d0|ncounter|modifiedcounter|q[0]~feeder_combout  = \d0|ncounter|modifiedcounter|q[0]~0_combout 

	.dataa(gnd),
	.datab(\d0|ncounter|modifiedcounter|q[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|ncounter|modifiedcounter|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ncounter|modifiedcounter|q[0]~feeder .lut_mask = 16'hCCCC;
defparam \d0|ncounter|modifiedcounter|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N25
dffeas \d0|ncounter|modifiedcounter|q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|ncounter|modifiedcounter|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ncounter|modifiedcounter|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ncounter|modifiedcounter|q[0] .is_wysiwyg = "true";
defparam \d0|ncounter|modifiedcounter|q[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \d0|ncounter|modifiedcounter|q[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\d0|ncounter|modifiedcounter|q [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \d0|ncounter|modifiedcounter|q[0]~clkctrl .clock_type = "global clock";
defparam \d0|ncounter|modifiedcounter|q[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N14
cycloneive_lcell_comb \d0|ballpos|Add0~0 (
// Equation(s):
// \d0|ballpos|Add0~0_combout  = \d0|ballpos|value_x [0] $ (VCC)
// \d0|ballpos|Add0~1  = CARRY(\d0|ballpos|value_x [0])

	.dataa(gnd),
	.datab(\d0|ballpos|value_x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|ballpos|Add0~0_combout ),
	.cout(\d0|ballpos|Add0~1 ));
// synopsys translate_off
defparam \d0|ballpos|Add0~0 .lut_mask = 16'h33CC;
defparam \d0|ballpos|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y52_N8
cycloneive_lcell_comb \d0|ballpos|Add0~20 (
// Equation(s):
// \d0|ballpos|Add0~20_combout  = (\KEY[0]~input_o  & \d0|ballpos|Add0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\d0|ballpos|Add0~0_combout ),
	.cin(gnd),
	.combout(\d0|ballpos|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add0~20 .lut_mask = 16'hF000;
defparam \d0|ballpos|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y52_N9
dffeas \d0|ballpos|value_x[0] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_x[0] .is_wysiwyg = "true";
defparam \d0|ballpos|value_x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N16
cycloneive_lcell_comb \d0|ballpos|Add0~2 (
// Equation(s):
// \d0|ballpos|Add0~2_combout  = (\d0|bc|dir_x~q  & ((\d0|ballpos|value_x [1] & (!\d0|ballpos|Add0~1 )) # (!\d0|ballpos|value_x [1] & (\d0|ballpos|Add0~1  & VCC)))) # (!\d0|bc|dir_x~q  & ((\d0|ballpos|value_x [1] & ((\d0|ballpos|Add0~1 ) # (GND))) # 
// (!\d0|ballpos|value_x [1] & (!\d0|ballpos|Add0~1 ))))
// \d0|ballpos|Add0~3  = CARRY((\d0|bc|dir_x~q  & (\d0|ballpos|value_x [1] & !\d0|ballpos|Add0~1 )) # (!\d0|bc|dir_x~q  & ((\d0|ballpos|value_x [1]) # (!\d0|ballpos|Add0~1 ))))

	.dataa(\d0|bc|dir_x~q ),
	.datab(\d0|ballpos|value_x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ballpos|Add0~1 ),
	.combout(\d0|ballpos|Add0~2_combout ),
	.cout(\d0|ballpos|Add0~3 ));
// synopsys translate_off
defparam \d0|ballpos|Add0~2 .lut_mask = 16'h694D;
defparam \d0|ballpos|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N6
cycloneive_lcell_comb \d0|ballpos|Add0~19 (
// Equation(s):
// \d0|ballpos|Add0~19_combout  = (\KEY[0]~input_o  & !\d0|ballpos|Add0~2_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\d0|ballpos|Add0~2_combout ),
	.cin(gnd),
	.combout(\d0|ballpos|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add0~19 .lut_mask = 16'h00CC;
defparam \d0|ballpos|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y52_N7
dffeas \d0|ballpos|value_x[1] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_x[1] .is_wysiwyg = "true";
defparam \d0|ballpos|value_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N18
cycloneive_lcell_comb \d0|ballpos|Add0~4 (
// Equation(s):
// \d0|ballpos|Add0~4_combout  = ((\d0|ballpos|value_x [2] $ (\d0|bc|dir_x~q  $ (!\d0|ballpos|Add0~3 )))) # (GND)
// \d0|ballpos|Add0~5  = CARRY((\d0|ballpos|value_x [2] & ((\d0|bc|dir_x~q ) # (!\d0|ballpos|Add0~3 ))) # (!\d0|ballpos|value_x [2] & (\d0|bc|dir_x~q  & !\d0|ballpos|Add0~3 )))

	.dataa(\d0|ballpos|value_x [2]),
	.datab(\d0|bc|dir_x~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ballpos|Add0~3 ),
	.combout(\d0|ballpos|Add0~4_combout ),
	.cout(\d0|ballpos|Add0~5 ));
// synopsys translate_off
defparam \d0|ballpos|Add0~4 .lut_mask = 16'h698E;
defparam \d0|ballpos|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y52_N2
cycloneive_lcell_comb \d0|ballpos|Add0~18 (
// Equation(s):
// \d0|ballpos|Add0~18_combout  = (\KEY[0]~input_o  & \d0|ballpos|Add0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\d0|ballpos|Add0~4_combout ),
	.cin(gnd),
	.combout(\d0|ballpos|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add0~18 .lut_mask = 16'hF000;
defparam \d0|ballpos|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y52_N3
dffeas \d0|ballpos|value_x[2] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_x[2] .is_wysiwyg = "true";
defparam \d0|ballpos|value_x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N20
cycloneive_lcell_comb \d0|ballpos|Add0~6 (
// Equation(s):
// \d0|ballpos|Add0~6_combout  = (\d0|bc|dir_x~q  & ((\d0|ballpos|value_x [3] & (\d0|ballpos|Add0~5  & VCC)) # (!\d0|ballpos|value_x [3] & (!\d0|ballpos|Add0~5 )))) # (!\d0|bc|dir_x~q  & ((\d0|ballpos|value_x [3] & (!\d0|ballpos|Add0~5 )) # 
// (!\d0|ballpos|value_x [3] & ((\d0|ballpos|Add0~5 ) # (GND)))))
// \d0|ballpos|Add0~7  = CARRY((\d0|bc|dir_x~q  & (!\d0|ballpos|value_x [3] & !\d0|ballpos|Add0~5 )) # (!\d0|bc|dir_x~q  & ((!\d0|ballpos|Add0~5 ) # (!\d0|ballpos|value_x [3]))))

	.dataa(\d0|bc|dir_x~q ),
	.datab(\d0|ballpos|value_x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ballpos|Add0~5 ),
	.combout(\d0|ballpos|Add0~6_combout ),
	.cout(\d0|ballpos|Add0~7 ));
// synopsys translate_off
defparam \d0|ballpos|Add0~6 .lut_mask = 16'h9617;
defparam \d0|ballpos|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N28
cycloneive_lcell_comb \d0|ballpos|Add0~17 (
// Equation(s):
// \d0|ballpos|Add0~17_combout  = (\d0|ballpos|Add0~6_combout ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|ballpos|Add0~6_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\d0|ballpos|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add0~17 .lut_mask = 16'hF0FF;
defparam \d0|ballpos|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y52_N29
dffeas \d0|ballpos|value_x[3] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_x[3] .is_wysiwyg = "true";
defparam \d0|ballpos|value_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N22
cycloneive_lcell_comb \d0|ballpos|Add0~8 (
// Equation(s):
// \d0|ballpos|Add0~8_combout  = ((\d0|ballpos|value_x [4] $ (\d0|bc|dir_x~q  $ (!\d0|ballpos|Add0~7 )))) # (GND)
// \d0|ballpos|Add0~9  = CARRY((\d0|ballpos|value_x [4] & ((\d0|bc|dir_x~q ) # (!\d0|ballpos|Add0~7 ))) # (!\d0|ballpos|value_x [4] & (\d0|bc|dir_x~q  & !\d0|ballpos|Add0~7 )))

	.dataa(\d0|ballpos|value_x [4]),
	.datab(\d0|bc|dir_x~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ballpos|Add0~7 ),
	.combout(\d0|ballpos|Add0~8_combout ),
	.cout(\d0|ballpos|Add0~9 ));
// synopsys translate_off
defparam \d0|ballpos|Add0~8 .lut_mask = 16'h698E;
defparam \d0|ballpos|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N10
cycloneive_lcell_comb \d0|ballpos|Add0~16 (
// Equation(s):
// \d0|ballpos|Add0~16_combout  = (\d0|ballpos|Add0~8_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|ballpos|Add0~8_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\d0|ballpos|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add0~16 .lut_mask = 16'hF000;
defparam \d0|ballpos|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y52_N11
dffeas \d0|ballpos|value_x[4] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_x[4] .is_wysiwyg = "true";
defparam \d0|ballpos|value_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N24
cycloneive_lcell_comb \d0|ballpos|Add0~10 (
// Equation(s):
// \d0|ballpos|Add0~10_combout  = (\d0|ballpos|value_x [5] & ((\d0|bc|dir_x~q  & (\d0|ballpos|Add0~9  & VCC)) # (!\d0|bc|dir_x~q  & (!\d0|ballpos|Add0~9 )))) # (!\d0|ballpos|value_x [5] & ((\d0|bc|dir_x~q  & (!\d0|ballpos|Add0~9 )) # (!\d0|bc|dir_x~q  & 
// ((\d0|ballpos|Add0~9 ) # (GND)))))
// \d0|ballpos|Add0~11  = CARRY((\d0|ballpos|value_x [5] & (!\d0|bc|dir_x~q  & !\d0|ballpos|Add0~9 )) # (!\d0|ballpos|value_x [5] & ((!\d0|ballpos|Add0~9 ) # (!\d0|bc|dir_x~q ))))

	.dataa(\d0|ballpos|value_x [5]),
	.datab(\d0|bc|dir_x~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ballpos|Add0~9 ),
	.combout(\d0|ballpos|Add0~10_combout ),
	.cout(\d0|ballpos|Add0~11 ));
// synopsys translate_off
defparam \d0|ballpos|Add0~10 .lut_mask = 16'h9617;
defparam \d0|ballpos|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N2
cycloneive_lcell_comb \d0|ballpos|Add0~15 (
// Equation(s):
// \d0|ballpos|Add0~15_combout  = (\KEY[0]~input_o  & \d0|ballpos|Add0~10_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\d0|ballpos|Add0~10_combout ),
	.cin(gnd),
	.combout(\d0|ballpos|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add0~15 .lut_mask = 16'hCC00;
defparam \d0|ballpos|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y52_N3
dffeas \d0|ballpos|value_x[5] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_x[5] .is_wysiwyg = "true";
defparam \d0|ballpos|value_x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N26
cycloneive_lcell_comb \d0|ballpos|Add0~12 (
// Equation(s):
// \d0|ballpos|Add0~12_combout  = ((\d0|ballpos|value_x [6] $ (\d0|bc|dir_x~q  $ (!\d0|ballpos|Add0~11 )))) # (GND)
// \d0|ballpos|Add0~13  = CARRY((\d0|ballpos|value_x [6] & ((\d0|bc|dir_x~q ) # (!\d0|ballpos|Add0~11 ))) # (!\d0|ballpos|value_x [6] & (\d0|bc|dir_x~q  & !\d0|ballpos|Add0~11 )))

	.dataa(\d0|ballpos|value_x [6]),
	.datab(\d0|bc|dir_x~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ballpos|Add0~11 ),
	.combout(\d0|ballpos|Add0~12_combout ),
	.cout(\d0|ballpos|Add0~13 ));
// synopsys translate_off
defparam \d0|ballpos|Add0~12 .lut_mask = 16'h698E;
defparam \d0|ballpos|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y52_N4
cycloneive_lcell_comb \d0|ballpos|Add0~14 (
// Equation(s):
// \d0|ballpos|Add0~14_combout  = (\KEY[0]~input_o  & \d0|ballpos|Add0~12_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\d0|ballpos|Add0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|ballpos|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add0~14 .lut_mask = 16'hA0A0;
defparam \d0|ballpos|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y52_N5
dffeas \d0|ballpos|value_x[6] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_x[6] .is_wysiwyg = "true";
defparam \d0|ballpos|value_x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N28
cycloneive_lcell_comb \d0|ballpos|Add0~21 (
// Equation(s):
// \d0|ballpos|Add0~21_combout  = (\d0|ballpos|value_x [7] & ((\d0|bc|dir_x~q  & (\d0|ballpos|Add0~13  & VCC)) # (!\d0|bc|dir_x~q  & (!\d0|ballpos|Add0~13 )))) # (!\d0|ballpos|value_x [7] & ((\d0|bc|dir_x~q  & (!\d0|ballpos|Add0~13 )) # (!\d0|bc|dir_x~q  & 
// ((\d0|ballpos|Add0~13 ) # (GND)))))
// \d0|ballpos|Add0~22  = CARRY((\d0|ballpos|value_x [7] & (!\d0|bc|dir_x~q  & !\d0|ballpos|Add0~13 )) # (!\d0|ballpos|value_x [7] & ((!\d0|ballpos|Add0~13 ) # (!\d0|bc|dir_x~q ))))

	.dataa(\d0|ballpos|value_x [7]),
	.datab(\d0|bc|dir_x~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ballpos|Add0~13 ),
	.combout(\d0|ballpos|Add0~21_combout ),
	.cout(\d0|ballpos|Add0~22 ));
// synopsys translate_off
defparam \d0|ballpos|Add0~21 .lut_mask = 16'h9617;
defparam \d0|ballpos|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N2
cycloneive_lcell_comb \d0|ballpos|Add0~23 (
// Equation(s):
// \d0|ballpos|Add0~23_combout  = (\KEY[0]~input_o  & \d0|ballpos|Add0~21_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\d0|ballpos|Add0~21_combout ),
	.cin(gnd),
	.combout(\d0|ballpos|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add0~23 .lut_mask = 16'hCC00;
defparam \d0|ballpos|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y52_N3
dffeas \d0|ballpos|value_x[7] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_x[7] .is_wysiwyg = "true";
defparam \d0|ballpos|value_x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N8
cycloneive_lcell_comb \d0|bc|LessThan3~1 (
// Equation(s):
// \d0|bc|LessThan3~1_combout  = ((!\d0|ballpos|value_x [4]) # (!\d0|ballpos|value_x [6])) # (!\d0|ballpos|value_x [5])

	.dataa(gnd),
	.datab(\d0|ballpos|value_x [5]),
	.datac(\d0|ballpos|value_x [6]),
	.datad(\d0|ballpos|value_x [4]),
	.cin(gnd),
	.combout(\d0|bc|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|bc|LessThan3~1 .lut_mask = 16'h3FFF;
defparam \d0|bc|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N10
cycloneive_lcell_comb \d0|bc|LessThan3~0 (
// Equation(s):
// \d0|bc|LessThan3~0_combout  = (!\d0|ballpos|value_x [3] & (!\d0|ballpos|value_x [2] & ((\d0|ballpos|value_x [1]) # (!\d0|ballpos|value_x [0]))))

	.dataa(\d0|ballpos|value_x [1]),
	.datab(\d0|ballpos|value_x [3]),
	.datac(\d0|ballpos|value_x [0]),
	.datad(\d0|ballpos|value_x [2]),
	.cin(gnd),
	.combout(\d0|bc|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|bc|LessThan3~0 .lut_mask = 16'h0023;
defparam \d0|bc|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N30
cycloneive_lcell_comb \d0|bc|dir_x~0 (
// Equation(s):
// \d0|bc|dir_x~0_combout  = (!\d0|ballpos|value_x [7] & (!\d0|ballpos|value_x [8] & ((\d0|bc|LessThan3~1_combout ) # (\d0|bc|LessThan3~0_combout ))))

	.dataa(\d0|ballpos|value_x [7]),
	.datab(\d0|ballpos|value_x [8]),
	.datac(\d0|bc|LessThan3~1_combout ),
	.datad(\d0|bc|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\d0|bc|dir_x~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|bc|dir_x~0 .lut_mask = 16'h1110;
defparam \d0|bc|dir_x~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N12
cycloneive_lcell_comb \d0|bc|dir_x~1 (
// Equation(s):
// \d0|bc|dir_x~1_combout  = ((\d0|bc|dir_x~q ) # ((!\d0|bc|oob~q  & !\d0|bc|dir_x~0_combout ))) # (!\KEY[0]~input_o )

	.dataa(\d0|bc|oob~q ),
	.datab(\KEY[0]~input_o ),
	.datac(\d0|bc|dir_x~q ),
	.datad(\d0|bc|dir_x~0_combout ),
	.cin(gnd),
	.combout(\d0|bc|dir_x~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|bc|dir_x~1 .lut_mask = 16'hF3F7;
defparam \d0|bc|dir_x~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y52_N13
dffeas \d0|bc|dir_x (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|bc|dir_x~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|bc|dir_x~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|bc|dir_x .is_wysiwyg = "true";
defparam \d0|bc|dir_x .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N30
cycloneive_lcell_comb \d0|ballpos|Add0~24 (
// Equation(s):
// \d0|ballpos|Add0~24_combout  = \d0|bc|dir_x~q  $ (\d0|ballpos|Add0~22  $ (!\d0|ballpos|value_x [8]))

	.dataa(gnd),
	.datab(\d0|bc|dir_x~q ),
	.datac(gnd),
	.datad(\d0|ballpos|value_x [8]),
	.cin(\d0|ballpos|Add0~22 ),
	.combout(\d0|ballpos|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add0~24 .lut_mask = 16'h3CC3;
defparam \d0|ballpos|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N8
cycloneive_lcell_comb \d0|ballpos|Add0~26 (
// Equation(s):
// \d0|ballpos|Add0~26_combout  = (\d0|ballpos|Add0~24_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|ballpos|Add0~24_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\d0|ballpos|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add0~26 .lut_mask = 16'hF000;
defparam \d0|ballpos|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y52_N9
dffeas \d0|ballpos|value_x[8] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_x[8] .is_wysiwyg = "true";
defparam \d0|ballpos|value_x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N6
cycloneive_lcell_comb \d0|bc|LessThan0~0 (
// Equation(s):
// \d0|bc|LessThan0~0_combout  = (!\d0|ballpos|value_x [8] & (!\d0|ballpos|value_x [7] & (!\d0|ballpos|value_x [2] & !\d0|ballpos|value_x [3])))

	.dataa(\d0|ballpos|value_x [8]),
	.datab(\d0|ballpos|value_x [7]),
	.datac(\d0|ballpos|value_x [2]),
	.datad(\d0|ballpos|value_x [3]),
	.cin(gnd),
	.combout(\d0|bc|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|bc|LessThan0~0 .lut_mask = 16'h0001;
defparam \d0|bc|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N4
cycloneive_lcell_comb \d0|bc|LessThan0~1 (
// Equation(s):
// \d0|bc|LessThan0~1_combout  = (!\d0|ballpos|value_x [4] & (!\d0|ballpos|value_x [5] & (\d0|ballpos|value_x [1] & !\d0|ballpos|value_x [6])))

	.dataa(\d0|ballpos|value_x [4]),
	.datab(\d0|ballpos|value_x [5]),
	.datac(\d0|ballpos|value_x [1]),
	.datad(\d0|ballpos|value_x [6]),
	.cin(gnd),
	.combout(\d0|bc|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|bc|LessThan0~1 .lut_mask = 16'h0010;
defparam \d0|bc|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N22
cycloneive_lcell_comb \d0|bc|oob~0 (
// Equation(s):
// \d0|bc|oob~0_combout  = (\d0|bc|oob~q ) # ((\d0|bc|LessThan0~0_combout  & \d0|bc|LessThan0~1_combout ))

	.dataa(gnd),
	.datab(\d0|bc|LessThan0~0_combout ),
	.datac(\d0|bc|oob~q ),
	.datad(\d0|bc|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\d0|bc|oob~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|bc|oob~0 .lut_mask = 16'hFCF0;
defparam \d0|bc|oob~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y52_N23
dffeas \d0|bc|oob (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|bc|oob~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|bc|oob~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|bc|oob .is_wysiwyg = "true";
defparam \d0|bc|oob .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N6
cycloneive_lcell_comb \d0|ballpos|Add2~0 (
// Equation(s):
// \d0|ballpos|Add2~0_combout  = \d0|ballpos|value_y [0] $ (VCC)
// \d0|ballpos|Add2~1  = CARRY(\d0|ballpos|value_y [0])

	.dataa(\d0|ballpos|value_y [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|ballpos|Add2~0_combout ),
	.cout(\d0|ballpos|Add2~1 ));
// synopsys translate_off
defparam \d0|ballpos|Add2~0 .lut_mask = 16'h55AA;
defparam \d0|ballpos|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N6
cycloneive_lcell_comb \d0|ballpos|Add2~20 (
// Equation(s):
// \d0|ballpos|Add2~20_combout  = (\d0|ballpos|Add2~0_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|ballpos|Add2~0_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\d0|ballpos|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add2~20 .lut_mask = 16'hF000;
defparam \d0|ballpos|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y52_N7
dffeas \d0|ballpos|value_y[0] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_y[0] .is_wysiwyg = "true";
defparam \d0|ballpos|value_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N8
cycloneive_lcell_comb \d0|ballpos|Add2~2 (
// Equation(s):
// \d0|ballpos|Add2~2_combout  = (\d0|bc|dir_y~q  & ((\d0|ballpos|value_y [1] & (\d0|ballpos|Add2~1  & VCC)) # (!\d0|ballpos|value_y [1] & (!\d0|ballpos|Add2~1 )))) # (!\d0|bc|dir_y~q  & ((\d0|ballpos|value_y [1] & (!\d0|ballpos|Add2~1 )) # 
// (!\d0|ballpos|value_y [1] & ((\d0|ballpos|Add2~1 ) # (GND)))))
// \d0|ballpos|Add2~3  = CARRY((\d0|bc|dir_y~q  & (!\d0|ballpos|value_y [1] & !\d0|ballpos|Add2~1 )) # (!\d0|bc|dir_y~q  & ((!\d0|ballpos|Add2~1 ) # (!\d0|ballpos|value_y [1]))))

	.dataa(\d0|bc|dir_y~q ),
	.datab(\d0|ballpos|value_y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ballpos|Add2~1 ),
	.combout(\d0|ballpos|Add2~2_combout ),
	.cout(\d0|ballpos|Add2~3 ));
// synopsys translate_off
defparam \d0|ballpos|Add2~2 .lut_mask = 16'h9617;
defparam \d0|ballpos|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N8
cycloneive_lcell_comb \d0|ballpos|Add2~19 (
// Equation(s):
// \d0|ballpos|Add2~19_combout  = (\KEY[0]~input_o  & \d0|ballpos|Add2~2_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\d0|ballpos|Add2~2_combout ),
	.cin(gnd),
	.combout(\d0|ballpos|Add2~19_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add2~19 .lut_mask = 16'hCC00;
defparam \d0|ballpos|Add2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y52_N9
dffeas \d0|ballpos|value_y[1] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add2~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_y[1] .is_wysiwyg = "true";
defparam \d0|ballpos|value_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N10
cycloneive_lcell_comb \d0|ballpos|Add2~4 (
// Equation(s):
// \d0|ballpos|Add2~4_combout  = ((\d0|bc|dir_y~q  $ (\d0|ballpos|value_y [2] $ (\d0|ballpos|Add2~3 )))) # (GND)
// \d0|ballpos|Add2~5  = CARRY((\d0|bc|dir_y~q  & ((!\d0|ballpos|Add2~3 ) # (!\d0|ballpos|value_y [2]))) # (!\d0|bc|dir_y~q  & (!\d0|ballpos|value_y [2] & !\d0|ballpos|Add2~3 )))

	.dataa(\d0|bc|dir_y~q ),
	.datab(\d0|ballpos|value_y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ballpos|Add2~3 ),
	.combout(\d0|ballpos|Add2~4_combout ),
	.cout(\d0|ballpos|Add2~5 ));
// synopsys translate_off
defparam \d0|ballpos|Add2~4 .lut_mask = 16'h962B;
defparam \d0|ballpos|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y52_N22
cycloneive_lcell_comb \d0|ballpos|Add2~18 (
// Equation(s):
// \d0|ballpos|Add2~18_combout  = (!\d0|ballpos|Add2~4_combout ) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\d0|ballpos|Add2~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|ballpos|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add2~18 .lut_mask = 16'h5F5F;
defparam \d0|ballpos|Add2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y52_N23
dffeas \d0|ballpos|value_y[2] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_y[2] .is_wysiwyg = "true";
defparam \d0|ballpos|value_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N12
cycloneive_lcell_comb \d0|ballpos|Add2~6 (
// Equation(s):
// \d0|ballpos|Add2~6_combout  = (\d0|ballpos|value_y [3] & ((\d0|bc|dir_y~q  & (\d0|ballpos|Add2~5  & VCC)) # (!\d0|bc|dir_y~q  & (!\d0|ballpos|Add2~5 )))) # (!\d0|ballpos|value_y [3] & ((\d0|bc|dir_y~q  & (!\d0|ballpos|Add2~5 )) # (!\d0|bc|dir_y~q  & 
// ((\d0|ballpos|Add2~5 ) # (GND)))))
// \d0|ballpos|Add2~7  = CARRY((\d0|ballpos|value_y [3] & (!\d0|bc|dir_y~q  & !\d0|ballpos|Add2~5 )) # (!\d0|ballpos|value_y [3] & ((!\d0|ballpos|Add2~5 ) # (!\d0|bc|dir_y~q ))))

	.dataa(\d0|ballpos|value_y [3]),
	.datab(\d0|bc|dir_y~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ballpos|Add2~5 ),
	.combout(\d0|ballpos|Add2~6_combout ),
	.cout(\d0|ballpos|Add2~7 ));
// synopsys translate_off
defparam \d0|ballpos|Add2~6 .lut_mask = 16'h9617;
defparam \d0|ballpos|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y52_N12
cycloneive_lcell_comb \d0|ballpos|Add2~17 (
// Equation(s):
// \d0|ballpos|Add2~17_combout  = (\KEY[0]~input_o  & \d0|ballpos|Add2~6_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\d0|ballpos|Add2~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|ballpos|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add2~17 .lut_mask = 16'hA0A0;
defparam \d0|ballpos|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y52_N13
dffeas \d0|ballpos|value_y[3] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add2~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_y[3] .is_wysiwyg = "true";
defparam \d0|ballpos|value_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N14
cycloneive_lcell_comb \d0|ballpos|Add2~8 (
// Equation(s):
// \d0|ballpos|Add2~8_combout  = ((\d0|bc|dir_y~q  $ (\d0|ballpos|value_y [4] $ (\d0|ballpos|Add2~7 )))) # (GND)
// \d0|ballpos|Add2~9  = CARRY((\d0|bc|dir_y~q  & ((!\d0|ballpos|Add2~7 ) # (!\d0|ballpos|value_y [4]))) # (!\d0|bc|dir_y~q  & (!\d0|ballpos|value_y [4] & !\d0|ballpos|Add2~7 )))

	.dataa(\d0|bc|dir_y~q ),
	.datab(\d0|ballpos|value_y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ballpos|Add2~7 ),
	.combout(\d0|ballpos|Add2~8_combout ),
	.cout(\d0|ballpos|Add2~9 ));
// synopsys translate_off
defparam \d0|ballpos|Add2~8 .lut_mask = 16'h962B;
defparam \d0|ballpos|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y52_N6
cycloneive_lcell_comb \d0|ballpos|Add2~16 (
// Equation(s):
// \d0|ballpos|Add2~16_combout  = (\KEY[0]~input_o  & !\d0|ballpos|Add2~8_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\d0|ballpos|Add2~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|ballpos|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add2~16 .lut_mask = 16'h0A0A;
defparam \d0|ballpos|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y52_N7
dffeas \d0|ballpos|value_y[4] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_y[4] .is_wysiwyg = "true";
defparam \d0|ballpos|value_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N16
cycloneive_lcell_comb \d0|ballpos|Add2~10 (
// Equation(s):
// \d0|ballpos|Add2~10_combout  = (\d0|bc|dir_y~q  & ((\d0|ballpos|value_y [5] & (!\d0|ballpos|Add2~9 )) # (!\d0|ballpos|value_y [5] & (\d0|ballpos|Add2~9  & VCC)))) # (!\d0|bc|dir_y~q  & ((\d0|ballpos|value_y [5] & ((\d0|ballpos|Add2~9 ) # (GND))) # 
// (!\d0|ballpos|value_y [5] & (!\d0|ballpos|Add2~9 ))))
// \d0|ballpos|Add2~11  = CARRY((\d0|bc|dir_y~q  & (\d0|ballpos|value_y [5] & !\d0|ballpos|Add2~9 )) # (!\d0|bc|dir_y~q  & ((\d0|ballpos|value_y [5]) # (!\d0|ballpos|Add2~9 ))))

	.dataa(\d0|bc|dir_y~q ),
	.datab(\d0|ballpos|value_y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ballpos|Add2~9 ),
	.combout(\d0|ballpos|Add2~10_combout ),
	.cout(\d0|ballpos|Add2~11 ));
// synopsys translate_off
defparam \d0|ballpos|Add2~10 .lut_mask = 16'h694D;
defparam \d0|ballpos|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y52_N28
cycloneive_lcell_comb \d0|ballpos|Add2~15 (
// Equation(s):
// \d0|ballpos|Add2~15_combout  = (!\d0|ballpos|Add2~10_combout ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\d0|ballpos|Add2~10_combout ),
	.cin(gnd),
	.combout(\d0|ballpos|Add2~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add2~15 .lut_mask = 16'h0FFF;
defparam \d0|ballpos|Add2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y52_N29
dffeas \d0|ballpos|value_y[5] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add2~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_y[5] .is_wysiwyg = "true";
defparam \d0|ballpos|value_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N18
cycloneive_lcell_comb \d0|ballpos|Add2~12 (
// Equation(s):
// \d0|ballpos|Add2~12_combout  = ((\d0|bc|dir_y~q  $ (\d0|ballpos|value_y [6] $ (\d0|ballpos|Add2~11 )))) # (GND)
// \d0|ballpos|Add2~13  = CARRY((\d0|bc|dir_y~q  & ((!\d0|ballpos|Add2~11 ) # (!\d0|ballpos|value_y [6]))) # (!\d0|bc|dir_y~q  & (!\d0|ballpos|value_y [6] & !\d0|ballpos|Add2~11 )))

	.dataa(\d0|bc|dir_y~q ),
	.datab(\d0|ballpos|value_y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ballpos|Add2~11 ),
	.combout(\d0|ballpos|Add2~12_combout ),
	.cout(\d0|ballpos|Add2~13 ));
// synopsys translate_off
defparam \d0|ballpos|Add2~12 .lut_mask = 16'h962B;
defparam \d0|ballpos|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N20
cycloneive_lcell_comb \d0|ballpos|Add2~21 (
// Equation(s):
// \d0|ballpos|Add2~21_combout  = (\d0|bc|dir_y~q  & ((\d0|ballpos|value_y [7] & (\d0|ballpos|Add2~13  & VCC)) # (!\d0|ballpos|value_y [7] & (!\d0|ballpos|Add2~13 )))) # (!\d0|bc|dir_y~q  & ((\d0|ballpos|value_y [7] & (!\d0|ballpos|Add2~13 )) # 
// (!\d0|ballpos|value_y [7] & ((\d0|ballpos|Add2~13 ) # (GND)))))
// \d0|ballpos|Add2~22  = CARRY((\d0|bc|dir_y~q  & (!\d0|ballpos|value_y [7] & !\d0|ballpos|Add2~13 )) # (!\d0|bc|dir_y~q  & ((!\d0|ballpos|Add2~13 ) # (!\d0|ballpos|value_y [7]))))

	.dataa(\d0|bc|dir_y~q ),
	.datab(\d0|ballpos|value_y [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ballpos|Add2~13 ),
	.combout(\d0|ballpos|Add2~21_combout ),
	.cout(\d0|ballpos|Add2~22 ));
// synopsys translate_off
defparam \d0|ballpos|Add2~21 .lut_mask = 16'h9617;
defparam \d0|ballpos|Add2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N4
cycloneive_lcell_comb \d0|ballpos|Add2~23 (
// Equation(s):
// \d0|ballpos|Add2~23_combout  = (\KEY[0]~input_o  & \d0|ballpos|Add2~21_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\d0|ballpos|Add2~21_combout ),
	.cin(gnd),
	.combout(\d0|ballpos|Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add2~23 .lut_mask = 16'hCC00;
defparam \d0|ballpos|Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y52_N5
dffeas \d0|ballpos|value_y[7] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_y[7] .is_wysiwyg = "true";
defparam \d0|ballpos|value_y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N22
cycloneive_lcell_comb \d0|ballpos|Add2~24 (
// Equation(s):
// \d0|ballpos|Add2~24_combout  = \d0|bc|dir_y~q  $ (\d0|ballpos|Add2~22  $ (!\d0|ballpos|value_y [8]))

	.dataa(\d0|bc|dir_y~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|ballpos|value_y [8]),
	.cin(\d0|ballpos|Add2~22 ),
	.combout(\d0|ballpos|Add2~24_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add2~24 .lut_mask = 16'h5AA5;
defparam \d0|ballpos|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N0
cycloneive_lcell_comb \d0|ballpos|Add2~26 (
// Equation(s):
// \d0|ballpos|Add2~26_combout  = (\d0|ballpos|Add2~24_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|ballpos|Add2~24_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\d0|ballpos|Add2~26_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add2~26 .lut_mask = 16'hF000;
defparam \d0|ballpos|Add2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y52_N1
dffeas \d0|ballpos|value_y[8] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add2~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_y[8] .is_wysiwyg = "true";
defparam \d0|ballpos|value_y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N26
cycloneive_lcell_comb \d0|bc|dir_y~0 (
// Equation(s):
// \d0|bc|dir_y~0_combout  = (\d0|ballpos|value_y [6] & (((!\d0|ballpos|value_y [3] & \d0|ballpos|value_y [2])) # (!\d0|bc|dir_y~q ))) # (!\d0|ballpos|value_y [6] & (!\d0|ballpos|value_y [3] & (!\d0|bc|dir_y~q  & \d0|ballpos|value_y [2])))

	.dataa(\d0|ballpos|value_y [3]),
	.datab(\d0|ballpos|value_y [6]),
	.datac(\d0|bc|dir_y~q ),
	.datad(\d0|ballpos|value_y [2]),
	.cin(gnd),
	.combout(\d0|bc|dir_y~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|bc|dir_y~0 .lut_mask = 16'h4D0C;
defparam \d0|bc|dir_y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N24
cycloneive_lcell_comb \d0|bc|dir_y~1 (
// Equation(s):
// \d0|bc|dir_y~1_combout  = (\d0|bc|dir_y~q  & (\d0|ballpos|value_y [4] & (\d0|bc|dir_y~0_combout  & \d0|ballpos|value_y [5]))) # (!\d0|bc|dir_y~q  & ((\d0|ballpos|value_y [4]) # ((\d0|bc|dir_y~0_combout ) # (\d0|ballpos|value_y [5]))))

	.dataa(\d0|bc|dir_y~q ),
	.datab(\d0|ballpos|value_y [4]),
	.datac(\d0|bc|dir_y~0_combout ),
	.datad(\d0|ballpos|value_y [5]),
	.cin(gnd),
	.combout(\d0|bc|dir_y~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|bc|dir_y~1 .lut_mask = 16'hD554;
defparam \d0|bc|dir_y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N2
cycloneive_lcell_comb \d0|bc|dir_y~2 (
// Equation(s):
// \d0|bc|dir_y~2_combout  = (!\d0|ballpos|value_y [8] & (!\d0|ballpos|value_y [7] & \d0|bc|dir_y~1_combout ))

	.dataa(gnd),
	.datab(\d0|ballpos|value_y [8]),
	.datac(\d0|ballpos|value_y [7]),
	.datad(\d0|bc|dir_y~1_combout ),
	.cin(gnd),
	.combout(\d0|bc|dir_y~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|bc|dir_y~2 .lut_mask = 16'h0300;
defparam \d0|bc|dir_y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N30
cycloneive_lcell_comb \d0|bc|dir_y~3 (
// Equation(s):
// \d0|bc|dir_y~3_combout  = (\KEY[0]~input_o  & ((\d0|bc|oob~q  & (\d0|bc|dir_y~q )) # (!\d0|bc|oob~q  & ((!\d0|bc|dir_y~2_combout )))))

	.dataa(\d0|bc|oob~q ),
	.datab(\KEY[0]~input_o ),
	.datac(\d0|bc|dir_y~q ),
	.datad(\d0|bc|dir_y~2_combout ),
	.cin(gnd),
	.combout(\d0|bc|dir_y~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|bc|dir_y~3 .lut_mask = 16'h80C4;
defparam \d0|bc|dir_y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y52_N31
dffeas \d0|bc|dir_y (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|bc|dir_y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|bc|dir_y~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|bc|dir_y .is_wysiwyg = "true";
defparam \d0|bc|dir_y .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y52_N28
cycloneive_lcell_comb \d0|ballpos|Add2~14 (
// Equation(s):
// \d0|ballpos|Add2~14_combout  = (\KEY[0]~input_o  & !\d0|ballpos|Add2~12_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\d0|ballpos|Add2~12_combout ),
	.cin(gnd),
	.combout(\d0|ballpos|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ballpos|Add2~14 .lut_mask = 16'h00CC;
defparam \d0|ballpos|Add2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y52_N29
dffeas \d0|ballpos|value_y[6] (
	.clk(\d0|ncounter|modifiedcounter|q[0]~clkctrl_outclk ),
	.d(\d0|ballpos|Add2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|ballpos|value_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|ballpos|value_y[6] .is_wysiwyg = "true";
defparam \d0|ballpos|value_y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y52_N16
cycloneive_lcell_comb \d0|white|y_in~0 (
// Equation(s):
// \d0|white|y_in~0_combout  = (!\d0|ballpos|value_y [6] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\d0|ballpos|value_y [6]),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|white|y_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|y_in~0 .lut_mask = 16'h3030;
defparam \d0|white|y_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y52_N17
dffeas \d0|white|y_in[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|y_in~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|y_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|y_in[6] .is_wysiwyg = "true";
defparam \d0|white|y_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y52_N30
cycloneive_lcell_comb \d0|white|y_in~1 (
// Equation(s):
// \d0|white|y_in~1_combout  = (\KEY[0]~input_o  & !\d0|ballpos|value_y [5])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\d0|ballpos|value_y [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|white|y_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|y_in~1 .lut_mask = 16'h0A0A;
defparam \d0|white|y_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y52_N31
dffeas \d0|white|y_in[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|y_in~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|y_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|y_in[5] .is_wysiwyg = "true";
defparam \d0|white|y_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y52_N20
cycloneive_lcell_comb \d0|white|y_in~2 (
// Equation(s):
// \d0|white|y_in~2_combout  = (\KEY[0]~input_o  & !\d0|ballpos|value_y [4])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\d0|ballpos|value_y [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|white|y_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|y_in~2 .lut_mask = 16'h0A0A;
defparam \d0|white|y_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y52_N21
dffeas \d0|white|y_in[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|y_in~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|y_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|y_in[4] .is_wysiwyg = "true";
defparam \d0|white|y_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y52_N14
cycloneive_lcell_comb \d0|white|y_in~3 (
// Equation(s):
// \d0|white|y_in~3_combout  = (\d0|ballpos|value_y [3] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\d0|ballpos|value_y [3]),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|white|y_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|y_in~3 .lut_mask = 16'hC0C0;
defparam \d0|white|y_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y52_N15
dffeas \d0|white|y_in[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|y_in~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|y_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|y_in[3] .is_wysiwyg = "true";
defparam \d0|white|y_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y52_N0
cycloneive_lcell_comb \d0|white|y_in~4 (
// Equation(s):
// \d0|white|y_in~4_combout  = (\KEY[0]~input_o  & !\d0|ballpos|value_y [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\d0|ballpos|value_y [2]),
	.cin(gnd),
	.combout(\d0|white|y_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|y_in~4 .lut_mask = 16'h00F0;
defparam \d0|white|y_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y52_N1
dffeas \d0|white|y_in[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|y_in~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|y_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|y_in[2] .is_wysiwyg = "true";
defparam \d0|white|y_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N4
cycloneive_lcell_comb \d0|white|y_in~5 (
// Equation(s):
// \d0|white|y_in~5_combout  = (\KEY[0]~input_o  & \d0|ballpos|value_y [1])

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\d0|ballpos|value_y [1]),
	.cin(gnd),
	.combout(\d0|white|y_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|y_in~5 .lut_mask = 16'hCC00;
defparam \d0|white|y_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y52_N5
dffeas \d0|white|y_in[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|y_in~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|y_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|y_in[1] .is_wysiwyg = "true";
defparam \d0|white|y_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N0
cycloneive_lcell_comb \d0|white|vga_out~0 (
// Equation(s):
// \d0|white|vga_out~0_combout  = (\d0|white|counter [0]) # ((\d0|white|counter [3]) # ((\d0|white|counter [2]) # (\d0|white|counter [1])))

	.dataa(\d0|white|counter [0]),
	.datab(\d0|white|counter [3]),
	.datac(\d0|white|counter [2]),
	.datad(\d0|white|counter [1]),
	.cin(gnd),
	.combout(\d0|white|vga_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|vga_out~0 .lut_mask = 16'hFFFE;
defparam \d0|white|vga_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N24
cycloneive_lcell_comb \d0|white|vga_out~1 (
// Equation(s):
// \d0|white|vga_out~1_combout  = ((\d0|white|vga_out~0_combout  & \d0|white|vga_out~q )) # (!\d0|bc|oob~q )

	.dataa(gnd),
	.datab(\d0|white|vga_out~0_combout ),
	.datac(\d0|white|vga_out~q ),
	.datad(\d0|bc|oob~q ),
	.cin(gnd),
	.combout(\d0|white|vga_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|vga_out~1 .lut_mask = 16'hC0FF;
defparam \d0|white|vga_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y52_N25
dffeas \d0|white|vga_out (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|vga_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|vga_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|vga_out .is_wysiwyg = "true";
defparam \d0|white|vga_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N10
cycloneive_lcell_comb \d0|white|counter[0]~4 (
// Equation(s):
// \d0|white|counter[0]~4_combout  = (\d0|white|counter [0] & (\d0|white|vga_out~q  $ (VCC))) # (!\d0|white|counter [0] & (\d0|white|vga_out~q  & VCC))
// \d0|white|counter[0]~5  = CARRY((\d0|white|counter [0] & \d0|white|vga_out~q ))

	.dataa(\d0|white|counter [0]),
	.datab(\d0|white|vga_out~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|white|counter[0]~4_combout ),
	.cout(\d0|white|counter[0]~5 ));
// synopsys translate_off
defparam \d0|white|counter[0]~4 .lut_mask = 16'h6688;
defparam \d0|white|counter[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y52_N11
dffeas \d0|white|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|counter[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|counter[0] .is_wysiwyg = "true";
defparam \d0|white|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N12
cycloneive_lcell_comb \d0|white|counter[1]~6 (
// Equation(s):
// \d0|white|counter[1]~6_combout  = (\d0|white|counter [1] & (!\d0|white|counter[0]~5 )) # (!\d0|white|counter [1] & ((\d0|white|counter[0]~5 ) # (GND)))
// \d0|white|counter[1]~7  = CARRY((!\d0|white|counter[0]~5 ) # (!\d0|white|counter [1]))

	.dataa(\d0|white|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|white|counter[0]~5 ),
	.combout(\d0|white|counter[1]~6_combout ),
	.cout(\d0|white|counter[1]~7 ));
// synopsys translate_off
defparam \d0|white|counter[1]~6 .lut_mask = 16'h5A5F;
defparam \d0|white|counter[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y52_N13
dffeas \d0|white|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|counter[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|counter[1] .is_wysiwyg = "true";
defparam \d0|white|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N14
cycloneive_lcell_comb \d0|white|counter[2]~8 (
// Equation(s):
// \d0|white|counter[2]~8_combout  = (\d0|white|counter [2] & (\d0|white|counter[1]~7  $ (GND))) # (!\d0|white|counter [2] & (!\d0|white|counter[1]~7  & VCC))
// \d0|white|counter[2]~9  = CARRY((\d0|white|counter [2] & !\d0|white|counter[1]~7 ))

	.dataa(gnd),
	.datab(\d0|white|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|white|counter[1]~7 ),
	.combout(\d0|white|counter[2]~8_combout ),
	.cout(\d0|white|counter[2]~9 ));
// synopsys translate_off
defparam \d0|white|counter[2]~8 .lut_mask = 16'hC30C;
defparam \d0|white|counter[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y52_N15
dffeas \d0|white|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|counter[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|counter[2] .is_wysiwyg = "true";
defparam \d0|white|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N16
cycloneive_lcell_comb \d0|white|counter[3]~10 (
// Equation(s):
// \d0|white|counter[3]~10_combout  = \d0|white|counter [3] $ (\d0|white|counter[2]~9 )

	.dataa(gnd),
	.datab(\d0|white|counter [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\d0|white|counter[2]~9 ),
	.combout(\d0|white|counter[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|counter[3]~10 .lut_mask = 16'h3C3C;
defparam \d0|white|counter[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y52_N17
dffeas \d0|white|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|counter[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|counter[3] .is_wysiwyg = "true";
defparam \d0|white|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N2
cycloneive_lcell_comb \d0|white|y_in~6 (
// Equation(s):
// \d0|white|y_in~6_combout  = (\d0|ballpos|value_y [0] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\d0|ballpos|value_y [0]),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\d0|white|y_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|y_in~6 .lut_mask = 16'hCC00;
defparam \d0|white|y_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y52_N3
dffeas \d0|white|y_in[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|y_in~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|y_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|y_in[0] .is_wysiwyg = "true";
defparam \d0|white|y_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N18
cycloneive_lcell_comb \d0|white|Add2~0 (
// Equation(s):
// \d0|white|Add2~0_combout  = (\d0|white|y_in [0] & (\d0|white|counter [2] $ (VCC))) # (!\d0|white|y_in [0] & (\d0|white|counter [2] & VCC))
// \d0|white|Add2~1  = CARRY((\d0|white|y_in [0] & \d0|white|counter [2]))

	.dataa(\d0|white|y_in [0]),
	.datab(\d0|white|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|white|Add2~0_combout ),
	.cout(\d0|white|Add2~1 ));
// synopsys translate_off
defparam \d0|white|Add2~0 .lut_mask = 16'h6688;
defparam \d0|white|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N20
cycloneive_lcell_comb \d0|white|Add2~2 (
// Equation(s):
// \d0|white|Add2~2_combout  = (\d0|white|y_in [1] & ((\d0|white|counter [3] & (\d0|white|Add2~1  & VCC)) # (!\d0|white|counter [3] & (!\d0|white|Add2~1 )))) # (!\d0|white|y_in [1] & ((\d0|white|counter [3] & (!\d0|white|Add2~1 )) # (!\d0|white|counter [3] & 
// ((\d0|white|Add2~1 ) # (GND)))))
// \d0|white|Add2~3  = CARRY((\d0|white|y_in [1] & (!\d0|white|counter [3] & !\d0|white|Add2~1 )) # (!\d0|white|y_in [1] & ((!\d0|white|Add2~1 ) # (!\d0|white|counter [3]))))

	.dataa(\d0|white|y_in [1]),
	.datab(\d0|white|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|white|Add2~1 ),
	.combout(\d0|white|Add2~2_combout ),
	.cout(\d0|white|Add2~3 ));
// synopsys translate_off
defparam \d0|white|Add2~2 .lut_mask = 16'h9617;
defparam \d0|white|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N22
cycloneive_lcell_comb \d0|white|Add2~4 (
// Equation(s):
// \d0|white|Add2~4_combout  = (\d0|white|y_in [2] & (\d0|white|Add2~3  $ (GND))) # (!\d0|white|y_in [2] & (!\d0|white|Add2~3  & VCC))
// \d0|white|Add2~5  = CARRY((\d0|white|y_in [2] & !\d0|white|Add2~3 ))

	.dataa(\d0|white|y_in [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|white|Add2~3 ),
	.combout(\d0|white|Add2~4_combout ),
	.cout(\d0|white|Add2~5 ));
// synopsys translate_off
defparam \d0|white|Add2~4 .lut_mask = 16'hA50A;
defparam \d0|white|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N24
cycloneive_lcell_comb \d0|white|Add2~6 (
// Equation(s):
// \d0|white|Add2~6_combout  = (\d0|white|y_in [3] & (!\d0|white|Add2~5 )) # (!\d0|white|y_in [3] & ((\d0|white|Add2~5 ) # (GND)))
// \d0|white|Add2~7  = CARRY((!\d0|white|Add2~5 ) # (!\d0|white|y_in [3]))

	.dataa(gnd),
	.datab(\d0|white|y_in [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|white|Add2~5 ),
	.combout(\d0|white|Add2~6_combout ),
	.cout(\d0|white|Add2~7 ));
// synopsys translate_off
defparam \d0|white|Add2~6 .lut_mask = 16'h3C3F;
defparam \d0|white|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N26
cycloneive_lcell_comb \d0|white|Add2~8 (
// Equation(s):
// \d0|white|Add2~8_combout  = (\d0|white|y_in [4] & (\d0|white|Add2~7  $ (GND))) # (!\d0|white|y_in [4] & (!\d0|white|Add2~7  & VCC))
// \d0|white|Add2~9  = CARRY((\d0|white|y_in [4] & !\d0|white|Add2~7 ))

	.dataa(\d0|white|y_in [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|white|Add2~7 ),
	.combout(\d0|white|Add2~8_combout ),
	.cout(\d0|white|Add2~9 ));
// synopsys translate_off
defparam \d0|white|Add2~8 .lut_mask = 16'hA50A;
defparam \d0|white|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N28
cycloneive_lcell_comb \d0|white|Add2~10 (
// Equation(s):
// \d0|white|Add2~10_combout  = (\d0|white|y_in [5] & (!\d0|white|Add2~9 )) # (!\d0|white|y_in [5] & ((\d0|white|Add2~9 ) # (GND)))
// \d0|white|Add2~11  = CARRY((!\d0|white|Add2~9 ) # (!\d0|white|y_in [5]))

	.dataa(\d0|white|y_in [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|white|Add2~9 ),
	.combout(\d0|white|Add2~10_combout ),
	.cout(\d0|white|Add2~11 ));
// synopsys translate_off
defparam \d0|white|Add2~10 .lut_mask = 16'h5A5F;
defparam \d0|white|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y52_N30
cycloneive_lcell_comb \d0|white|Add2~12 (
// Equation(s):
// \d0|white|Add2~12_combout  = \d0|white|Add2~11  $ (!\d0|white|y_in [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|white|y_in [6]),
	.cin(\d0|white|Add2~11 ),
	.combout(\d0|white|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|Add2~12 .lut_mask = 16'hF00F;
defparam \d0|white|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N4
cycloneive_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (\d0|white|Add2~4_combout  & (\d0|white|Add2~0_combout  $ (VCC))) # (!\d0|white|Add2~4_combout  & (\d0|white|Add2~0_combout  & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((\d0|white|Add2~4_combout  & \d0|white|Add2~0_combout ))

	.dataa(\d0|white|Add2~4_combout ),
	.datab(\d0|white|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N6
cycloneive_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (\d0|white|Add2~2_combout  & ((\d0|white|Add2~6_combout  & (\VGA|user_input_translator|Add0~1  & VCC)) # (!\d0|white|Add2~6_combout  & (!\VGA|user_input_translator|Add0~1 )))) # (!\d0|white|Add2~2_combout  & 
// ((\d0|white|Add2~6_combout  & (!\VGA|user_input_translator|Add0~1 )) # (!\d0|white|Add2~6_combout  & ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((\d0|white|Add2~2_combout  & (!\d0|white|Add2~6_combout  & !\VGA|user_input_translator|Add0~1 )) # (!\d0|white|Add2~2_combout  & ((!\VGA|user_input_translator|Add0~1 ) # (!\d0|white|Add2~6_combout ))))

	.dataa(\d0|white|Add2~2_combout ),
	.datab(\d0|white|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N8
cycloneive_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((\d0|white|Add2~4_combout  $ (\d0|white|Add2~8_combout  $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((\d0|white|Add2~4_combout  & ((\d0|white|Add2~8_combout ) # (!\VGA|user_input_translator|Add0~3 ))) # (!\d0|white|Add2~4_combout  & (\d0|white|Add2~8_combout  & !\VGA|user_input_translator|Add0~3 )))

	.dataa(\d0|white|Add2~4_combout ),
	.datab(\d0|white|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N10
cycloneive_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (\d0|white|Add2~10_combout  & ((\d0|white|Add2~6_combout  & (\VGA|user_input_translator|Add0~5  & VCC)) # (!\d0|white|Add2~6_combout  & (!\VGA|user_input_translator|Add0~5 )))) # (!\d0|white|Add2~10_combout  & 
// ((\d0|white|Add2~6_combout  & (!\VGA|user_input_translator|Add0~5 )) # (!\d0|white|Add2~6_combout  & ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((\d0|white|Add2~10_combout  & (!\d0|white|Add2~6_combout  & !\VGA|user_input_translator|Add0~5 )) # (!\d0|white|Add2~10_combout  & ((!\VGA|user_input_translator|Add0~5 ) # (!\d0|white|Add2~6_combout ))))

	.dataa(\d0|white|Add2~10_combout ),
	.datab(\d0|white|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N12
cycloneive_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((\d0|white|Add2~12_combout  $ (\d0|white|Add2~8_combout  $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((\d0|white|Add2~12_combout  & ((\d0|white|Add2~8_combout ) # (!\VGA|user_input_translator|Add0~7 ))) # (!\d0|white|Add2~12_combout  & (\d0|white|Add2~8_combout  & !\VGA|user_input_translator|Add0~7 )))

	.dataa(\d0|white|Add2~12_combout ),
	.datab(\d0|white|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N14
cycloneive_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (\d0|white|Add2~10_combout  & (!\VGA|user_input_translator|Add0~9 )) # (!\d0|white|Add2~10_combout  & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!\d0|white|Add2~10_combout ))

	.dataa(\d0|white|Add2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N16
cycloneive_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (\d0|white|Add2~12_combout  & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!\d0|white|Add2~12_combout  & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((\d0|white|Add2~12_combout  & !\VGA|user_input_translator|Add0~11 ))

	.dataa(\d0|white|Add2~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y52_N26
cycloneive_lcell_comb \d0|white|x_in~0 (
// Equation(s):
// \d0|white|x_in~0_combout  = (\d0|ballpos|value_x [6] & \KEY[0]~input_o )

	.dataa(\d0|ballpos|value_x [6]),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|white|x_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|x_in~0 .lut_mask = 16'hA0A0;
defparam \d0|white|x_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y52_N27
dffeas \d0|white|x_in[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|x_in~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|x_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|x_in[6] .is_wysiwyg = "true";
defparam \d0|white|x_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N4
cycloneive_lcell_comb \d0|white|x_in~1 (
// Equation(s):
// \d0|white|x_in~1_combout  = (\d0|ballpos|value_x [5] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\d0|ballpos|value_x [5]),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\d0|white|x_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|x_in~1 .lut_mask = 16'hCC00;
defparam \d0|white|x_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y52_N5
dffeas \d0|white|x_in[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|x_in~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|x_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|x_in[5] .is_wysiwyg = "true";
defparam \d0|white|x_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y52_N0
cycloneive_lcell_comb \d0|white|x_in~2 (
// Equation(s):
// \d0|white|x_in~2_combout  = (\d0|ballpos|value_x [4] & \KEY[0]~input_o )

	.dataa(\d0|ballpos|value_x [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\d0|white|x_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|x_in~2 .lut_mask = 16'hAA00;
defparam \d0|white|x_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y52_N1
dffeas \d0|white|x_in[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|x_in~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|x_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|x_in[4] .is_wysiwyg = "true";
defparam \d0|white|x_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N26
cycloneive_lcell_comb \d0|white|x_in~3 (
// Equation(s):
// \d0|white|x_in~3_combout  = (\d0|ballpos|value_x [3] & \KEY[0]~input_o )

	.dataa(\d0|ballpos|value_x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\d0|white|x_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|x_in~3 .lut_mask = 16'hAA00;
defparam \d0|white|x_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y52_N27
dffeas \d0|white|x_in[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|x_in~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|x_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|x_in[3] .is_wysiwyg = "true";
defparam \d0|white|x_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y52_N24
cycloneive_lcell_comb \d0|white|x_in~4 (
// Equation(s):
// \d0|white|x_in~4_combout  = (\d0|ballpos|value_x [2] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\d0|ballpos|value_x [2]),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|white|x_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|x_in~4 .lut_mask = 16'hC0C0;
defparam \d0|white|x_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y52_N25
dffeas \d0|white|x_in[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|x_in~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|x_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|x_in[2] .is_wysiwyg = "true";
defparam \d0|white|x_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N0
cycloneive_lcell_comb \d0|white|x_in~5 (
// Equation(s):
// \d0|white|x_in~5_combout  = (!\d0|ballpos|value_x [1] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|ballpos|value_x [1]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\d0|white|x_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|x_in~5 .lut_mask = 16'h0F00;
defparam \d0|white|x_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y52_N1
dffeas \d0|white|x_in[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|x_in~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|x_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|x_in[1] .is_wysiwyg = "true";
defparam \d0|white|x_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y52_N18
cycloneive_lcell_comb \d0|white|x_in~6 (
// Equation(s):
// \d0|white|x_in~6_combout  = (\d0|ballpos|value_x [0] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\d0|ballpos|value_x [0]),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|white|x_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|x_in~6 .lut_mask = 16'hC0C0;
defparam \d0|white|x_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y52_N19
dffeas \d0|white|x_in[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|white|x_in~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|white|x_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|white|x_in[0] .is_wysiwyg = "true";
defparam \d0|white|x_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N12
cycloneive_lcell_comb \d0|white|Add1~0 (
// Equation(s):
// \d0|white|Add1~0_combout  = (\d0|white|x_in [0] & (\d0|white|counter [0] $ (VCC))) # (!\d0|white|x_in [0] & (\d0|white|counter [0] & VCC))
// \d0|white|Add1~1  = CARRY((\d0|white|x_in [0] & \d0|white|counter [0]))

	.dataa(\d0|white|x_in [0]),
	.datab(\d0|white|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|white|Add1~0_combout ),
	.cout(\d0|white|Add1~1 ));
// synopsys translate_off
defparam \d0|white|Add1~0 .lut_mask = 16'h6688;
defparam \d0|white|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N14
cycloneive_lcell_comb \d0|white|Add1~2 (
// Equation(s):
// \d0|white|Add1~2_combout  = (\d0|white|counter [1] & ((\d0|white|x_in [1] & (\d0|white|Add1~1  & VCC)) # (!\d0|white|x_in [1] & (!\d0|white|Add1~1 )))) # (!\d0|white|counter [1] & ((\d0|white|x_in [1] & (!\d0|white|Add1~1 )) # (!\d0|white|x_in [1] & 
// ((\d0|white|Add1~1 ) # (GND)))))
// \d0|white|Add1~3  = CARRY((\d0|white|counter [1] & (!\d0|white|x_in [1] & !\d0|white|Add1~1 )) # (!\d0|white|counter [1] & ((!\d0|white|Add1~1 ) # (!\d0|white|x_in [1]))))

	.dataa(\d0|white|counter [1]),
	.datab(\d0|white|x_in [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|white|Add1~1 ),
	.combout(\d0|white|Add1~2_combout ),
	.cout(\d0|white|Add1~3 ));
// synopsys translate_off
defparam \d0|white|Add1~2 .lut_mask = 16'h9617;
defparam \d0|white|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N16
cycloneive_lcell_comb \d0|white|Add1~4 (
// Equation(s):
// \d0|white|Add1~4_combout  = (\d0|white|x_in [2] & (\d0|white|Add1~3  $ (GND))) # (!\d0|white|x_in [2] & (!\d0|white|Add1~3  & VCC))
// \d0|white|Add1~5  = CARRY((\d0|white|x_in [2] & !\d0|white|Add1~3 ))

	.dataa(gnd),
	.datab(\d0|white|x_in [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|white|Add1~3 ),
	.combout(\d0|white|Add1~4_combout ),
	.cout(\d0|white|Add1~5 ));
// synopsys translate_off
defparam \d0|white|Add1~4 .lut_mask = 16'hC30C;
defparam \d0|white|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N18
cycloneive_lcell_comb \d0|white|Add1~6 (
// Equation(s):
// \d0|white|Add1~6_combout  = (\d0|white|x_in [3] & (!\d0|white|Add1~5 )) # (!\d0|white|x_in [3] & ((\d0|white|Add1~5 ) # (GND)))
// \d0|white|Add1~7  = CARRY((!\d0|white|Add1~5 ) # (!\d0|white|x_in [3]))

	.dataa(\d0|white|x_in [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|white|Add1~5 ),
	.combout(\d0|white|Add1~6_combout ),
	.cout(\d0|white|Add1~7 ));
// synopsys translate_off
defparam \d0|white|Add1~6 .lut_mask = 16'h5A5F;
defparam \d0|white|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N20
cycloneive_lcell_comb \d0|white|Add1~8 (
// Equation(s):
// \d0|white|Add1~8_combout  = (\d0|white|x_in [4] & (\d0|white|Add1~7  $ (GND))) # (!\d0|white|x_in [4] & (!\d0|white|Add1~7  & VCC))
// \d0|white|Add1~9  = CARRY((\d0|white|x_in [4] & !\d0|white|Add1~7 ))

	.dataa(\d0|white|x_in [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|white|Add1~7 ),
	.combout(\d0|white|Add1~8_combout ),
	.cout(\d0|white|Add1~9 ));
// synopsys translate_off
defparam \d0|white|Add1~8 .lut_mask = 16'hA50A;
defparam \d0|white|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N22
cycloneive_lcell_comb \d0|white|Add1~10 (
// Equation(s):
// \d0|white|Add1~10_combout  = (\d0|white|x_in [5] & (!\d0|white|Add1~9 )) # (!\d0|white|x_in [5] & ((\d0|white|Add1~9 ) # (GND)))
// \d0|white|Add1~11  = CARRY((!\d0|white|Add1~9 ) # (!\d0|white|x_in [5]))

	.dataa(gnd),
	.datab(\d0|white|x_in [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|white|Add1~9 ),
	.combout(\d0|white|Add1~10_combout ),
	.cout(\d0|white|Add1~11 ));
// synopsys translate_off
defparam \d0|white|Add1~10 .lut_mask = 16'h3C3F;
defparam \d0|white|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y52_N24
cycloneive_lcell_comb \d0|white|Add1~12 (
// Equation(s):
// \d0|white|Add1~12_combout  = \d0|white|Add1~11  $ (!\d0|white|x_in [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|white|x_in [6]),
	.cin(\d0|white|Add1~11 ),
	.combout(\d0|white|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|white|Add1~12 .lut_mask = 16'hF00F;
defparam \d0|white|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y52_N6
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|user_input_translator|mem_address[5]~0_combout  = (\d0|white|Add1~10_combout  & (\d0|white|Add2~0_combout  $ (VCC))) # (!\d0|white|Add1~10_combout  & (\d0|white|Add2~0_combout  & VCC))
// \VGA|user_input_translator|mem_address[5]~1  = CARRY((\d0|white|Add1~10_combout  & \d0|white|Add2~0_combout ))

	.dataa(\d0|white|Add1~10_combout ),
	.datab(\d0|white|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|mem_address[5]~0_combout ),
	.cout(\VGA|user_input_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y52_N8
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|user_input_translator|mem_address[6]~2_combout  = (\d0|white|Add2~2_combout  & ((\d0|white|Add1~12_combout  & (\VGA|user_input_translator|mem_address[5]~1  & VCC)) # (!\d0|white|Add1~12_combout  & (!\VGA|user_input_translator|mem_address[5]~1 )))) # 
// (!\d0|white|Add2~2_combout  & ((\d0|white|Add1~12_combout  & (!\VGA|user_input_translator|mem_address[5]~1 )) # (!\d0|white|Add1~12_combout  & ((\VGA|user_input_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|user_input_translator|mem_address[6]~3  = CARRY((\d0|white|Add2~2_combout  & (!\d0|white|Add1~12_combout  & !\VGA|user_input_translator|mem_address[5]~1 )) # (!\d0|white|Add2~2_combout  & ((!\VGA|user_input_translator|mem_address[5]~1 ) # 
// (!\d0|white|Add1~12_combout ))))

	.dataa(\d0|white|Add2~2_combout ),
	.datab(\d0|white|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[5]~1 ),
	.combout(\VGA|user_input_translator|mem_address[6]~2_combout ),
	.cout(\VGA|user_input_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y52_N10
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|user_input_translator|mem_address[7]~4_combout  = (\VGA|user_input_translator|Add0~0_combout  & (\VGA|user_input_translator|mem_address[6]~3  $ (GND))) # (!\VGA|user_input_translator|Add0~0_combout  & (!\VGA|user_input_translator|mem_address[6]~3  & 
// VCC))
// \VGA|user_input_translator|mem_address[7]~5  = CARRY((\VGA|user_input_translator|Add0~0_combout  & !\VGA|user_input_translator|mem_address[6]~3 ))

	.dataa(\VGA|user_input_translator|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[6]~3 ),
	.combout(\VGA|user_input_translator|mem_address[7]~4_combout ),
	.cout(\VGA|user_input_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[7]~4 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y52_N12
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|user_input_translator|mem_address[8]~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|mem_address[7]~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|mem_address[7]~5 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[8]~7  = CARRY((!\VGA|user_input_translator|mem_address[7]~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(\VGA|user_input_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[7]~5 ),
	.combout(\VGA|user_input_translator|mem_address[8]~6_combout ),
	.cout(\VGA|user_input_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y52_N14
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|user_input_translator|mem_address[9]~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|mem_address[8]~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|mem_address[8]~7  & 
// VCC))
// \VGA|user_input_translator|mem_address[9]~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|mem_address[8]~7 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[8]~7 ),
	.combout(\VGA|user_input_translator|mem_address[9]~8_combout ),
	.cout(\VGA|user_input_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y52_N16
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|user_input_translator|mem_address[10]~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|mem_address[9]~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|mem_address[9]~9 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[10]~11  = CARRY((!\VGA|user_input_translator|mem_address[9]~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[9]~9 ),
	.combout(\VGA|user_input_translator|mem_address[10]~10_combout ),
	.cout(\VGA|user_input_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y52_N18
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|user_input_translator|mem_address[11]~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|mem_address[10]~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & 
// (!\VGA|user_input_translator|mem_address[10]~11  & VCC))
// \VGA|user_input_translator|mem_address[11]~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|mem_address[10]~11 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[10]~11 ),
	.combout(\VGA|user_input_translator|mem_address[11]~12_combout ),
	.cout(\VGA|user_input_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y52_N20
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|user_input_translator|mem_address[12]~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|mem_address[11]~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|mem_address[11]~13 ) 
// # (GND)))
// \VGA|user_input_translator|mem_address[12]~15  = CARRY((!\VGA|user_input_translator|mem_address[11]~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[11]~13 ),
	.combout(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cout(\VGA|user_input_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y52_N22
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|user_input_translator|mem_address[13]~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|mem_address[12]~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & 
// (!\VGA|user_input_translator|mem_address[12]~15  & VCC))
// \VGA|user_input_translator|mem_address[13]~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[12]~15 ),
	.combout(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cout(\VGA|user_input_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N0
cycloneive_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = (((!\d0|white|Add2~6_combout ) # (!\d0|white|Add2~10_combout )) # (!\d0|white|Add2~8_combout )) # (!\d0|white|Add2~12_combout )

	.dataa(\d0|white|Add2~12_combout ),
	.datab(\d0|white|Add2~8_combout ),
	.datac(\d0|white|Add2~10_combout ),
	.datad(\d0|white|Add2~6_combout ),
	.cin(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|writeEn~0 .lut_mask = 16'h7FFF;
defparam \VGA|writeEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N18
cycloneive_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y52_N24
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|user_input_translator|mem_address[14]~18_combout  = \VGA|user_input_translator|mem_address[13]~17  $ (\VGA|user_input_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|user_input_translator|Add0~14_combout ),
	.cin(\VGA|user_input_translator|mem_address[13]~17 ),
	.combout(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|user_input_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = (!\VGA|user_input_translator|mem_address[13]~16_combout  & (\VGA|writeEn~0_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & \d0|white|vga_out~q )))

	.dataa(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datab(\VGA|writeEn~0_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\d0|white|vga_out~q ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 16'h0400;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & !\VGA|controller|controller_translator|mem_address[14]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 16'h000F;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|white|Add1~8_combout ,
\d0|white|Add1~6_combout ,\d0|white|Add1~4_combout ,\d0|white|Add1~2_combout ,\d0|white|Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = 2048'h000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000F38C6519000000000000000000000000000000001452952500000000000000000000000000000000F3929705000000000000000000000000000000001452952500000000000000000000000000000000F3CC651900000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000EF39000000000000000000000000000000000000214500000000000000000000000000000000000021710000000000000000000000000000000000002F0D00000000000000000000000000000000000021450000000000000000000000000000000000002F39000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = 2048'h01000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = (\VGA|user_input_translator|mem_address[13]~16_combout  & (\VGA|writeEn~0_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & \d0|white|vga_out~q )))

	.dataa(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datab(\VGA|writeEn~0_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\d0|white|vga_out~q ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 16'h0800;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (\VGA|controller|controller_translator|mem_address[13]~16_combout  & !\VGA|controller|controller_translator|mem_address[14]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 16'h00F0;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|white|Add1~8_combout ,
\d0|white|Add1~6_combout ,\d0|white|Add1~4_combout ,\d0|white|Add1~2_combout ,\d0|white|Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000E4BD0000000000000000000000000000000000012685000000000000000000000000000000000001268500000000000000000000000000000000000125BD0000000000000000000000000000000000012585000000000000000000000000000000000000E4BD000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = 2048'h0000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000247850000000000000000000000000000000000024485000000000000000000000000000000000002389D000000000000000000000000000000000005289500000000000000000000000000000000000528;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = 2048'h95000000000000000000000000000000000008909D00000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = 2048'h000000000100000000000000000000000000000000000000010000000000000000000000000000000000004F39000000000000000000000000000000000000414500000000000000000000000000000000000041710000000000000000000000000000000000004F0D0000000000000000000000000000000000004145000000000000000000000000000000000001FF39000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 16'h3210;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = (!\VGA|user_input_translator|mem_address[13]~16_combout  & (\VGA|writeEn~0_combout  & (\VGA|user_input_translator|mem_address[14]~18_combout  & \d0|white|vga_out~q )))

	.dataa(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datab(\VGA|writeEn~0_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\d0|white|vga_out~q ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 16'h4000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y52_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & \VGA|controller|controller_translator|mem_address[14]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 16'h0F00;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|white|Add1~8_combout ,\d0|white|Add1~6_combout ,\d0|white|Add1~4_combout ,\d0|white|Add1~2_combout ,
\d0|white|Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = 2048'h00030000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N16
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a8  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .lut_mask = 16'hFAAA;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|white|Add1~8_combout ,
\d0|white|Add1~6_combout ,\d0|white|Add1~4_combout ,\d0|white|Add1~2_combout ,\d0|white|Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = 2048'h000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000F38C6519000000000000000000000000000000001452952500000000000000000000000000000000F3929705000000000000000000000000000000001452952500000000000000000000000000000000F3CC651900000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000EF39000000000000000000000000000000000000214500000000000000000000000000000000000021710000000000000000000000000000000000002F0D00000000000000000000000000000000000021450000000000000000000000000000000000002F39000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = 2048'h01000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|white|Add1~8_combout ,
\d0|white|Add1~6_combout ,\d0|white|Add1~4_combout ,\d0|white|Add1~2_combout ,\d0|white|Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000E4BD0000000000000000000000000000000000012685000000000000000000000000000000000001268500000000000000000000000000000000000125BD0000000000000000000000000000000000012585000000000000000000000000000000000000E4BD000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = 2048'h0000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000247850000000000000000000000000000000000024485000000000000000000000000000000000002389D000000000000000000000000000000000005289500000000000000000000000000000000000528;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = 2048'h95000000000000000000000000000000000008909D00000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = 2048'h000000000100000000000000000000000000000000000000010000000000000000000000000000000000004F39000000000000000000000000000000000000414500000000000000000000000000000000000041710000000000000000000000000000000000004F0D0000000000000000000000000000000000004145000000000000000000000000000000000001FF39000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'h00E4;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .lut_mask = 16'hFCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N4
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|white|Add1~8_combout ,
\d0|white|Add1~6_combout ,\d0|white|Add1~4_combout ,\d0|white|Add1~2_combout ,\d0|white|Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = 2048'h000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000F38C6519000000000000000000000000000000001452952500000000000000000000000000000000F3929705000000000000000000000000000000001452952500000000000000000000000000000000F3CC651900000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000EF39000000000000000000000000000000000000214500000000000000000000000000000000000021710000000000000000000000000000000000002F0D00000000000000000000000000000000000021450000000000000000000000000000000000002F39000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = 2048'h01000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|white|Add1~8_combout ,
\d0|white|Add1~6_combout ,\d0|white|Add1~4_combout ,\d0|white|Add1~2_combout ,\d0|white|Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000E4BD0000000000000000000000000000000000012685000000000000000000000000000000000001268500000000000000000000000000000000000125BD0000000000000000000000000000000000012585000000000000000000000000000000000000E4BD000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = 2048'h0000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000247850000000000000000000000000000000000024485000000000000000000000000000000000002389D000000000000000000000000000000000005289500000000000000000000000000000000000528;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = 2048'h95000000000000000000000000000000000008909D00000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = 2048'h000000000100000000000000000000000000000000000000010000000000000000000000000000000000004F39000000000000000000000000000000000000414500000000000000000000000000000000000041710000000000000000000000000000000000004F0D0000000000000000000000000000000000004145000000000000000000000000000000000001FF39000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h00E4;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|white|Add1~8_combout ,\d0|white|Add1~6_combout ,\d0|white|Add1~4_combout ,\d0|white|Add1~2_combout ,
\d0|white|Add1~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = 2048'h00010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hFAAA;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
