-- VHDL for IBM SMS ALD page 16.20.04.1
-- Title: ADD OR SUBTRACT CONT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/2/2020 12:48:30 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_20_04_1_ADD_OR_SUBTRACT_CONT_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_ADD_OR_SUBT_OP_CODES:	 in STD_LOGIC;
		PS_B_CYCLE:	 in STD_LOGIC;
		PS_1ST_SCAN:	 in STD_LOGIC;
		PS_TRUE_LATCH:	 in STD_LOGIC;
		PB_ADDER_NO_CARRY:	 in STD_LOGIC;
		PB_ADDER_CARRY:	 in STD_LOGIC;
		PB_B_CH_WM_BIT:	 in STD_LOGIC;
		PS_UNITS_LATCH:	 in STD_LOGIC;
		PS_B_CH_WM_BIT_2:	 in STD_LOGIC;
		PS_BODY_OR_EXTENSION:	 in STD_LOGIC;
		PS_1401_MODE_1:	 in STD_LOGIC;
		PS_A_OR_S_DOT_B_CYCLE:	 out STD_LOGIC;
		MS_A_OR_S_DOT_B_CYCLE:	 out STD_LOGIC;
		MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_NOT_RC:	 out STD_LOGIC;
		MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_RC:	 out STD_LOGIC;
		MS_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_U_DOT_1401:	 out STD_LOGIC;
		MS_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_Y_OR_X_DOT_1401:	 out STD_LOGIC);
end ALD_16_20_04_1_ADD_OR_SUBTRACT_CONT_ACC;

architecture behavioral of ALD_16_20_04_1_ADD_OR_SUBTRACT_CONT_ACC is 

	signal OUT_5A_NoPin: STD_LOGIC;
	signal OUT_4A_D: STD_LOGIC;
	signal OUT_3B_K: STD_LOGIC;
	signal OUT_3C_G: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_4D_P: STD_LOGIC;
	signal OUT_3D_K: STD_LOGIC;
	signal OUT_3E_B: STD_LOGIC;
	signal OUT_1F_C: STD_LOGIC;
	signal OUT_1G_C: STD_LOGIC;
	signal OUT_1H_G: STD_LOGIC;
	signal OUT_DOT_1G: STD_LOGIC;

begin

	OUT_5A_NoPin <= NOT(PS_ADD_OR_SUBT_OP_CODES AND PS_B_CYCLE );
	OUT_4A_D <= NOT OUT_5A_NoPin;
	OUT_3B_K <= NOT OUT_4A_D;
	OUT_3C_G <= NOT(OUT_4A_D AND PS_1ST_SCAN AND PS_TRUE_LATCH );
	OUT_2C_C <= NOT OUT_3C_G;
	OUT_4D_P <= NOT OUT_3C_G;
	OUT_3D_K <= NOT(OUT_4D_P AND PB_ADDER_NO_CARRY AND PB_B_CH_WM_BIT );
	OUT_3E_B <= NOT(OUT_4D_P AND PB_B_CH_WM_BIT AND PB_ADDER_CARRY );
	OUT_1F_C <= NOT(OUT_2C_C AND PS_UNITS_LATCH AND PS_1401_MODE_1 );
	OUT_1G_C <= NOT(OUT_2C_C AND PS_BODY_OR_EXTENSION );
	OUT_1H_G <= NOT(PS_B_CH_WM_BIT_2 AND PS_1401_MODE_1 );
	OUT_DOT_1G <= OUT_1G_C OR OUT_1H_G;

	PS_A_OR_S_DOT_B_CYCLE <= OUT_4A_D;
	MS_A_OR_S_DOT_B_CYCLE <= OUT_3B_K;
	MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_NOT_RC <= OUT_3D_K;
	MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_RC <= OUT_3E_B;
	MS_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_U_DOT_1401 <= OUT_1F_C;
	MS_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_Y_OR_X_DOT_1401 <= OUT_DOT_1G;


end;
