# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Egg_timer.srcs/sources_1/imports/new/debounce.v" --include "../../../Egg_timer.srcs/sources_1/ip/clk_wiz_0"
verilog xil_defaultlib  "../../../Egg_timer.srcs/sim_1/new/debounce_tb.v" --include "../../../Egg_timer.srcs/sources_1/ip/clk_wiz_0"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
