
==============================================================
    Jasper Verification Results
==============================================================
    2022.09p001 64 bits for Linux64 3.10.0-1062.1.2.el7.x86_64
    Host Name: icpc
    User Name: master
    Printed on: Tuesday, Feb25, 2025 12:13:10 AM CST
    Working Directory: /home/master/RAG-aided-Assertion-Generation/Evaluation/Dataset/uartTrans


==============================================================
SUMMARY
==============================================================
    Total Tasks           : 1
    Total Properties      : 29
          assumptions     : 0                   
           - approved     : 0                   
           - temporary    : 0                   
          assertions      : 10                  
           - proven       : 8                   ( 80.0% )
           - marked_proven: 0                   ( 0.0% )
           - cex          : 2                   ( 20.0% )
           - ar_cex       : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )
          covers          : 19                  
           - unreachable  : 0                   ( 0.0% )
           - covered      : 19                  ( 100.0% )
           - ar_covered   : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )

==============================================================
RESULTS
==============================================================

-----------------------------------------------------------------------------------------------
       Name                                   |    Result    |  Engine  |  Bound  |  Time    
-----------------------------------------------------------------------------------------------

---[ <embedded> ]------------------------------------------------------------------------------
[1]   uartTrans._assert_1                          proven          PRE    Infinite    0.000 s      
[2]   uartTrans._assert_1:precondition1            covered         N             2    0.002 s      
[3]   uartTrans._assert_2                          proven          PRE    Infinite    0.000 s      
[4]   uartTrans._assert_2:precondition1            covered         PRE           1    0.000 s      
[5]   uartTrans._assert_3                          proven          N      Infinite    0.002 s      
[6]   uartTrans._assert_3:precondition1            covered         PRE           2    0.000 s      
[7]   uartTrans._assert_4                          proven          PRE    Infinite    0.000 s      
[8]   uartTrans._assert_4:precondition1            covered         PRE           1    0.000 s      
[9]   uartTrans._assert_5                          cex             N             2    0.002 s      
[10]  uartTrans._assert_5:precondition1            covered         N             2    0.002 s      
[11]  uartTrans._assert_6                          cex             N             3    0.001 s      
[12]  uartTrans._assert_6:precondition1            covered         PRE           1    0.000 s      
[13]  uartTrans._assert_6:precondition2            covered         N             2    0.002 s      
[14]  uartTrans._assert_6:precondition3            covered         PRE           1    0.000 s      
[15]  uartTrans._assert_6:precondition4            covered         N             2    0.002 s      
[16]  uartTrans._assert_7                          proven          N      Infinite    0.002 s      
[17]  uartTrans._assert_7:precondition1            covered         PRE           2    0.000 s      
[18]  uartTrans._assert_8                          proven          PRE    Infinite    0.000 s      
[19]  uartTrans._assert_8:precondition1            covered         PRE           1    0.000 s      
[20]  uartTrans._assert_8:precondition2            covered         PRE           2    0.000 s      
[21]  uartTrans._assert_8:precondition3            covered         PRE           1    0.000 s      
[22]  uartTrans._assert_8:precondition4            covered         PRE           2    0.000 s      
[23]  uartTrans._assert_9                          proven          PRE    Infinite    0.000 s      
[24]  uartTrans._assert_9:precondition1            covered         PRE           1    0.000 s      
[25]  uartTrans._assert_10                         proven          PRE    Infinite    0.000 s      
[26]  uartTrans._assert_10:precondition1           covered         PRE           1    0.000 s      
[27]  uartTrans._assert_10:precondition2           covered         PRE           1    0.000 s      
[28]  uartTrans._assert_10:precondition3           covered         PRE           1    0.000 s      
[29]  uartTrans._assert_10:precondition4           covered         PRE           1    0.000 s      
