// Seed: 2772189095
module module_0 (
    output wire id_0
);
  parameter id_2 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output wire  id_3,
    input  wand  id_4,
    output logic id_5,
    input  wire  id_6,
    output wand  id_7,
    input  wand  id_8,
    input  tri0  id_9,
    input  tri   id_10,
    output wire  id_11,
    input  tri   id_12,
    input  tri0  id_13,
    input  uwire id_14,
    output tri0  id_15
);
  always @(posedge 1 or negedge -1) begin : LABEL_0
    id_5 = id_1;
  end
  module_0 modCall_1 (id_15);
endmodule
