Notice 0: Reading LEF file:  Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45.lef
Notice 0: 
Reading DEF file: gcd.def
Notice 0: Design: gcd
Notice 0:     Created 54 pins.
Notice 0:     Created 624 components and 2752 component-terminals.
Notice 0:     Created 2 special nets and 1248 connections.
Notice 0:     Created 581 nets and 1504 connections.
Notice 0: Finished DEF file: gcd.def
Startpoint: _870_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _876_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _870_/CK (DFF_X1)
   0.08    0.08 ^ _870_/Q (DFF_X1)
   0.04    0.12 ^ _747_/Z (BUF_X1)
   0.05    0.17 ^ _478_/ZN (XNOR2_X2)
   0.06    0.23 ^ _480_/ZN (AND2_X1)
   0.02    0.26 v _481_/ZN (NAND3_X1)
   0.07    0.32 v _487_/ZN (OR3_X1)
   0.02    0.34 ^ _502_/ZN (NAND3_X1)
   0.01    0.35 v _518_/ZN (NAND2_X1)
   0.04    0.39 v _532_/ZN (AND4_X1)
   0.04    0.43 ^ _545_/ZN (AOI21_X2)
   0.02    0.45 v _546_/ZN (NAND2_X2)
   0.05    0.50 v _547_/ZN (OR2_X1)
   0.03    0.54 v _548_/Z (BUF_X4)
   0.03    0.57 v _549_/Z (BUF_X4)
   0.03    0.60 ^ _641_/ZN (OAI21_X1)
   0.02    0.62 v _649_/ZN (OAI21_X1)
   0.02    0.63 ^ _650_/ZN (OAI21_X1)
   0.03    0.67 ^ _802_/Z (CLKBUF_X1)
   0.00    0.67 ^ _876_/D (DFF_X1)
           0.67   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _876_/CK (DFF_X1)
  -0.03    9.97   library setup time
           9.97   data required time
---------------------------------------------------------
           9.97   data required time
          -0.67   data arrival time
---------------------------------------------------------
           9.30   slack (MET)


INFO: Reading location of VDD and VSS sources 
Warning: Voltage pad location file not spcified, defaulting pad location to origin
Creating G Matrix
Extracting power stripes on net VDD
Creating Nodes:       1%  2%  3%  4%  5%  6%  7%  8%  9% 10% 11% 12% 13% 14% 15% 16% 17% 18% 19% 20% 21% 22% 23% 24% 25% 26% 27% 28% 29% 30% 31% 32% 33% 34% 35% 36% 37% 38% 39% 40% 41% 42% 43% 44% 45% 46% 47% 48% 49% 50% 51% 52% 53% 54% 55% 56% 57% 58% 59% 60% 61% 62% 63% 64% 65% 66% 67% 68% 69% 70% 71% 72% 73% 74% 75% 76% 77% 78% 79% 80% 81% 82% 83% 84% 85% 86% 87% 88% 89% 90% 91% 92% 93% 94% 95% 96% 97% 98% 99%100%
WARNING: Vsrc location at x=0um , y=0um and size =0um,  is not located on a power stripe.
         Moving to closest stripe at x=8.1um , y=13.1um
INFO: Number of nodes on net VDD =1527
Creating Connections:       1%  2%  3%  4%  5%  6%  7%  8%  9% 10% 11% 12% 13% 14% 15% 16% 17% 18% 19% 20% 21% 22% 23% 24% 25% 26% 27% 28% 29% 30% 31% 32% 33% 34% 35% 36% 37% 38% 39% 40% 41% 42% 43% 44% 45% 46% 47% 48% 49% 50% 51% 52% 53% 54% 55% 56% 57% 58% 59% 60% 61% 62% 63% 64% 65% 66% 67% 68% 69% 70% 71% 72% 73% 74% 75% 76% 77% 78% 79% 80% 81% 82% 83% 84% 85% 86% 87% 88% 89% 90% 91% 92% 93% 94% 95% 96% 97% 98% 99%100%
INFO: G matrix created 
INFO: No dangling stripe found on net VDD
INFO: Connection between all PDN nodes established on net VDD
INFO: Reading Voltage source file Vsrc_gcd.loc
INFO: Output voltage file specified ./results/gcd_voltage.rpt
INFO: Reading location of VDD and VSS sources 
Creating G Matrix
Extracting power stripes on net VDD
Creating Nodes:       1%  2%  3%  4%  5%  6%  7%  8%  9% 10% 11% 12% 13% 14% 15% 16% 17% 18% 19% 20% 21% 22% 23% 24% 25% 26% 27% 28% 29% 30% 31% 32% 33% 34% 35% 36% 37% 38% 39% 40% 41% 42% 43% 44% 45% 46% 47% 48% 49% 50% 51% 52% 53% 54% 55% 56% 57% 58% 59% 60% 61% 62% 63% 64% 65% 66% 67% 68% 69% 70% 71% 72% 73% 74% 75% 76% 77% 78% 79% 80% 81% 82% 83% 84% 85% 86% 87% 88% 89% 90% 91% 92% 93% 94% 95% 96% 97% 98% 99%100%
INFO: Number of nodes on net VDD =1527
Creating Connections:       1%  2%  3%  4%  5%  6%  7%  8%  9% 10% 11% 12% 13% 14% 15% 16% 17% 18% 19% 20% 21% 22% 23% 24% 25% 26% 27% 28% 29% 30% 31% 32% 33% 34% 35% 36% 37% 38% 39% 40% 41% 42% 43% 44% 45% 46% 47% 48% 49% 50% 51% 52% 53% 54% 55% 56% 57% 58% 59% 60% 61% 62% 63% 64% 65% 66% 67% 68% 69% 70% 71% 72% 73% 74% 75% 76% 77% 78% 79% 80% 81% 82% 83% 84% 85% 86% 87% 88% 89% 90% 91% 92% 93% 94% 95% 96% 97% 98% 99%100%
INFO: G matrix created 


INFO: Executing STA for Power
INFO: Execute STA
INFO: Created J vector
INFO: No dangling stripe found on net VDD
INFO: Connection between all PDN nodes established on net VDD
INFO: Factorizing G
INFO: Solving GV=J
INFO: SparseLU begin solving
INFO: SparseLU finished solving


######################################
Worstcase Voltage: 1.1
Average IR drop  : 2.382e-05
Worstcase IR drop: 3.1377e-05
######################################
Differences found at line 2.
PHY_110, 10.8, 89.6, 1.099978583
PHY_110, 10.8, 89.6, 1.099993144
