// Seed: 1973153963
module module_0 (
    output id_0,
    output id_1
);
  type_3(
      1, id_1 - 1, 1
  );
  assign id_0 = id_2;
  always @(posedge id_2) begin
    id_1 <= 1;
    id_0 = id_2;
  end
endmodule
