{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -O3)",
  "modules": {
    "Bits_Flatten": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Bits_Flatten.v:12.1-53.10"
      },
      "parameter_default_values": {
        "BYPASS_SELECTION": "00000000000000000000000000000001",
        "M": "00000000000000000000000000001000",
        "N": "00000000000000000000000000000010"
      },
      "ports": {
        "bypass": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk_in": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "clk_out": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ]
        },
        "I_vld": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "O_vld": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$add${workspace}/verilog/Bits_Flatten.v:48$46": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:48.16-48.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ]
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:34$42": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:34.27-34.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 49 ],
            "B": [ 3 ],
            "Y": [ 50 ]
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:40$44": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:40.12-40.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 6 ],
            "Y": [ 51 ]
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:45$45": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:45.14-45.30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 5 ],
            "Y": [ 52 ]
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:49$48": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:49.14-49.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 53 ],
            "Y": [ 54 ]
          }
        },
        "$not${workspace}/verilog/Bits_Flatten.v:34$41": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:34.27-34.38"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 55 ],
            "Y": [ 49 ]
          }
        },
        "$procdff$327": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "D": [ 56 ],
            "Q": [ 14 ]
          }
        },
        "$procdff$328": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "D": [ 57 ],
            "Q": [ 16 ]
          }
        },
        "$procdff$329": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "D": [ 13 ],
            "Q": [ 15 ]
          }
        },
        "$procdff$330": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "D": [ 3 ],
            "Q": [ 55 ]
          }
        },
        "$procmux$52": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:43.11-43.25|{workspace}/verilog/Bits_Flatten.v:43.7-50.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 54 ],
            "B": [ 52 ],
            "S": [ 50 ],
            "Y": [ 58 ]
          }
        },
        "$procmux$55": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:39.9-39.15|{workspace}/verilog/Bits_Flatten.v:39.5-51.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58 ],
            "B": [ 51 ],
            "S": [ 2 ],
            "Y": [ 56 ]
          }
        },
        "$procmux$58": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:43.11-43.25|{workspace}/verilog/Bits_Flatten.v:43.7-50.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ "1" ],
            "S": [ 50 ],
            "Y": [ 59 ]
          }
        },
        "$procmux$61": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:39.9-39.15|{workspace}/verilog/Bits_Flatten.v:39.5-51.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 59 ],
            "B": [ 16 ],
            "S": [ 2 ],
            "Y": [ 57 ]
          }
        },
        "$shiftx${workspace}/verilog/Bits_Flatten.v:0$47": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6 ],
            "B": [ 16 ],
            "Y": [ 53 ]
          }
        }
      },
      "netnames": {
        "$0\\O[0:0]": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          }
        },
        "$0\\O_vld[0:0]": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          }
        },
        "$0\\clk_in_reg[0:0]": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          }
        },
        "$0\\cnt[0:0]": {
          "hide_name": 1,
          "bits": [ 57 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:36.3-52.6"
          }
        },
        "$1\\clk_in_reg[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:31.7-31.21"
          }
        },
        "$1\\cnt[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:30.23-30.30"
          }
        },
        "$add${workspace}/verilog/Bits_Flatten.v:48$46_Y": {
          "hide_name": 1,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:48.16-48.23"
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:34$42_Y": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:34.27-34.47"
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:40$44_Y": {
          "hide_name": 1,
          "bits": [ 51 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:40.12-40.43"
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:45$45_Y": {
          "hide_name": 1,
          "bits": [ 52 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:45.14-45.30"
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:49$48_Y": {
          "hide_name": 1,
          "bits": [ 54 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:49.14-49.32"
          }
        },
        "$not${workspace}/verilog/Bits_Flatten.v:34$41_Y": {
          "hide_name": 1,
          "bits": [ 49 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:34.27-34.38"
          }
        },
        "$procmux$52_Y": {
          "hide_name": 1,
          "bits": [ 58 ],
          "attributes": {
          }
        },
        "$procmux$53_CMP": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "$procmux$55_Y": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
          }
        },
        "$procmux$56_CMP": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "$procmux$58_Y": {
          "hide_name": 1,
          "bits": [ 59 ],
          "attributes": {
          }
        },
        "$procmux$59_CMP": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "$procmux$61_Y": {
          "hide_name": 1,
          "bits": [ 57 ],
          "attributes": {
          }
        },
        "$procmux$62_CMP": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "$shiftx${workspace}/verilog/Bits_Flatten.v:0$47_Y": {
          "hide_name": 1,
          "bits": [ 53 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:0.0-0.0"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:20.22-20.23"
          }
        },
        "I_LSB": {
          "hide_name": 0,
          "bits": [ 5, 6 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:27.16-27.21"
          }
        },
        "I_vld": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:21.22-21.27"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:22.22-22.23"
          }
        },
        "O_vld": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:23.22-23.27"
          }
        },
        "bypass": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:17.22-17.28"
          }
        },
        "clk_in": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:18.22-18.28"
          }
        },
        "clk_in_posedge": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:33.8-33.22"
          }
        },
        "clk_in_reg": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "init": "0",
            "src": "{workspace}/verilog/Bits_Flatten.v:31.7-31.17"
          }
        },
        "clk_out": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:19.22-19.29"
          }
        },
        "cnt": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "init": "0",
            "src": "{workspace}/verilog/Bits_Flatten.v:30.23-30.26"
          }
        }
      }
    },
    "PN_Gen": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/PN_Gen.v:12.1-52.10"
      },
      "parameter_default_values": {
        "N": "00000000000000000000000000000101"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "pn": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$logic_not${workspace}/verilog/PN_Gen.v:51$17": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:51.16-51.26"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 5 ]
          }
        },
        "$procdff$343": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:23.7-32.10"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 6 ],
            "Q": [ 3 ]
          }
        },
        "$procdff$344": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:23.7-32.10"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 7, 8, 9, 10, 11 ],
            "Q": [ 12, 13, 14, 15, 16 ]
          }
        },
        "$procmux$247": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/PN_Gen.v:24.13-24.16|{workspace}/verilog/PN_Gen.v:24.9-31.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 16 ],
            "S": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procmux$250": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/PN_Gen.v:24.13-24.16|{workspace}/verilog/PN_Gen.v:24.9-31.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0" ],
            "B": [ 17, 12, 13, 14, 15 ],
            "S": [ 4 ],
            "Y": [ 7, 8, 9, 10, 11 ]
          }
        },
        "$reduce_or${workspace}/verilog/PN_Gen.v:51$16": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:51.18-51.25"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12, 13, 14, 15, 16 ],
            "Y": [ 4 ]
          }
        },
        "$xor${workspace}/verilog/PN_Gen.v:29$19": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:29.36-29.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 14 ],
            "Y": [ 17 ]
          }
        }
      },
      "netnames": {
        "$0\\PN_buf[4:0]": {
          "hide_name": 1,
          "bits": [ 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:23.7-32.10"
          }
        },
        "$0\\pn[0:0]": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:23.7-32.10"
          }
        },
        "$1\\PN_buf[4:0]": {
          "hide_name": 1,
          "bits": [ "1", "0", "0", "0", "0" ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:18.15-18.25"
          }
        },
        "$logic_not${workspace}/verilog/PN_Gen.v:51$17_Y": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:51.16-51.26"
          }
        },
        "$procmux$247_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$procmux$248_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$250_Y": {
          "hide_name": 1,
          "bits": [ 7, 8, 9, 10, 11 ],
          "attributes": {
          }
        },
        "$procmux$251_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$reduce_or${workspace}/verilog/PN_Gen.v:51$16_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:51.18-51.25"
          }
        },
        "$xor${workspace}/verilog/PN_Gen.v:29$19_Y": {
          "hide_name": 1,
          "bits": [ 17 ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:29.36-29.57"
          }
        },
        "PN_buf": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16 ],
          "attributes": {
            "init": "00001",
            "src": "{workspace}/verilog/PN_Gen.v:18.15-18.21"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:15.13-15.16"
          }
        },
        "pn": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:16.13-16.15"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "{workspace}/verilog/PN_Gen.v:19.15-19.18"
          }
        }
      }
    },
    "PSK_Modulation": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:1.1-19.10"
      },
      "ports": {
        "psk_tdata": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "psk_tlast": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "psk_tready": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "psk_tuser": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "psk_tvalid": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "clk_16d384M": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "rst_16d384M": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "clk_1d024M": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "rst_n_1d024M": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DELAY_CNT": {
          "direction": "input",
          "bits": [ 18, 19, 20, 21 ]
        },
        "TX_PHASE_CONFIG": {
          "direction": "input",
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DAC_I": {
          "direction": "output",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "DAC_Q": {
          "direction": "output",
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "DAC_valid": {
          "direction": "output",
          "bits": [ 62 ]
        },
        "DAC_bits": {
          "direction": "output",
          "bits": [ 63, 64 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DAC_I": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:13.19-13.24"
          }
        },
        "DAC_Q": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:14.19-14.24"
          }
        },
        "DAC_bits": {
          "hide_name": 0,
          "bits": [ 63, 64 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:16.18-16.26"
          }
        },
        "DAC_valid": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:15.12-15.21"
          }
        },
        "DELAY_CNT": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:11.17-11.26"
          }
        },
        "TX_PHASE_CONFIG": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:12.18-12.33"
          }
        },
        "clk_16d384M": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:7.11-7.22"
          }
        },
        "clk_1d024M": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:9.11-9.21"
          }
        },
        "psk_tdata": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:2.17-2.26"
          }
        },
        "psk_tlast": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:3.11-3.20"
          }
        },
        "psk_tready": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:4.11-4.21"
          }
        },
        "psk_tuser": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:5.11-5.20"
          }
        },
        "psk_tvalid": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:6.11-6.21"
          }
        },
        "rst_16d384M": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:8.11-8.22"
          }
        },
        "rst_n_1d024M": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Modulation_wrapper.v:10.11-10.23"
          }
        }
      }
    },
    "Packetizer": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Packetizer.v:15.1-242.10"
      },
      "parameter_default_values": {
        "BYTES": "00000000000000000000000000000001"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "MODE_CTRL": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "payload_length": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23 ]
        },
        "I_tdata": {
          "direction": "input",
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "I_tvalid": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "I_tready": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "I_tlast": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "I_tuser": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "O_tdata": {
          "direction": "output",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43 ]
        },
        "O_tvalid": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "O_tready": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "O_tlast": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "O_tuser": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "hdr_vld": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "pld_vld": {
          "direction": "output",
          "bits": [ 49 ]
        },
        "pkt_sent": {
          "direction": "output",
          "bits": [ 50 ]
        }
      },
      "cells": {
        "$add${workspace}/verilog/Packetizer.v:148$31": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:148.42-148.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
          }
        },
        "$add${workspace}/verilog/Packetizer.v:226$39": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:226.13-226.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ]
          }
        },
        "$add${workspace}/verilog/Packetizer.v:80$24": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:80.24-80.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ]
          }
        },
        "$and${workspace}/verilog/Packetizer.v:59$21": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:59.20-59.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 33 ],
            "Y": [ 135 ]
          }
        },
        "$eq${workspace}/verilog/Packetizer.v:222$36": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:222.13-222.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ "1", "1", "1", "1", "1", "1", "0", "0", "1", "0" ],
            "Y": [ 136 ]
          }
        },
        "$eq${workspace}/verilog/Packetizer.v:226$40": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:226.13-226.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
            "B": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
            "Y": [ 153 ]
          }
        },
        "$eq${workspace}/verilog/Packetizer.v:64$23": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7 ],
            "B": [ "0", "0", "1", "0" ],
            "Y": [ 154 ]
          }
        },
        "$gt${workspace}/verilog/Packetizer.v:222$37": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:222.55-222.79"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 155 ]
          }
        },
        "$logic_not${workspace}/verilog/Packetizer.v:176$32": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:176.17-176.26"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 32 ],
            "Y": [ 156 ]
          }
        },
        "$lt${workspace}/verilog/Packetizer.v:84$25": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:84.17-84.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ "0", "0", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 157 ]
          }
        },
        "$lt${workspace}/verilog/Packetizer.v:88$26": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:88.22-88.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 158 ]
          }
        },
        "$lt${workspace}/verilog/Packetizer.v:92$28": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:92.22-92.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ "0", "0", "0", "1", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 159 ]
          }
        },
        "$lt${workspace}/verilog/Packetizer.v:98$30": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:98.22-98.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ "0", "0", "0", "1", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 160 ]
          }
        },
        "$not${workspace}/verilog/Packetizer.v:90$27": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:90.33-90.44"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115 ],
            "Y": [ 161 ]
          }
        },
        "$procdff$331": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 162 ],
            "Q": [ 50 ]
          }
        },
        "$procdff$332": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178 ],
            "Q": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ]
          }
        },
        "$procdff$333": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 179 ],
            "Q": [ 33 ]
          }
        },
        "$procdff$334": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 180, 181, 182, 183, 184, 185, 186, 187 ],
            "Q": [ 36, 37, 38, 39, 40, 41, 42, 43 ]
          }
        },
        "$procdff$335": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 188 ],
            "Q": [ 44 ]
          }
        },
        "$procdff$336": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 189 ],
            "Q": [ 46 ]
          }
        },
        "$procdff$337": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 190 ],
            "Q": [ 47 ]
          }
        },
        "$procdff$338": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 191 ],
            "Q": [ 48 ]
          }
        },
        "$procdff$339": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 192 ],
            "Q": [ 49 ]
          }
        },
        "$procdff$340": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 193, 194, 195, 196, 197, 198, 199, 200, 201, 202 ],
            "Q": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ]
          }
        },
        "$procdff$341": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ],
            "Q": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
          }
        },
        "$procdff$342": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 219, 220, 221, 222, 223 ],
            "Q": [ 224, 225, 226, 227, 228 ]
          }
        },
        "$procmux$100": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0" ],
            "B": [ 229, 230, 231, 232, 233 ],
            "S": [ 3 ],
            "Y": [ 219, 220, 221, 222, 223 ]
          }
        },
        "$procmux$107": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:148.17-148.25|{workspace}/verilog/Packetizer.v:148.13-149.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "B": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "S": [ 32 ],
            "Y": [ 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249 ]
          }
        },
        "$procmux$109": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "B": [ 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 250, 251 ],
            "Y": [ 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267 ]
          }
        },
        "$procmux$110_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "1", "0", "0" ],
            "Y": [ 250 ]
          }
        },
        "$procmux$111_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "1", "0", "0", "0", "0" ],
            "Y": [ 251 ]
          }
        },
        "$procmux$112": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "B": [ 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267 ],
            "S": [ 154 ],
            "Y": [ 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283 ]
          }
        },
        "$procmux$114": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283 ],
            "S": [ 3 ],
            "Y": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ]
          }
        },
        "$procmux$122": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 284, 285 ],
            "Y": [ 286, 287, 288, 289, 290, 291, 292, 293, 294, 295 ]
          }
        },
        "$procmux$123_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "1", "0", "0", "0" ],
            "Y": [ 284 ]
          }
        },
        "$procmux$124_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "1", "0", "0", "0", "0" ],
            "Y": [ 285 ]
          }
        },
        "$procmux$125": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ 286, 287, 288, 289, 290, 291, 292, 293, 294, 295 ],
            "S": [ 154 ],
            "Y": [ 296, 297, 298, 299, 300, 301, 302, 303, 304, 305 ]
          }
        },
        "$procmux$127": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 296, 297, 298, 299, 300, 301, 302, 303, 304, 305 ],
            "S": [ 3 ],
            "Y": [ 193, 194, 195, 196, 197, 198, 199, 200, 201, 202 ]
          }
        },
        "$procmux$135": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 306 ],
            "Y": [ 307 ]
          }
        },
        "$procmux$136_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "1", "0", "0", "0" ],
            "Y": [ 306 ]
          }
        },
        "$procmux$137": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 307 ],
            "S": [ 154 ],
            "Y": [ 308 ]
          }
        },
        "$procmux$139": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 48 ],
            "B": [ 308 ],
            "S": [ 3 ],
            "Y": [ 191 ]
          }
        },
        "$procmux$145": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0", "0" ],
            "S": [ 309, 310 ],
            "Y": [ 311 ]
          }
        },
        "$procmux$146_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "1", "0" ],
            "Y": [ 309 ]
          }
        },
        "$procmux$147_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "1", "0", "0" ],
            "Y": [ 310 ]
          }
        },
        "$procmux$148": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 35 ],
            "B": [ 311 ],
            "S": [ 154 ],
            "Y": [ 312 ]
          }
        },
        "$procmux$150": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47 ],
            "B": [ 312 ],
            "S": [ 3 ],
            "Y": [ 190 ]
          }
        },
        "$procmux$156": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 313 ],
            "Y": [ 314 ]
          }
        },
        "$procmux$157_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "1", "0" ],
            "Y": [ 313 ]
          }
        },
        "$procmux$158": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 314 ],
            "S": [ 154 ],
            "Y": [ 315 ]
          }
        },
        "$procmux$160": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 46 ],
            "B": [ 315 ],
            "S": [ 3 ],
            "Y": [ 189 ]
          }
        },
        "$procmux$166": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 32, 32, "1" ],
            "S": [ 316, 317, 318 ],
            "Y": [ 319 ]
          }
        },
        "$procmux$167_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "1", "0" ],
            "Y": [ 316 ]
          }
        },
        "$procmux$168_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "1", "0", "0" ],
            "Y": [ 317 ]
          }
        },
        "$procmux$169_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "1", "0", "0", "0" ],
            "Y": [ 318 ]
          }
        },
        "$procmux$170": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 319 ],
            "S": [ 154 ],
            "Y": [ 320 ]
          }
        },
        "$procmux$172": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 44 ],
            "B": [ 320 ],
            "S": [ 3 ],
            "Y": [ 188 ]
          }
        },
        "$procmux$178": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 24, 25, 26, 27, 28, 29, 30, 31, 24, 25, 26, 27, 28, 29, 30, 31, 321, 322, 323, 324, 325, 326, 327, 328 ],
            "S": [ 329, 330, 331 ],
            "Y": [ 332, 333, 334, 335, 336, 337, 338, 339 ]
          }
        },
        "$procmux$179_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "1", "0" ],
            "Y": [ 329 ]
          }
        },
        "$procmux$180_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "1", "0", "0" ],
            "Y": [ 330 ]
          }
        },
        "$procmux$182": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000010000",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 8, 8, 8, 8, 8, 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 11, 11, 11, 11, 11, 11, 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 13, 13, 13, 13, 13, 13, 13, 13, 14, 14, 14, 14, 14, 14, 14, 14, 15, 15, 15, 15, 15, 15, 15, 15, 16, 16, 16, 16, 16, 16, 16, 16, 17, 17, 17, 17, 17, 17, 17, 17, 18, 18, 18, 18, 18, 18, 18, 18, 19, 19, 19, 19, 19, 19, 19, 19, 20, 20, 20, 20, 20, 20, 20, 20, 21, 21, 21, 21, 21, 21, 21, 21, 22, 22, 22, 22, 22, 22, 22, 22, 23, 23, 23, 23, 23, 23, 23, 23 ],
            "S": [ 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355 ],
            "Y": [ 356, 357, 358, 359, 360, 361, 362, 363 ]
          }
        },
        "$procmux$183_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "1", "1", "1", "0" ],
            "Y": [ 340 ]
          }
        },
        "$procmux$184_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "0", "1", "1", "0" ],
            "Y": [ 341 ]
          }
        },
        "$procmux$185_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "1", "0", "1", "0" ],
            "Y": [ 342 ]
          }
        },
        "$procmux$186_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "0", "0", "1", "0" ],
            "Y": [ 343 ]
          }
        },
        "$procmux$187_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "1", "1", "0", "0" ],
            "Y": [ 344 ]
          }
        },
        "$procmux$188_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 345 ]
          }
        },
        "$procmux$189_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "1", "0", "0", "0" ],
            "Y": [ 346 ]
          }
        },
        "$procmux$190_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "Y": [ 347 ]
          }
        },
        "$procmux$191_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "1", "1", "1", "1" ],
            "Y": [ 348 ]
          }
        },
        "$procmux$192_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "0", "1", "1", "1" ],
            "Y": [ 349 ]
          }
        },
        "$procmux$193_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "1", "0", "1", "1" ],
            "Y": [ 350 ]
          }
        },
        "$procmux$194_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "0", "0", "1", "1" ],
            "Y": [ 351 ]
          }
        },
        "$procmux$195_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "1", "1", "0", "1" ],
            "Y": [ 352 ]
          }
        },
        "$procmux$196_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "0", "1", "0", "1" ],
            "Y": [ 353 ]
          }
        },
        "$procmux$197_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 354 ]
          }
        },
        "$procmux$198_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:118.15-135.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 116, 117, 118 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 355 ]
          }
        },
        "$procmux$199": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:98.22-98.47|{workspace}/verilog/Packetizer.v:98.18-141.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 115, 115, 115, 115, 115, 115, 115, 115 ],
            "B": [ 356, 357, 358, 359, 360, 361, 362, 363 ],
            "S": [ 160 ],
            "Y": [ 364, 365, 366, 367, 368, 369, 370, 371 ]
          }
        },
        "$procmux$202": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:92.22-92.42|{workspace}/verilog/Packetizer.v:92.18-141.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 364, 365, 366, 367, 368, 369, 370, 371 ],
            "B": [ 372, 372, 372, 372, 372, 372, 372, 372 ],
            "S": [ 159 ],
            "Y": [ 373, 374, 375, 376, 377, 378, 379, 380 ]
          }
        },
        "$procmux$205": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:88.22-88.38|{workspace}/verilog/Packetizer.v:88.18-141.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 373, 374, 375, 376, 377, 378, 379, 380 ],
            "B": [ 161, 161, 161, 161, 161, 161, 161, 161 ],
            "S": [ 158 ],
            "Y": [ 381, 382, 383, 384, 385, 386, 387, 388 ]
          }
        },
        "$procmux$208": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:84.17-84.33|{workspace}/verilog/Packetizer.v:84.13-141.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 381, 382, 383, 384, 385, 386, 387, 388 ],
            "B": [ 115, 115, 115, 115, 115, 115, 115, 115 ],
            "S": [ 157 ],
            "Y": [ 321, 322, 323, 324, 325, 326, 327, 328 ]
          }
        },
        "$procmux$210_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "1", "0", "0", "0" ],
            "Y": [ 331 ]
          }
        },
        "$procmux$211": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 24, 25, 26, 27, 28, 29, 30, 31 ],
            "B": [ 332, 333, 334, 335, 336, 337, 338, 339 ],
            "S": [ 154 ],
            "Y": [ 389, 390, 391, 392, 393, 394, 395, 396 ]
          }
        },
        "$procmux$213": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
            "B": [ 389, 390, 391, 392, 393, 394, 395, 396 ],
            "S": [ 3 ],
            "Y": [ 180, 181, 182, 183, 184, 185, 186, 187 ]
          }
        },
        "$procmux$218": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1", "1", "1", "1" ],
            "S": [ 397, 398, 399, 400 ],
            "Y": [ 401 ]
          }
        },
        "$procmux$219_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "0", "1" ],
            "Y": [ 397 ]
          }
        },
        "$procmux$220_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "1", "0" ],
            "Y": [ 398 ]
          }
        },
        "$procmux$221_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "1", "0", "0" ],
            "Y": [ 399 ]
          }
        },
        "$procmux$222_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "1", "0", "0", "0", "0" ],
            "Y": [ 400 ]
          }
        },
        "$procmux$223": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45 ],
            "B": [ 401 ],
            "S": [ 154 ],
            "Y": [ 402 ]
          }
        },
        "$procmux$225": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 33 ],
            "B": [ 402 ],
            "S": [ 3 ],
            "Y": [ 179 ]
          }
        },
        "$procmux$229": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
            "B": [ 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418 ],
            "S": [ 154 ],
            "Y": [ 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434 ]
          }
        },
        "$procmux$231": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
            "B": [ 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434 ],
            "S": [ 3 ],
            "Y": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178 ]
          }
        },
        "$procmux$236": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:176.17-176.26|{workspace}/verilog/Packetizer.v:176.13-177.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 50 ],
            "S": [ 32 ],
            "Y": [ 435 ]
          }
        },
        "$procmux$238": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 435, "0", "0" ],
            "S": [ 436, 437, 438 ],
            "Y": [ 439 ]
          }
        },
        "$procmux$239_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "0", "1" ],
            "Y": [ 436 ]
          }
        },
        "$procmux$240_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "1", "0", "0", "0" ],
            "Y": [ 437 ]
          }
        },
        "$procmux$241_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "1", "0", "0", "0", "0" ],
            "Y": [ 438 ]
          }
        },
        "$procmux$242": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 439 ],
            "S": [ 154 ],
            "Y": [ 440 ]
          }
        },
        "$procmux$244": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 440 ],
            "S": [ 3 ],
            "Y": [ 162 ]
          }
        },
        "$procmux$65": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:234.13-234.21|{workspace}/verilog/Packetizer.v:234.9-235.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "1" ],
            "S": [ 32 ],
            "Y": [ 441, 442, 443, 444, 445 ]
          }
        },
        "$procmux$67": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000101",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:215.5-240.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0" ],
            "B": [ 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465 ],
            "S": [ 466, 467, 468, 469, 470 ],
            "Y": [ 471, 472, 473, 474, 475 ]
          }
        },
        "$procmux$68_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:215.5-240.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "0", "1" ],
            "Y": [ 466 ]
          }
        },
        "$procmux$70": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:230.13-230.21|{workspace}/verilog/Packetizer.v:230.9-231.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "1", "0" ],
            "B": [ "0", "0", "0", "0", "1" ],
            "S": [ 32 ],
            "Y": [ 446, 447, 448, 449, 450 ]
          }
        },
        "$procmux$72_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:215.5-240.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "1", "0" ],
            "Y": [ 467 ]
          }
        },
        "$procmux$74": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:226.13-226.52|{workspace}/verilog/Packetizer.v:226.9-227.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "1", "0", "0" ],
            "B": [ "0", "0", "0", "1", "0" ],
            "S": [ 153 ],
            "Y": [ 451, 452, 453, 454, 455 ]
          }
        },
        "$procmux$76_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:215.5-240.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "1", "0", "0" ],
            "Y": [ 468 ]
          }
        },
        "$procmux$78": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:222.13-222.38|{workspace}/verilog/Packetizer.v:222.9-223.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "1", "0", "0", "0" ],
            "B": [ 476, 477, 478, 479, 480 ],
            "S": [ 136 ],
            "Y": [ 456, 457, 458, 459, 460 ]
          }
        },
        "$procmux$80_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:215.5-240.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "1", "0", "0", "0" ],
            "Y": [ 469 ]
          }
        },
        "$procmux$82": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:217.13-217.20|{workspace}/verilog/Packetizer.v:217.9-218.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0" ],
            "B": [ "0", "1", "0", "0", "0" ],
            "S": [ 135 ],
            "Y": [ 461, 462, 463, 464, 465 ]
          }
        },
        "$procmux$84_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:215.5-240.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "1", "0", "0", "0", "0" ],
            "Y": [ 470 ]
          }
        },
        "$procmux$89": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1", "1" ],
            "S": [ 481, 482 ],
            "Y": [ 483 ]
          }
        },
        "$procmux$90_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "0", "1", "0" ],
            "Y": [ 481 ]
          }
        },
        "$procmux$91_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:0.0-0.0|{workspace}/verilog/Packetizer.v:66.9-188.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ "0", "0", "1", "0", "0" ],
            "Y": [ 482 ]
          }
        },
        "$procmux$92": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 483 ],
            "S": [ 154 ],
            "Y": [ 484 ]
          }
        },
        "$procmux$94": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:63.9-63.14|{workspace}/verilog/Packetizer.v:63.5-210.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 484 ],
            "S": [ 3 ],
            "Y": [ 192 ]
          }
        },
        "$procmux$98": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32|{workspace}/verilog/Packetizer.v:64.7-202.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228 ],
            "B": [ 471, 472, 473, 474, 475 ],
            "S": [ 154 ],
            "Y": [ 229, 230, 231, 232, 233 ]
          }
        },
        "$ternary${workspace}/verilog/Packetizer.v:190$34": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:190.33-190.79"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, "0" ],
            "B": [ 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23 ],
            "S": [ 35 ],
            "Y": [ 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418 ]
          }
        },
        "$ternary${workspace}/verilog/Packetizer.v:222$38": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:222.55-222.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "1", "0" ],
            "B": [ "0", "0", "1", "0", "0" ],
            "S": [ 155 ],
            "Y": [ 476, 477, 478, 479, 480 ]
          }
        },
        "$xor${workspace}/verilog/Packetizer.v:96$29": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:96.33-96.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 35 ],
            "B": [ 115 ],
            "Y": [ 372 ]
          }
        }
      },
      "netnames": {
        "$0\\I_tready[0:0]": {
          "hide_name": 1,
          "bits": [ 179 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\O_tdata[7:0]": {
          "hide_name": 1,
          "bits": [ 180, 181, 182, 183, 184, 185, 186, 187 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\O_tlast[0:0]": {
          "hide_name": 1,
          "bits": [ 189 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\O_tuser[0:0]": {
          "hide_name": 1,
          "bits": [ 190 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\O_tvalid[0:0]": {
          "hide_name": 1,
          "bits": [ 188 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\hdr_cnt[9:0]": {
          "hide_name": 1,
          "bits": [ 193, 194, 195, 196, 197, 198, 199, 200, 201, 202 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\hdr_vld[0:0]": {
          "hide_name": 1,
          "bits": [ 191 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\payload_cnt[15:0]": {
          "hide_name": 1,
          "bits": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\payload_length_symbs[15:0]": {
          "hide_name": 1,
          "bits": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\pkt_sent[0:0]": {
          "hide_name": 1,
          "bits": [ 162 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\pld_vld[0:0]": {
          "hide_name": 1,
          "bits": [ 192 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\state[4:0]": {
          "hide_name": 1,
          "bits": [ 219, 220, 221, 222, 223 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:62.3-211.6"
          }
        },
        "$0\\state_next[4:0]": {
          "hide_name": 1,
          "bits": [ 471, 472, 473, 474, 475 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:214.3-241.6"
          }
        },
        "$add${workspace}/verilog/Packetizer.v:148$31_Y": {
          "hide_name": 1,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:148.42-148.61"
          }
        },
        "$add${workspace}/verilog/Packetizer.v:226$39_Y": {
          "hide_name": 1,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:226.13-226.28"
          }
        },
        "$add${workspace}/verilog/Packetizer.v:80$24_Y": {
          "hide_name": 1,
          "bits": [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:80.24-80.39"
          }
        },
        "$and${workspace}/verilog/Packetizer.v:59$21_Y": {
          "hide_name": 1,
          "bits": [ 135 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:59.20-59.39"
          }
        },
        "$eq${workspace}/verilog/Packetizer.v:222$36_Y": {
          "hide_name": 1,
          "bits": [ 136 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:222.13-222.38"
          }
        },
        "$eq${workspace}/verilog/Packetizer.v:226$40_Y": {
          "hide_name": 1,
          "bits": [ 153 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:226.13-226.52"
          }
        },
        "$eq${workspace}/verilog/Packetizer.v:64$23_Y": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:64.11-64.32"
          }
        },
        "$gt${workspace}/verilog/Packetizer.v:222$37_Y": {
          "hide_name": 1,
          "bits": [ 155 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:222.55-222.79"
          }
        },
        "$logic_not${workspace}/verilog/Packetizer.v:176$32_Y": {
          "hide_name": 1,
          "bits": [ 156 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:176.17-176.26"
          }
        },
        "$lt${workspace}/verilog/Packetizer.v:84$25_Y": {
          "hide_name": 1,
          "bits": [ 157 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:84.17-84.33"
          }
        },
        "$lt${workspace}/verilog/Packetizer.v:88$26_Y": {
          "hide_name": 1,
          "bits": [ 158 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:88.22-88.38"
          }
        },
        "$lt${workspace}/verilog/Packetizer.v:92$28_Y": {
          "hide_name": 1,
          "bits": [ 159 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:92.22-92.42"
          }
        },
        "$lt${workspace}/verilog/Packetizer.v:98$30_Y": {
          "hide_name": 1,
          "bits": [ 160 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:98.22-98.47"
          }
        },
        "$not${workspace}/verilog/Packetizer.v:90$27_Y": {
          "hide_name": 1,
          "bits": [ 161 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:90.33-90.44"
          }
        },
        "$procmux$100_Y": {
          "hide_name": 1,
          "bits": [ 219, 220, 221, 222, 223 ],
          "attributes": {
          }
        },
        "$procmux$101_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$107_Y": {
          "hide_name": 1,
          "bits": [ 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249 ],
          "attributes": {
          }
        },
        "$procmux$108_CMP": {
          "hide_name": 1,
          "bits": [ 32 ],
          "attributes": {
          }
        },
        "$procmux$109_Y": {
          "hide_name": 1,
          "bits": [ 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267 ],
          "attributes": {
          }
        },
        "$procmux$110_CMP": {
          "hide_name": 1,
          "bits": [ 250 ],
          "attributes": {
          }
        },
        "$procmux$111_CMP": {
          "hide_name": 1,
          "bits": [ 251 ],
          "attributes": {
          }
        },
        "$procmux$112_Y": {
          "hide_name": 1,
          "bits": [ 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283 ],
          "attributes": {
          }
        },
        "$procmux$113_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$114_Y": {
          "hide_name": 1,
          "bits": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ],
          "attributes": {
          }
        },
        "$procmux$115_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$122_Y": {
          "hide_name": 1,
          "bits": [ 286, 287, 288, 289, 290, 291, 292, 293, 294, 295 ],
          "attributes": {
          }
        },
        "$procmux$123_CMP": {
          "hide_name": 1,
          "bits": [ 284 ],
          "attributes": {
          }
        },
        "$procmux$124_CMP": {
          "hide_name": 1,
          "bits": [ 285 ],
          "attributes": {
          }
        },
        "$procmux$125_Y": {
          "hide_name": 1,
          "bits": [ 296, 297, 298, 299, 300, 301, 302, 303, 304, 305 ],
          "attributes": {
          }
        },
        "$procmux$126_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$127_Y": {
          "hide_name": 1,
          "bits": [ 193, 194, 195, 196, 197, 198, 199, 200, 201, 202 ],
          "attributes": {
          }
        },
        "$procmux$128_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$135_Y": {
          "hide_name": 1,
          "bits": [ 307 ],
          "attributes": {
          }
        },
        "$procmux$136_CMP": {
          "hide_name": 1,
          "bits": [ 306 ],
          "attributes": {
          }
        },
        "$procmux$137_Y": {
          "hide_name": 1,
          "bits": [ 308 ],
          "attributes": {
          }
        },
        "$procmux$138_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$139_Y": {
          "hide_name": 1,
          "bits": [ 191 ],
          "attributes": {
          }
        },
        "$procmux$140_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$145_Y": {
          "hide_name": 1,
          "bits": [ 311 ],
          "attributes": {
          }
        },
        "$procmux$146_CMP": {
          "hide_name": 1,
          "bits": [ 309 ],
          "attributes": {
          }
        },
        "$procmux$147_CMP": {
          "hide_name": 1,
          "bits": [ 310 ],
          "attributes": {
          }
        },
        "$procmux$148_Y": {
          "hide_name": 1,
          "bits": [ 312 ],
          "attributes": {
          }
        },
        "$procmux$149_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$150_Y": {
          "hide_name": 1,
          "bits": [ 190 ],
          "attributes": {
          }
        },
        "$procmux$151_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$156_Y": {
          "hide_name": 1,
          "bits": [ 314 ],
          "attributes": {
          }
        },
        "$procmux$157_CMP": {
          "hide_name": 1,
          "bits": [ 313 ],
          "attributes": {
          }
        },
        "$procmux$158_Y": {
          "hide_name": 1,
          "bits": [ 315 ],
          "attributes": {
          }
        },
        "$procmux$159_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$160_Y": {
          "hide_name": 1,
          "bits": [ 189 ],
          "attributes": {
          }
        },
        "$procmux$161_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$166_Y": {
          "hide_name": 1,
          "bits": [ 319 ],
          "attributes": {
          }
        },
        "$procmux$167_CMP": {
          "hide_name": 1,
          "bits": [ 316 ],
          "attributes": {
          }
        },
        "$procmux$168_CMP": {
          "hide_name": 1,
          "bits": [ 317 ],
          "attributes": {
          }
        },
        "$procmux$169_CMP": {
          "hide_name": 1,
          "bits": [ 318 ],
          "attributes": {
          }
        },
        "$procmux$170_Y": {
          "hide_name": 1,
          "bits": [ 320 ],
          "attributes": {
          }
        },
        "$procmux$171_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$172_Y": {
          "hide_name": 1,
          "bits": [ 188 ],
          "attributes": {
          }
        },
        "$procmux$173_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$178_Y": {
          "hide_name": 1,
          "bits": [ 332, 333, 334, 335, 336, 337, 338, 339 ],
          "attributes": {
          }
        },
        "$procmux$179_CMP": {
          "hide_name": 1,
          "bits": [ 329 ],
          "attributes": {
          }
        },
        "$procmux$180_CMP": {
          "hide_name": 1,
          "bits": [ 330 ],
          "attributes": {
          }
        },
        "$procmux$182_Y": {
          "hide_name": 1,
          "bits": [ 356, 357, 358, 359, 360, 361, 362, 363 ],
          "attributes": {
          }
        },
        "$procmux$183_CMP": {
          "hide_name": 1,
          "bits": [ 340 ],
          "attributes": {
          }
        },
        "$procmux$184_CMP": {
          "hide_name": 1,
          "bits": [ 341 ],
          "attributes": {
          }
        },
        "$procmux$185_CMP": {
          "hide_name": 1,
          "bits": [ 342 ],
          "attributes": {
          }
        },
        "$procmux$186_CMP": {
          "hide_name": 1,
          "bits": [ 343 ],
          "attributes": {
          }
        },
        "$procmux$187_CMP": {
          "hide_name": 1,
          "bits": [ 344 ],
          "attributes": {
          }
        },
        "$procmux$188_CMP": {
          "hide_name": 1,
          "bits": [ 345 ],
          "attributes": {
          }
        },
        "$procmux$189_CMP": {
          "hide_name": 1,
          "bits": [ 346 ],
          "attributes": {
          }
        },
        "$procmux$190_CMP": {
          "hide_name": 1,
          "bits": [ 347 ],
          "attributes": {
          }
        },
        "$procmux$191_CMP": {
          "hide_name": 1,
          "bits": [ 348 ],
          "attributes": {
          }
        },
        "$procmux$192_CMP": {
          "hide_name": 1,
          "bits": [ 349 ],
          "attributes": {
          }
        },
        "$procmux$193_CMP": {
          "hide_name": 1,
          "bits": [ 350 ],
          "attributes": {
          }
        },
        "$procmux$194_CMP": {
          "hide_name": 1,
          "bits": [ 351 ],
          "attributes": {
          }
        },
        "$procmux$195_CMP": {
          "hide_name": 1,
          "bits": [ 352 ],
          "attributes": {
          }
        },
        "$procmux$196_CMP": {
          "hide_name": 1,
          "bits": [ 353 ],
          "attributes": {
          }
        },
        "$procmux$197_CMP": {
          "hide_name": 1,
          "bits": [ 354 ],
          "attributes": {
          }
        },
        "$procmux$198_CMP": {
          "hide_name": 1,
          "bits": [ 355 ],
          "attributes": {
          }
        },
        "$procmux$199_Y": {
          "hide_name": 1,
          "bits": [ 364, 365, 366, 367, 368, 369, 370, 371 ],
          "attributes": {
          }
        },
        "$procmux$200_CMP": {
          "hide_name": 1,
          "bits": [ 160 ],
          "attributes": {
          }
        },
        "$procmux$202_Y": {
          "hide_name": 1,
          "bits": [ 373, 374, 375, 376, 377, 378, 379, 380 ],
          "attributes": {
          }
        },
        "$procmux$203_CMP": {
          "hide_name": 1,
          "bits": [ 159 ],
          "attributes": {
          }
        },
        "$procmux$205_Y": {
          "hide_name": 1,
          "bits": [ 381, 382, 383, 384, 385, 386, 387, 388 ],
          "attributes": {
          }
        },
        "$procmux$206_CMP": {
          "hide_name": 1,
          "bits": [ 158 ],
          "attributes": {
          }
        },
        "$procmux$208_Y": {
          "hide_name": 1,
          "bits": [ 321, 322, 323, 324, 325, 326, 327, 328 ],
          "attributes": {
          }
        },
        "$procmux$209_CMP": {
          "hide_name": 1,
          "bits": [ 157 ],
          "attributes": {
          }
        },
        "$procmux$210_CMP": {
          "hide_name": 1,
          "bits": [ 331 ],
          "attributes": {
          }
        },
        "$procmux$211_Y": {
          "hide_name": 1,
          "bits": [ 389, 390, 391, 392, 393, 394, 395, 396 ],
          "attributes": {
          }
        },
        "$procmux$212_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$213_Y": {
          "hide_name": 1,
          "bits": [ 180, 181, 182, 183, 184, 185, 186, 187 ],
          "attributes": {
          }
        },
        "$procmux$214_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$218_Y": {
          "hide_name": 1,
          "bits": [ 401 ],
          "attributes": {
          }
        },
        "$procmux$219_CMP": {
          "hide_name": 1,
          "bits": [ 397 ],
          "attributes": {
          }
        },
        "$procmux$220_CMP": {
          "hide_name": 1,
          "bits": [ 398 ],
          "attributes": {
          }
        },
        "$procmux$221_CMP": {
          "hide_name": 1,
          "bits": [ 399 ],
          "attributes": {
          }
        },
        "$procmux$222_CMP": {
          "hide_name": 1,
          "bits": [ 400 ],
          "attributes": {
          }
        },
        "$procmux$223_Y": {
          "hide_name": 1,
          "bits": [ 402 ],
          "attributes": {
          }
        },
        "$procmux$224_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$225_Y": {
          "hide_name": 1,
          "bits": [ 179 ],
          "attributes": {
          }
        },
        "$procmux$226_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$229_Y": {
          "hide_name": 1,
          "bits": [ 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434 ],
          "attributes": {
          }
        },
        "$procmux$230_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$231_Y": {
          "hide_name": 1,
          "bits": [ 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178 ],
          "attributes": {
          }
        },
        "$procmux$232_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$236_Y": {
          "hide_name": 1,
          "bits": [ 435 ],
          "attributes": {
          }
        },
        "$procmux$237_CMP": {
          "hide_name": 1,
          "bits": [ 156 ],
          "attributes": {
          }
        },
        "$procmux$238_Y": {
          "hide_name": 1,
          "bits": [ 439 ],
          "attributes": {
          }
        },
        "$procmux$239_CMP": {
          "hide_name": 1,
          "bits": [ 436 ],
          "attributes": {
          }
        },
        "$procmux$240_CMP": {
          "hide_name": 1,
          "bits": [ 437 ],
          "attributes": {
          }
        },
        "$procmux$241_CMP": {
          "hide_name": 1,
          "bits": [ 438 ],
          "attributes": {
          }
        },
        "$procmux$242_Y": {
          "hide_name": 1,
          "bits": [ 440 ],
          "attributes": {
          }
        },
        "$procmux$243_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$244_Y": {
          "hide_name": 1,
          "bits": [ 162 ],
          "attributes": {
          }
        },
        "$procmux$245_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$65_Y": {
          "hide_name": 1,
          "bits": [ 441, 442, 443, 444, 445 ],
          "attributes": {
          }
        },
        "$procmux$66_CMP": {
          "hide_name": 1,
          "bits": [ 32 ],
          "attributes": {
          }
        },
        "$procmux$67_Y": {
          "hide_name": 1,
          "bits": [ 471, 472, 473, 474, 475 ],
          "attributes": {
          }
        },
        "$procmux$68_CMP": {
          "hide_name": 1,
          "bits": [ 466 ],
          "attributes": {
          }
        },
        "$procmux$70_Y": {
          "hide_name": 1,
          "bits": [ 446, 447, 448, 449, 450 ],
          "attributes": {
          }
        },
        "$procmux$71_CMP": {
          "hide_name": 1,
          "bits": [ 32 ],
          "attributes": {
          }
        },
        "$procmux$72_CMP": {
          "hide_name": 1,
          "bits": [ 467 ],
          "attributes": {
          }
        },
        "$procmux$74_Y": {
          "hide_name": 1,
          "bits": [ 451, 452, 453, 454, 455 ],
          "attributes": {
          }
        },
        "$procmux$75_CMP": {
          "hide_name": 1,
          "bits": [ 153 ],
          "attributes": {
          }
        },
        "$procmux$76_CMP": {
          "hide_name": 1,
          "bits": [ 468 ],
          "attributes": {
          }
        },
        "$procmux$78_Y": {
          "hide_name": 1,
          "bits": [ 456, 457, 458, 459, 460 ],
          "attributes": {
          }
        },
        "$procmux$79_CMP": {
          "hide_name": 1,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "$procmux$80_CMP": {
          "hide_name": 1,
          "bits": [ 469 ],
          "attributes": {
          }
        },
        "$procmux$82_Y": {
          "hide_name": 1,
          "bits": [ 461, 462, 463, 464, 465 ],
          "attributes": {
          }
        },
        "$procmux$83_CMP": {
          "hide_name": 1,
          "bits": [ 135 ],
          "attributes": {
          }
        },
        "$procmux$84_CMP": {
          "hide_name": 1,
          "bits": [ 470 ],
          "attributes": {
          }
        },
        "$procmux$89_Y": {
          "hide_name": 1,
          "bits": [ 483 ],
          "attributes": {
          }
        },
        "$procmux$90_CMP": {
          "hide_name": 1,
          "bits": [ 481 ],
          "attributes": {
          }
        },
        "$procmux$91_CMP": {
          "hide_name": 1,
          "bits": [ 482 ],
          "attributes": {
          }
        },
        "$procmux$92_Y": {
          "hide_name": 1,
          "bits": [ 484 ],
          "attributes": {
          }
        },
        "$procmux$93_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$procmux$94_Y": {
          "hide_name": 1,
          "bits": [ 192 ],
          "attributes": {
          }
        },
        "$procmux$95_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$98_Y": {
          "hide_name": 1,
          "bits": [ 229, 230, 231, 232, 233 ],
          "attributes": {
          }
        },
        "$procmux$99_CMP": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$shr${workspace}/verilog/Packetizer.v:190$33_Y": {
          "hide_name": 1,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:190.60-190.79"
          }
        },
        "$ternary${workspace}/verilog/Packetizer.v:190$34_Y": {
          "hide_name": 1,
          "bits": [ 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:190.33-190.79"
          }
        },
        "$ternary${workspace}/verilog/Packetizer.v:222$38_Y": {
          "hide_name": 1,
          "bits": [ 476, 477, 478, 479, 480 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:222.55-222.104"
          }
        },
        "$xor${workspace}/verilog/Packetizer.v:96$29_Y": {
          "hide_name": 1,
          "bits": [ 372 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:96.33-96.53"
          }
        },
        "I_tdata": {
          "hide_name": 0,
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:26.28-26.35"
          }
        },
        "I_tlast": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:29.28-29.35"
          }
        },
        "I_trans": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:58.8-58.15"
          }
        },
        "I_tready": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:28.28-28.36"
          }
        },
        "I_tuser": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:30.28-30.35"
          }
        },
        "I_tvalid": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:27.28-27.36"
          }
        },
        "MODE_CTRL": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:21.28-21.37"
          }
        },
        "O_tdata": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:32.28-32.35"
          }
        },
        "O_tlast": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:35.28-35.35"
          }
        },
        "O_tready": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:34.28-34.36"
          }
        },
        "O_tuser": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:36.28-36.35"
          }
        },
        "O_tvalid": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:33.28-33.36"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:18.28-18.31"
          }
        },
        "hdr_cnt": {
          "hide_name": 0,
          "bits": [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:48.14-48.21"
          }
        },
        "hdr_vld": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:38.28-38.35"
          }
        },
        "payload_cnt": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:49.14-49.25"
          }
        },
        "payload_length": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:24.28-24.42"
          }
        },
        "payload_length_symbs": {
          "hide_name": 0,
          "bits": [ 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:51.14-51.34"
          }
        },
        "pkt_sent": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:40.28-40.36"
          }
        },
        "pld_vld": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:39.28-39.35"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "X_INTERFACE_PAREMETER": "POLARITY ACTIVE_LOW",
            "src": "{workspace}/verilog/Packetizer.v:20.28-20.33"
          }
        },
        "state": {
          "hide_name": 0,
          "bits": [ 224, 225, 226, 227, 228 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:50.14-50.19"
          }
        },
        "state_next": {
          "hide_name": 0,
          "bits": [ 471, 472, 473, 474, 475 ],
          "attributes": {
            "src": "{workspace}/verilog/Packetizer.v:50.21-50.31"
          }
        }
      }
    },
    "Tx": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Tx_wrapper.v:1.1-142.10"
      },
      "ports": {
        "rst_n_1M024": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "MODE_CTRL": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6 ]
        },
        "DELAY_CNT": {
          "direction": "input",
          "bits": [ 7, 8, 9, 10 ]
        },
        "TX_PHASE_CONFIG": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ]
        },
        "rst_16M384": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "clk_16M384": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "clk_1M024": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "clk_2M048": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "tx_valid": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "tx_serial": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "data_tlast": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "data_tvalid": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "data_tuser": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "data_tdata": {
          "direction": "output",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43 ]
        },
        "DAC_I": {
          "direction": "output",
          "bits": [ 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "DAC_Q": {
          "direction": "output",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "DAC_valid": {
          "direction": "output",
          "bits": [ 68 ]
        },
        "DAC_bits": {
          "direction": "output",
          "bits": [ 69, 70 ]
        }
      },
      "cells": {
        "u_Bits_Flatten": {
          "hide_name": 0,
          "type": "Bits_Flatten",
          "parameters": {
            "BYPASS_SELECTION": "1",
            "M": "00000000000000000000000000001000",
            "N": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_wrapper.v:127.5-135.6"
          },
          "port_directions": {
            "I": "input",
            "I_vld": "input",
            "O": "output",
            "O_vld": "output",
            "bypass": "input",
            "clk_in": "input",
            "clk_out": "input"
          },
          "connections": {
            "I": [ 71, 72, 73, 74, 75, 76, 77, 78 ],
            "I_vld": [ 79 ],
            "O": [ 32 ],
            "O_vld": [ 31 ],
            "bypass": [ 80 ],
            "clk_in": [ 29 ],
            "clk_out": [ 30 ]
          }
        },
        "u_PSK_Modulation": {
          "hide_name": 0,
          "type": "PSK_Modulation",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_wrapper.v:102.20-118.21"
          },
          "port_directions": {
            "DAC_I": "output",
            "DAC_Q": "output",
            "DAC_bits": "output",
            "DAC_valid": "output",
            "DELAY_CNT": "input",
            "TX_PHASE_CONFIG": "input",
            "clk_16d384M": "input",
            "clk_1d024M": "input",
            "psk_tdata": "input",
            "psk_tlast": "input",
            "psk_tready": "input",
            "psk_tuser": "input",
            "psk_tvalid": "input",
            "rst_16d384M": "input",
            "rst_n_1d024M": "input"
          },
          "connections": {
            "DAC_I": [ 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
            "DAC_Q": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
            "DAC_bits": [ 69, 70 ],
            "DAC_valid": [ 68 ],
            "DELAY_CNT": [ 7, 8, 9, 10 ],
            "TX_PHASE_CONFIG": [ 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ],
            "clk_16d384M": [ 81 ],
            "clk_1d024M": [ 82 ],
            "psk_tdata": [ 71, 72, 73, 74, 75, 76, 77, 78 ],
            "psk_tlast": [ 83 ],
            "psk_tready": [ 84 ],
            "psk_tuser": [ 80 ],
            "psk_tvalid": [ 85 ],
            "rst_16d384M": [ 86 ],
            "rst_n_1d024M": [ 87 ]
          }
        },
        "u_Packetizer": {
          "hide_name": 0,
          "type": "Packetizer",
          "parameters": {
            "BYTES": "1"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_wrapper.v:82.16-100.17"
          },
          "port_directions": {
            "I_tdata": "input",
            "I_tlast": "input",
            "I_tready": "output",
            "I_tuser": "input",
            "I_tvalid": "input",
            "MODE_CTRL": "input",
            "O_tdata": "output",
            "O_tlast": "output",
            "O_tready": "input",
            "O_tuser": "output",
            "O_tvalid": "output",
            "clk": "input",
            "hdr_vld": "output",
            "payload_length": "input",
            "pkt_sent": "output",
            "pld_vld": "output",
            "rst_n": "input"
          },
          "connections": {
            "I_tdata": [ 88, 89, 90, 91, 92, 93, 94, 95 ],
            "I_tlast": [ 96 ],
            "I_tready": [ 97 ],
            "I_tuser": [ 98 ],
            "I_tvalid": [ 99 ],
            "MODE_CTRL": [ 3, 4, 5, 6 ],
            "O_tdata": [ 71, 72, 73, 74, 75, 76, 77, 78 ],
            "O_tlast": [ 83 ],
            "O_tready": [ 84 ],
            "O_tuser": [ 80 ],
            "O_tvalid": [ 85 ],
            "clk": [ 29 ],
            "hdr_vld": [ 100 ],
            "payload_length": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
            "pkt_sent": [ 117 ],
            "pld_vld": [ 79 ],
            "rst_n": [ 2 ]
          }
        },
        "u_Tx_Data": {
          "hide_name": 0,
          "type": "Tx_Data",
          "parameters": {
            "BYTES": "1"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_wrapper.v:33.13-44.14"
          },
          "port_directions": {
            "MODE_CTRL": "input",
            "clk": "input",
            "data_tdata": "output",
            "data_tlast": "output",
            "data_tready": "input",
            "data_tuser": "output",
            "data_tvalid": "output",
            "payload_length": "output",
            "pkt_sent": "input",
            "rst_n": "input"
          },
          "connections": {
            "MODE_CTRL": [ 3, 4, 5, 6 ],
            "clk": [ 29 ],
            "data_tdata": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
            "data_tlast": [ 33 ],
            "data_tready": [ 118 ],
            "data_tuser": [ 35 ],
            "data_tvalid": [ 34 ],
            "payload_length": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
            "pkt_sent": [ 117 ],
            "rst_n": [ 2 ]
          }
        },
        "u_axis_data_fifo_0": {
          "hide_name": 0,
          "type": "axis_data_fifo_0",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_wrapper.v:53.22-66.23"
          },
          "connections": {
            "m_axis_tdata": [ 88, 89, 90, 91, 92, 93, 94, 95 ],
            "m_axis_tlast": [ 96 ],
            "m_axis_tready": [ 97 ],
            "m_axis_tuser": [ 98 ],
            "m_axis_tvalid": [ 99 ],
            "s_axis_aclk": [ 29 ],
            "s_axis_aresetn": [ 2 ],
            "s_axis_tdata": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
            "s_axis_tlast": [ 33 ],
            "s_axis_tready": [ 118 ],
            "s_axis_tuser": [ 35 ],
            "s_axis_tvalid": [ 34 ]
          }
        }
      },
      "netnames": {
        "DAC_I": {
          "hide_name": 0,
          "bits": [ 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:16.23-16.28"
          }
        },
        "DAC_Q": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:17.23-17.28"
          }
        },
        "DAC_bits": {
          "hide_name": 0,
          "bits": [ 69, 70 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:19.22-19.30"
          }
        },
        "DAC_valid": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:18.16-18.25"
          }
        },
        "DELAY_CNT": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:4.21-4.30"
          }
        },
        "FIFO_Packetizer_tdata": {
          "hide_name": 0,
          "bits": [ 88, 89, 90, 91, 92, 93, 94, 95 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:47.16-47.37"
          }
        },
        "FIFO_Packetizer_tlast": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:50.10-50.31"
          }
        },
        "FIFO_Packetizer_tready": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:49.10-49.32"
          }
        },
        "FIFO_Packetizer_tuser": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:51.10-51.31"
          }
        },
        "FIFO_Packetizer_tvalid": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:48.10-48.32"
          }
        },
        "I_tready": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:69.9-69.17"
          }
        },
        "MODE_CTRL": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:3.21-3.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:120.9-120.10"
          }
        },
        "O_vld": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:121.9-121.14"
          }
        },
        "Packetizer_PSK_tdata": {
          "hide_name": 0,
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:70.16-70.36"
          }
        },
        "Packetizer_PSK_tlast": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:72.10-72.30"
          }
        },
        "Packetizer_PSK_tready": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:74.10-74.31"
          }
        },
        "Packetizer_PSK_tuser": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:73.10-73.30"
          }
        },
        "Packetizer_PSK_tvalid": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:71.10-71.31"
          }
        },
        "TX_PHASE_CONFIG": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:5.22-5.37"
          }
        },
        "Txdata_FIFO_tdata": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:23.16-23.33"
          }
        },
        "Txdata_FIFO_tlast": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:26.10-26.27"
          }
        },
        "Txdata_FIFO_tready": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:24.10-24.28"
          }
        },
        "Txdata_FIFO_tuser": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:27.10-27.27"
          }
        },
        "Txdata_FIFO_tvalid": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:25.10-25.28"
          }
        },
        "clk_16M384": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:7.15-7.25"
          }
        },
        "clk_16d384M": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:108.43-108.54"
          }
        },
        "clk_1M024": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:8.15-8.24"
          }
        },
        "clk_1d024M": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:110.43-110.53"
          }
        },
        "clk_2M048": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:9.15-9.24"
          }
        },
        "data_tdata": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:15.22-15.32"
          }
        },
        "data_tlast": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:12.16-12.26"
          }
        },
        "data_tuser": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:14.16-14.26"
          }
        },
        "data_tvalid": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:13.16-13.27"
          }
        },
        "hdr_vld": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:76.9-76.16"
          }
        },
        "payload_length": {
          "hide_name": 0,
          "bits": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:28.17-28.31"
          }
        },
        "pkt_sent": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:30.10-30.18"
          }
        },
        "pld_vld": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:77.9-77.16"
          }
        },
        "rst_16M384": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:6.15-6.25"
          }
        },
        "rst_16d384M": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:109.43-109.54"
          }
        },
        "rst_n_1M024": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:2.15-2.26"
          }
        },
        "rst_n_1d024M": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:111.43-111.55"
          }
        },
        "tx_serial": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:11.16-11.25"
          }
        },
        "tx_valid": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_wrapper.v:10.16-10.24"
          }
        }
      }
    },
    "Tx_Data": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Tx_Data.v:12.1-92.10"
      },
      "parameter_default_values": {
        "BYTES": "00000000000000000000000000000001"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "MODE_CTRL": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "pkt_sent": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "data_tdata": {
          "direction": "output",
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16 ]
        },
        "data_tvalid": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "data_tready": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "data_tlast": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "data_tuser": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "payload_length": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0" ]
        }
      },
      "cells": {
        "$add${workspace}/verilog/Tx_Data.v:66$5": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ]
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:66$6": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:66.27-66.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
            "B": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ]
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:68$8": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:68.25-68.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ]
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:68$9": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:68.40-68.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
            "B": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:70$11": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:70.35-70.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148 ]
          }
        },
        "$eq${workspace}/verilog/Tx_Data.v:52$2": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:52.11-52.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7 ],
            "B": [ "1", "0", "0", "0" ],
            "Y": [ 149 ]
          }
        },
        "$eq${workspace}/verilog/Tx_Data.v:58$3": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:58.16-58.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 150 ]
          }
        },
        "$eq${workspace}/verilog/Tx_Data.v:68$10": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:68.25-68.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ],
            "B": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
            "Y": [ 151 ]
          }
        },
        "$lt${workspace}/verilog/Tx_Data.v:66$7": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
            "B": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ],
            "Y": [ 152 ]
          }
        },
        "$not${workspace}/verilog/Tx_Data.v:78$12": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:78.28-78.40"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 153 ],
            "Y": [ 154 ]
          }
        },
        "$procdff$345": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 155, 156, 157, 158, 159, 160, 161, 162 ],
            "Q": [ 9, 10, 11, 12, 13, 14, 15, 16 ]
          }
        },
        "$procdff$346": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 163 ],
            "Q": [ 17 ]
          }
        },
        "$procdff$347": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 164 ],
            "Q": [ 19 ]
          }
        },
        "$procdff$348": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 165 ],
            "Q": [ 20 ]
          }
        },
        "$procdff$349": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181 ],
            "Q": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
          }
        },
        "$procdff$350": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 182 ],
            "Q": [ 153 ]
          }
        },
        "$procmux$253": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:76.15-76.23|{workspace}/verilog/Tx_Data.v:76.11-80.17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 153 ],
            "B": [ 154 ],
            "S": [ 8 ],
            "Y": [ 183 ]
          }
        },
        "$procmux$256": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.55|{workspace}/verilog/Tx_Data.v:66.9-81.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 183 ],
            "B": [ 153 ],
            "S": [ 152 ],
            "Y": [ 184 ]
          }
        },
        "$procmux$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:58.16-58.38|{workspace}/verilog/Tx_Data.v:58.12-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 184 ],
            "B": [ 153 ],
            "S": [ 150 ],
            "Y": [ 185 ]
          }
        },
        "$procmux$262": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:52.11-52.33|{workspace}/verilog/Tx_Data.v:52.7-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 185 ],
            "B": [ 153 ],
            "S": [ 149 ],
            "Y": [ 186 ]
          }
        },
        "$procmux$264": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:51.9-51.14|{workspace}/verilog/Tx_Data.v:51.5-87.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 186 ],
            "S": [ 3 ],
            "Y": [ 182 ]
          }
        },
        "$procmux$267": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:76.15-76.23|{workspace}/verilog/Tx_Data.v:76.11-80.17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 8 ],
            "Y": [ 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202 ]
          }
        },
        "$procmux$270": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:70.15-70.26|{workspace}/verilog/Tx_Data.v:70.11-70.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "B": [ 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "S": [ 18 ],
            "Y": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ]
          }
        },
        "$procmux$272": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.55|{workspace}/verilog/Tx_Data.v:66.9-81.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202 ],
            "B": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ],
            "S": [ 152 ],
            "Y": [ 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234 ]
          }
        },
        "$procmux$275": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:58.16-58.38|{workspace}/verilog/Tx_Data.v:58.12-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234 ],
            "B": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "S": [ 150 ],
            "Y": [ 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250 ]
          }
        },
        "$procmux$278": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:52.11-52.33|{workspace}/verilog/Tx_Data.v:52.7-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250 ],
            "B": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "S": [ 149 ],
            "Y": [ 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266 ]
          }
        },
        "$procmux$280": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:51.9-51.14|{workspace}/verilog/Tx_Data.v:51.5-87.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266 ],
            "S": [ 3 ],
            "Y": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181 ]
          }
        },
        "$procmux$284": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.55|{workspace}/verilog/Tx_Data.v:66.9-81.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 153 ],
            "S": [ 152 ],
            "Y": [ 267 ]
          }
        },
        "$procmux$287": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:58.16-58.38|{workspace}/verilog/Tx_Data.v:58.12-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 267 ],
            "B": [ "0" ],
            "S": [ 150 ],
            "Y": [ 268 ]
          }
        },
        "$procmux$290": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:52.11-52.33|{workspace}/verilog/Tx_Data.v:52.7-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 268 ],
            "B": [ "1" ],
            "S": [ 149 ],
            "Y": [ 269 ]
          }
        },
        "$procmux$292": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:51.9-51.14|{workspace}/verilog/Tx_Data.v:51.5-87.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 269 ],
            "S": [ 3 ],
            "Y": [ 165 ]
          }
        },
        "$procmux$296": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.55|{workspace}/verilog/Tx_Data.v:66.9-81.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 151 ],
            "S": [ 152 ],
            "Y": [ 270 ]
          }
        },
        "$procmux$299": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:58.16-58.38|{workspace}/verilog/Tx_Data.v:58.12-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 270 ],
            "B": [ "0" ],
            "S": [ 150 ],
            "Y": [ 271 ]
          }
        },
        "$procmux$302": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:52.11-52.33|{workspace}/verilog/Tx_Data.v:52.7-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 271 ],
            "B": [ "0" ],
            "S": [ 149 ],
            "Y": [ 272 ]
          }
        },
        "$procmux$304": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:51.9-51.14|{workspace}/verilog/Tx_Data.v:51.5-87.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 272 ],
            "S": [ 3 ],
            "Y": [ 164 ]
          }
        },
        "$procmux$308": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.55|{workspace}/verilog/Tx_Data.v:66.9-81.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 152 ],
            "Y": [ 273 ]
          }
        },
        "$procmux$311": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:58.16-58.38|{workspace}/verilog/Tx_Data.v:58.12-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 273 ],
            "B": [ "1" ],
            "S": [ 150 ],
            "Y": [ 274 ]
          }
        },
        "$procmux$314": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:52.11-52.33|{workspace}/verilog/Tx_Data.v:52.7-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 274 ],
            "B": [ "1" ],
            "S": [ 149 ],
            "Y": [ 275 ]
          }
        },
        "$procmux$316": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:51.9-51.14|{workspace}/verilog/Tx_Data.v:51.5-87.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17 ],
            "B": [ 275 ],
            "S": [ 3 ],
            "Y": [ 163 ]
          }
        },
        "$procmux$320": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:58.16-58.38|{workspace}/verilog/Tx_Data.v:58.12-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 276, 277, 277, 277, 277, 277, 277, 277 ],
            "B": [ 278, 277, 277, 277, 277, 277, 277, 277 ],
            "S": [ 150 ],
            "Y": [ 279, 280, 281, 282, 283, 284, 285, 286 ]
          }
        },
        "$procmux$323": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:52.11-52.33|{workspace}/verilog/Tx_Data.v:52.7-82.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 279, 280, 281, 282, 283, 284, 285, 286 ],
            "B": [ 277, 277, 277, 277, 277, 277, 277, 277 ],
            "S": [ 149 ],
            "Y": [ 287, 288, 289, 290, 291, 292, 293, 294 ]
          }
        },
        "$procmux$325": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:51.9-51.14|{workspace}/verilog/Tx_Data.v:51.5-87.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12, 13, 14, 15, 16 ],
            "B": [ 287, 288, 289, 290, 291, 292, 293, 294 ],
            "S": [ 3 ],
            "Y": [ 155, 156, 157, 158, 159, 160, 161, 162 ]
          }
        },
        "$ternary${workspace}/verilog/Tx_Data.v:65$4": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:65.41-65.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 278 ],
            "B": [ 277 ],
            "S": [ 153 ],
            "Y": [ 276 ]
          }
        },
        "$ternary${workspace}/verilog/Tx_Data.v:91$14": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:91.33-91.83"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 153 ],
            "Y": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
          }
        },
        "inst_PN_Gen_N4": {
          "hide_name": 0,
          "type": "PN_Gen",
          "parameters": {
            "N": "00000000000000000000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:45.19-48.4"
          },
          "port_directions": {
            "clk": "input",
            "pn": "output"
          },
          "connections": {
            "clk": [ 2 ],
            "pn": [ 278 ]
          }
        },
        "inst_PN_Gen_N5": {
          "hide_name": 0,
          "type": "PN_Gen",
          "parameters": {
            "N": "00000000000000000000000000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Tx_Data.v:40.19-43.4"
          },
          "port_directions": {
            "clk": "input",
            "pn": "output"
          },
          "connections": {
            "clk": [ 2 ],
            "pn": [ 277 ]
          }
        }
      },
      "netnames": {
        "$0\\cnt[15:0]": {
          "hide_name": 1,
          "bits": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          }
        },
        "$0\\data_tdata[7:0]": {
          "hide_name": 1,
          "bits": [ 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          }
        },
        "$0\\data_tlast[0:0]": {
          "hide_name": 1,
          "bits": [ 164 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          }
        },
        "$0\\data_tuser[0:0]": {
          "hide_name": 1,
          "bits": [ 165 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          }
        },
        "$0\\data_tvalid[0:0]": {
          "hide_name": 1,
          "bits": [ 163 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          }
        },
        "$0\\mix_is_bpsk[0:0]": {
          "hide_name": 1,
          "bits": [ 182 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:50.3-88.6"
          }
        },
        "$1\\cnt[15:0]": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:35.14-35.21"
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:66$5_Y": {
          "hide_name": 1,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.24"
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:66$6_Y": {
          "hide_name": 1,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:66.27-66.55"
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:68$8_Y": {
          "hide_name": 1,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:68.25-68.36"
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:68$9_Y": {
          "hide_name": 1,
          "bits": [ 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:68.40-68.68"
          }
        },
        "$add${workspace}/verilog/Tx_Data.v:70$11_Y": {
          "hide_name": 1,
          "bits": [ 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:70.35-70.42"
          }
        },
        "$eq${workspace}/verilog/Tx_Data.v:52$2_Y": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:52.11-52.33"
          }
        },
        "$eq${workspace}/verilog/Tx_Data.v:58$3_Y": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:58.16-58.38"
          }
        },
        "$eq${workspace}/verilog/Tx_Data.v:68$10_Y": {
          "hide_name": 1,
          "bits": [ 151 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:68.25-68.68"
          }
        },
        "$lt${workspace}/verilog/Tx_Data.v:66$7_Y": {
          "hide_name": 1,
          "bits": [ 152 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:66.13-66.55"
          }
        },
        "$not${workspace}/verilog/Tx_Data.v:78$12_Y": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:78.28-78.40"
          }
        },
        "$procmux$253_Y": {
          "hide_name": 1,
          "bits": [ 183 ],
          "attributes": {
          }
        },
        "$procmux$254_CMP": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$procmux$256_Y": {
          "hide_name": 1,
          "bits": [ 184 ],
          "attributes": {
          }
        },
        "$procmux$257_CMP": {
          "hide_name": 1,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "$procmux$259_Y": {
          "hide_name": 1,
          "bits": [ 185 ],
          "attributes": {
          }
        },
        "$procmux$260_CMP": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "$procmux$262_Y": {
          "hide_name": 1,
          "bits": [ 186 ],
          "attributes": {
          }
        },
        "$procmux$263_CMP": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "$procmux$264_Y": {
          "hide_name": 1,
          "bits": [ 182 ],
          "attributes": {
          }
        },
        "$procmux$265_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$267_Y": {
          "hide_name": 1,
          "bits": [ 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202 ],
          "attributes": {
          }
        },
        "$procmux$268_CMP": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$procmux$270_Y": {
          "hide_name": 1,
          "bits": [ 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218 ],
          "attributes": {
          }
        },
        "$procmux$271_CMP": {
          "hide_name": 1,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "$procmux$272_Y": {
          "hide_name": 1,
          "bits": [ 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234 ],
          "attributes": {
          }
        },
        "$procmux$273_CMP": {
          "hide_name": 1,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "$procmux$275_Y": {
          "hide_name": 1,
          "bits": [ 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250 ],
          "attributes": {
          }
        },
        "$procmux$276_CMP": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "$procmux$278_Y": {
          "hide_name": 1,
          "bits": [ 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266 ],
          "attributes": {
          }
        },
        "$procmux$279_CMP": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "$procmux$280_Y": {
          "hide_name": 1,
          "bits": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181 ],
          "attributes": {
          }
        },
        "$procmux$281_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$284_Y": {
          "hide_name": 1,
          "bits": [ 267 ],
          "attributes": {
          }
        },
        "$procmux$285_CMP": {
          "hide_name": 1,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "$procmux$287_Y": {
          "hide_name": 1,
          "bits": [ 268 ],
          "attributes": {
          }
        },
        "$procmux$288_CMP": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "$procmux$290_Y": {
          "hide_name": 1,
          "bits": [ 269 ],
          "attributes": {
          }
        },
        "$procmux$291_CMP": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "$procmux$292_Y": {
          "hide_name": 1,
          "bits": [ 165 ],
          "attributes": {
          }
        },
        "$procmux$293_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$296_Y": {
          "hide_name": 1,
          "bits": [ 270 ],
          "attributes": {
          }
        },
        "$procmux$297_CMP": {
          "hide_name": 1,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "$procmux$299_Y": {
          "hide_name": 1,
          "bits": [ 271 ],
          "attributes": {
          }
        },
        "$procmux$300_CMP": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "$procmux$302_Y": {
          "hide_name": 1,
          "bits": [ 272 ],
          "attributes": {
          }
        },
        "$procmux$303_CMP": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "$procmux$304_Y": {
          "hide_name": 1,
          "bits": [ 164 ],
          "attributes": {
          }
        },
        "$procmux$305_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$308_Y": {
          "hide_name": 1,
          "bits": [ 273 ],
          "attributes": {
          }
        },
        "$procmux$309_CMP": {
          "hide_name": 1,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "$procmux$311_Y": {
          "hide_name": 1,
          "bits": [ 274 ],
          "attributes": {
          }
        },
        "$procmux$312_CMP": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "$procmux$314_Y": {
          "hide_name": 1,
          "bits": [ 275 ],
          "attributes": {
          }
        },
        "$procmux$315_CMP": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "$procmux$316_Y": {
          "hide_name": 1,
          "bits": [ 163 ],
          "attributes": {
          }
        },
        "$procmux$317_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$320_Y": {
          "hide_name": 1,
          "bits": [ 279, 280, 281, 282, 283, 284, 285, 286 ],
          "attributes": {
          }
        },
        "$procmux$321_CMP": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "$procmux$323_Y": {
          "hide_name": 1,
          "bits": [ 287, 288, 289, 290, 291, 292, 293, 294 ],
          "attributes": {
          }
        },
        "$procmux$324_CMP": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "$procmux$325_Y": {
          "hide_name": 1,
          "bits": [ 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
          }
        },
        "$procmux$326_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$shr${workspace}/verilog/Tx_Data.v:91$13_Y": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:91.64-91.83"
          }
        },
        "$ternary${workspace}/verilog/Tx_Data.v:65$4_Y": {
          "hide_name": 1,
          "bits": [ 276 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:65.41-65.66"
          }
        },
        "$ternary${workspace}/verilog/Tx_Data.v:91$14_Y": {
          "hide_name": 1,
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:91.33-91.83"
          }
        },
        "MODE_CTRL": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:17.28-17.37"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:15.28-15.31"
          }
        },
        "cnt": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "init": "0000000000000000",
            "src": "{workspace}/verilog/Tx_Data.v:35.14-35.17"
          }
        },
        "data_tdata": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:21.28-21.38"
          }
        },
        "data_tlast": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:24.28-24.38"
          }
        },
        "data_tready": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:23.28-23.39"
          }
        },
        "data_tuser": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:25.28-25.38"
          }
        },
        "data_tvalid": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:22.28-22.39"
          }
        },
        "mix_is_bpsk": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:36.14-36.25"
          }
        },
        "payload_length": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:26.28-26.42"
          }
        },
        "payload_length_symbs": {
          "hide_name": 0,
          "bits": [ 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:33.15-33.35"
          }
        },
        "pkt_sent": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:19.28-19.36"
          }
        },
        "pn_4": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:38.14-38.18"
          }
        },
        "pn_5": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:38.8-38.12"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Tx_Data.v:16.28-16.33"
          }
        }
      }
    }
  }
}
