
NoWayHome.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad48  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e8  0800aed8  0800aed8  0001aed8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b3c0  0800b3c0  000202a4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b3c0  0800b3c0  0001b3c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b3c8  0800b3c8  000202a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b3c8  0800b3c8  0001b3c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b3cc  0800b3cc  0001b3cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002a4  20000000  0800b3d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001970  200002a4  0800b674  000202a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c14  0800b674  00021c14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fcb3  00000000  00000000  000202d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047eb  00000000  00000000  0003ff87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b40  00000000  00000000  00044778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001918  00000000  00000000  000462b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bfc3  00000000  00000000  00047bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021d4f  00000000  00000000  00073b93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00103515  00000000  00000000  000958e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00198df7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000807c  00000000  00000000  00198e48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002a4 	.word	0x200002a4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800aec0 	.word	0x0800aec0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002a8 	.word	0x200002a8
 80001cc:	0800aec0 	.word	0x0800aec0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	4a07      	ldr	r2, [pc, #28]	; (8000ed8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ebc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ebe:	68bb      	ldr	r3, [r7, #8]
 8000ec0:	4a06      	ldr	r2, [pc, #24]	; (8000edc <vApplicationGetIdleTaskMemory+0x30>)
 8000ec2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2280      	movs	r2, #128	; 0x80
 8000ec8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000eca:	bf00      	nop
 8000ecc:	3714      	adds	r7, #20
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	200002c0 	.word	0x200002c0
 8000edc:	20000374 	.word	0x20000374

08000ee0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000ee0:	b5b0      	push	{r4, r5, r7, lr}
 8000ee2:	b09c      	sub	sp, #112	; 0x70
 8000ee4:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000ee6:	f001 fde1 	bl	8002aac <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000eea:	f000 f86f 	bl	8000fcc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000eee:	f000 f94b 	bl	8001188 <MX_GPIO_Init>
	MX_I2C2_Init();
 8000ef2:	f000 f8c1 	bl	8001078 <MX_I2C2_Init>
	MX_USART1_UART_Init();
 8000ef6:	f000 f8fd 	bl	80010f4 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	BSP_ACCELERO_Init();
 8000efa:	f000 ff33 	bl	8001d64 <BSP_ACCELERO_Init>
	BSP_TSENSOR_Init();
 8000efe:	f001 f835 	bl	8001f6c <BSP_TSENSOR_Init>
	BSP_GYRO_Init();
 8000f02:	f000 ff85 	bl	8001e10 <BSP_GYRO_Init>
	BSP_PSENSOR_Init();
 8000f06:	f001 f811 	bl	8001f2c <BSP_PSENSOR_Init>
	BSP_MAGNETO_Init();
 8000f0a:	f000 ffe3 	bl	8001ed4 <BSP_MAGNETO_Init>
	BSP_HSENSOR_Init();
 8000f0e:	f000 ffc1 	bl	8001e94 <BSP_HSENSOR_Init>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000f12:	4b26      	ldr	r3, [pc, #152]	; (8000fac <main+0xcc>)
 8000f14:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000f18:	461d      	mov	r5, r3
 8000f1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f1e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f22:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000f26:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f005 fba1 	bl	8006674 <osThreadCreate>
 8000f32:	4603      	mov	r3, r0
 8000f34:	4a1e      	ldr	r2, [pc, #120]	; (8000fb0 <main+0xd0>)
 8000f36:	6013      	str	r3, [r2, #0]

	/* definition and creation of BlinkLed */
	osThreadDef(BlinkLed, StartBlinkLed, osPriorityNormal, 0, 128);
 8000f38:	4b1e      	ldr	r3, [pc, #120]	; (8000fb4 <main+0xd4>)
 8000f3a:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000f3e:	461d      	mov	r5, r3
 8000f40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f44:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f48:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	BlinkLedHandle = osThreadCreate(osThread(BlinkLed), NULL);
 8000f4c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000f50:	2100      	movs	r1, #0
 8000f52:	4618      	mov	r0, r3
 8000f54:	f005 fb8e 	bl	8006674 <osThreadCreate>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	4a17      	ldr	r2, [pc, #92]	; (8000fb8 <main+0xd8>)
 8000f5c:	6013      	str	r3, [r2, #0]

	/* definition and creation of RnT_Sensor */
	osThreadDef(RnT_Sensor, Start_RnT_Sensor, osPriorityBelowNormal, 0, 256);
 8000f5e:	4b17      	ldr	r3, [pc, #92]	; (8000fbc <main+0xdc>)
 8000f60:	f107 041c 	add.w	r4, r7, #28
 8000f64:	461d      	mov	r5, r3
 8000f66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f6a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	RnT_SensorHandle = osThreadCreate(osThread(RnT_Sensor), NULL);
 8000f72:	f107 031c 	add.w	r3, r7, #28
 8000f76:	2100      	movs	r1, #0
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f005 fb7b 	bl	8006674 <osThreadCreate>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	4a0f      	ldr	r2, [pc, #60]	; (8000fc0 <main+0xe0>)
 8000f82:	6013      	str	r3, [r2, #0]

	/* definition and creation of Int_But */
	osThreadDef(Int_But, StartInt_But, osPriorityAboveNormal, 0, 128);
 8000f84:	4b0f      	ldr	r3, [pc, #60]	; (8000fc4 <main+0xe4>)
 8000f86:	463c      	mov	r4, r7
 8000f88:	461d      	mov	r5, r3
 8000f8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f8e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f92:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	Int_ButHandle = osThreadCreate(osThread(Int_But), NULL);
 8000f96:	463b      	mov	r3, r7
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f005 fb6a 	bl	8006674 <osThreadCreate>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	4a09      	ldr	r2, [pc, #36]	; (8000fc8 <main+0xe8>)
 8000fa4:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 8000fa6:	f005 fb5e 	bl	8006666 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000faa:	e7fe      	b.n	8000faa <main+0xca>
 8000fac:	0800af04 	.word	0x0800af04
 8000fb0:	2000064c 	.word	0x2000064c
 8000fb4:	0800af20 	.word	0x0800af20
 8000fb8:	20000650 	.word	0x20000650
 8000fbc:	0800af3c 	.word	0x0800af3c
 8000fc0:	20000654 	.word	0x20000654
 8000fc4:	0800af58 	.word	0x0800af58
 8000fc8:	20000658 	.word	0x20000658

08000fcc <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b096      	sub	sp, #88	; 0x58
 8000fd0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fd2:	f107 0314 	add.w	r3, r7, #20
 8000fd6:	2244      	movs	r2, #68	; 0x44
 8000fd8:	2100      	movs	r1, #0
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f007 f91f 	bl	800821e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fe0:	463b      	mov	r3, r7
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	605a      	str	r2, [r3, #4]
 8000fe8:	609a      	str	r2, [r3, #8]
 8000fea:	60da      	str	r2, [r3, #12]
 8000fec:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000fee:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000ff2:	f002 ffb1 	bl	8003f58 <HAL_PWREx_ControlVoltageScaling>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <SystemClock_Config+0x34>
	{
		Error_Handler();
 8000ffc:	f000 fa56 	bl	80014ac <Error_Handler>
	}

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8001000:	f002 ff8c 	bl	8003f1c <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001004:	4b1b      	ldr	r3, [pc, #108]	; (8001074 <SystemClock_Config+0xa8>)
 8001006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800100a:	4a1a      	ldr	r2, [pc, #104]	; (8001074 <SystemClock_Config+0xa8>)
 800100c:	f023 0318 	bic.w	r3, r3, #24
 8001010:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001014:	2314      	movs	r3, #20
 8001016:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001018:	2301      	movs	r3, #1
 800101a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800101c:	2301      	movs	r3, #1
 800101e:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8001020:	2300      	movs	r3, #0
 8001022:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001024:	2360      	movs	r3, #96	; 0x60
 8001026:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001028:	2300      	movs	r3, #0
 800102a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800102c:	f107 0314 	add.w	r3, r7, #20
 8001030:	4618      	mov	r0, r3
 8001032:	f002 ffe7 	bl	8004004 <HAL_RCC_OscConfig>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <SystemClock_Config+0x74>
	{
		Error_Handler();
 800103c:	f000 fa36 	bl	80014ac <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001040:	230f      	movs	r3, #15
 8001042:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001044:	2300      	movs	r3, #0
 8001046:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001048:	2300      	movs	r3, #0
 800104a:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800104c:	2300      	movs	r3, #0
 800104e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001050:	2300      	movs	r3, #0
 8001052:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001054:	463b      	mov	r3, r7
 8001056:	2100      	movs	r1, #0
 8001058:	4618      	mov	r0, r3
 800105a:	f003 fbaf 	bl	80047bc <HAL_RCC_ClockConfig>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <SystemClock_Config+0x9c>
	{
		Error_Handler();
 8001064:	f000 fa22 	bl	80014ac <Error_Handler>
	}

	/** Enable MSI Auto calibration
	 */
	HAL_RCCEx_EnableMSIPLLMode();
 8001068:	f004 f8e8 	bl	800523c <HAL_RCCEx_EnableMSIPLLMode>
}
 800106c:	bf00      	nop
 800106e:	3758      	adds	r7, #88	; 0x58
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	40021000 	.word	0x40021000

08001078 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 800107c:	4b1b      	ldr	r3, [pc, #108]	; (80010ec <MX_I2C2_Init+0x74>)
 800107e:	4a1c      	ldr	r2, [pc, #112]	; (80010f0 <MX_I2C2_Init+0x78>)
 8001080:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x00000E14;
 8001082:	4b1a      	ldr	r3, [pc, #104]	; (80010ec <MX_I2C2_Init+0x74>)
 8001084:	f640 6214 	movw	r2, #3604	; 0xe14
 8001088:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 800108a:	4b18      	ldr	r3, [pc, #96]	; (80010ec <MX_I2C2_Init+0x74>)
 800108c:	2200      	movs	r2, #0
 800108e:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001090:	4b16      	ldr	r3, [pc, #88]	; (80010ec <MX_I2C2_Init+0x74>)
 8001092:	2201      	movs	r2, #1
 8001094:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001096:	4b15      	ldr	r3, [pc, #84]	; (80010ec <MX_I2C2_Init+0x74>)
 8001098:	2200      	movs	r2, #0
 800109a:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 800109c:	4b13      	ldr	r3, [pc, #76]	; (80010ec <MX_I2C2_Init+0x74>)
 800109e:	2200      	movs	r2, #0
 80010a0:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010a2:	4b12      	ldr	r3, [pc, #72]	; (80010ec <MX_I2C2_Init+0x74>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010a8:	4b10      	ldr	r3, [pc, #64]	; (80010ec <MX_I2C2_Init+0x74>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ae:	4b0f      	ldr	r3, [pc, #60]	; (80010ec <MX_I2C2_Init+0x74>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80010b4:	480d      	ldr	r0, [pc, #52]	; (80010ec <MX_I2C2_Init+0x74>)
 80010b6:	f002 f906 	bl	80032c6 <HAL_I2C_Init>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_I2C2_Init+0x4c>
	{
		Error_Handler();
 80010c0:	f000 f9f4 	bl	80014ac <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010c4:	2100      	movs	r1, #0
 80010c6:	4809      	ldr	r0, [pc, #36]	; (80010ec <MX_I2C2_Init+0x74>)
 80010c8:	f002 fe90 	bl	8003dec <HAL_I2CEx_ConfigAnalogFilter>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_I2C2_Init+0x5e>
	{
		Error_Handler();
 80010d2:	f000 f9eb 	bl	80014ac <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80010d6:	2100      	movs	r1, #0
 80010d8:	4804      	ldr	r0, [pc, #16]	; (80010ec <MX_I2C2_Init+0x74>)
 80010da:	f002 fed2 	bl	8003e82 <HAL_I2CEx_ConfigDigitalFilter>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <MX_I2C2_Init+0x70>
	{
		Error_Handler();
 80010e4:	f000 f9e2 	bl	80014ac <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 80010e8:	bf00      	nop
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	20000574 	.word	0x20000574
 80010f0:	40005800 	.word	0x40005800

080010f4 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN USART1_Init 0 */
	//    __HAL_RCC_GPIOB_CLK_ENABLE();
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fa:	1d3b      	adds	r3, r7, #4
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]
 8001106:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001108:	2307      	movs	r3, #7
 800110a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 800110c:	23c0      	movs	r3, #192	; 0xc0
 800110e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001110:	2302      	movs	r3, #2
 8001112:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001118:	2303      	movs	r3, #3
 800111a:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800111c:	1d3b      	adds	r3, r7, #4
 800111e:	4619      	mov	r1, r3
 8001120:	4816      	ldr	r0, [pc, #88]	; (800117c <MX_USART1_UART_Init+0x88>)
 8001122:	f001 fddd 	bl	8002ce0 <HAL_GPIO_Init>
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001126:	4b16      	ldr	r3, [pc, #88]	; (8001180 <MX_USART1_UART_Init+0x8c>)
 8001128:	4a16      	ldr	r2, [pc, #88]	; (8001184 <MX_USART1_UART_Init+0x90>)
 800112a:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800112c:	4b14      	ldr	r3, [pc, #80]	; (8001180 <MX_USART1_UART_Init+0x8c>)
 800112e:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001132:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001134:	4b12      	ldr	r3, [pc, #72]	; (8001180 <MX_USART1_UART_Init+0x8c>)
 8001136:	2200      	movs	r2, #0
 8001138:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800113a:	4b11      	ldr	r3, [pc, #68]	; (8001180 <MX_USART1_UART_Init+0x8c>)
 800113c:	2200      	movs	r2, #0
 800113e:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001140:	4b0f      	ldr	r3, [pc, #60]	; (8001180 <MX_USART1_UART_Init+0x8c>)
 8001142:	2200      	movs	r2, #0
 8001144:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001146:	4b0e      	ldr	r3, [pc, #56]	; (8001180 <MX_USART1_UART_Init+0x8c>)
 8001148:	220c      	movs	r2, #12
 800114a:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800114c:	4b0c      	ldr	r3, [pc, #48]	; (8001180 <MX_USART1_UART_Init+0x8c>)
 800114e:	2200      	movs	r2, #0
 8001150:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001152:	4b0b      	ldr	r3, [pc, #44]	; (8001180 <MX_USART1_UART_Init+0x8c>)
 8001154:	2200      	movs	r2, #0
 8001156:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001158:	4b09      	ldr	r3, [pc, #36]	; (8001180 <MX_USART1_UART_Init+0x8c>)
 800115a:	2200      	movs	r2, #0
 800115c:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800115e:	4b08      	ldr	r3, [pc, #32]	; (8001180 <MX_USART1_UART_Init+0x8c>)
 8001160:	2200      	movs	r2, #0
 8001162:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001164:	4806      	ldr	r0, [pc, #24]	; (8001180 <MX_USART1_UART_Init+0x8c>)
 8001166:	f004 fd1d 	bl	8005ba4 <HAL_UART_Init>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_USART1_UART_Init+0x80>
	{
		Error_Handler();
 8001170:	f000 f99c 	bl	80014ac <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001174:	bf00      	nop
 8001176:	3718      	adds	r7, #24
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	48000400 	.word	0x48000400
 8001180:	200005c8 	.word	0x200005c8
 8001184:	40013800 	.word	0x40013800

08001188 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b08a      	sub	sp, #40	; 0x28
 800118c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118e:	f107 0314 	add.w	r3, r7, #20
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	60da      	str	r2, [r3, #12]
 800119c:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800119e:	4b2f      	ldr	r3, [pc, #188]	; (800125c <MX_GPIO_Init+0xd4>)
 80011a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011a2:	4a2e      	ldr	r2, [pc, #184]	; (800125c <MX_GPIO_Init+0xd4>)
 80011a4:	f043 0304 	orr.w	r3, r3, #4
 80011a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011aa:	4b2c      	ldr	r3, [pc, #176]	; (800125c <MX_GPIO_Init+0xd4>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ae:	f003 0304 	and.w	r3, r3, #4
 80011b2:	613b      	str	r3, [r7, #16]
 80011b4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80011b6:	4b29      	ldr	r3, [pc, #164]	; (800125c <MX_GPIO_Init+0xd4>)
 80011b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ba:	4a28      	ldr	r2, [pc, #160]	; (800125c <MX_GPIO_Init+0xd4>)
 80011bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011c2:	4b26      	ldr	r3, [pc, #152]	; (800125c <MX_GPIO_Init+0xd4>)
 80011c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80011ce:	4b23      	ldr	r3, [pc, #140]	; (800125c <MX_GPIO_Init+0xd4>)
 80011d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011d2:	4a22      	ldr	r2, [pc, #136]	; (800125c <MX_GPIO_Init+0xd4>)
 80011d4:	f043 0302 	orr.w	r3, r3, #2
 80011d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011da:	4b20      	ldr	r3, [pc, #128]	; (800125c <MX_GPIO_Init+0xd4>)
 80011dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	60bb      	str	r3, [r7, #8]
 80011e4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80011e6:	4b1d      	ldr	r3, [pc, #116]	; (800125c <MX_GPIO_Init+0xd4>)
 80011e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ea:	4a1c      	ldr	r2, [pc, #112]	; (800125c <MX_GPIO_Init+0xd4>)
 80011ec:	f043 0301 	orr.w	r3, r3, #1
 80011f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011f2:	4b1a      	ldr	r3, [pc, #104]	; (800125c <MX_GPIO_Init+0xd4>)
 80011f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f6:	f003 0301 	and.w	r3, r3, #1
 80011fa:	607b      	str	r3, [r7, #4]
 80011fc:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80011fe:	2200      	movs	r2, #0
 8001200:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001204:	4816      	ldr	r0, [pc, #88]	; (8001260 <MX_GPIO_Init+0xd8>)
 8001206:	f002 f809 	bl	800321c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 800120a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800120e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001210:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001214:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001216:	2300      	movs	r3, #0
 8001218:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800121a:	f107 0314 	add.w	r3, r7, #20
 800121e:	4619      	mov	r1, r3
 8001220:	4810      	ldr	r0, [pc, #64]	; (8001264 <MX_GPIO_Init+0xdc>)
 8001222:	f001 fd5d 	bl	8002ce0 <HAL_GPIO_Init>

	/*Configure GPIO pin : LED_Pin */
	GPIO_InitStruct.Pin = LED_Pin;
 8001226:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800122a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800122c:	2301      	movs	r3, #1
 800122e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001230:	2300      	movs	r3, #0
 8001232:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001234:	2300      	movs	r3, #0
 8001236:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001238:	f107 0314 	add.w	r3, r7, #20
 800123c:	4619      	mov	r1, r3
 800123e:	4808      	ldr	r0, [pc, #32]	; (8001260 <MX_GPIO_Init+0xd8>)
 8001240:	f001 fd4e 	bl	8002ce0 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001244:	2200      	movs	r2, #0
 8001246:	2105      	movs	r1, #5
 8001248:	2028      	movs	r0, #40	; 0x28
 800124a:	f001 fd1f 	bl	8002c8c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800124e:	2028      	movs	r0, #40	; 0x28
 8001250:	f001 fd38 	bl	8002cc4 <HAL_NVIC_EnableIRQ>

}
 8001254:	bf00      	nop
 8001256:	3728      	adds	r7, #40	; 0x28
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	40021000 	.word	0x40021000
 8001260:	48000400 	.word	0x48000400
 8001264:	48000800 	.word	0x48000800

08001268 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	const portTickType freq_button_sleep = 1000;
 8001270:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001274:	60fb      	str	r3, [r7, #12]
	/* Infinite loop */
	for(;;)
	{
		if(button_press > 0)
 8001276:	4b08      	ldr	r3, [pc, #32]	; (8001298 <StartDefaultTask+0x30>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	2b00      	cmp	r3, #0
 800127c:	dd07      	ble.n	800128e <StartDefaultTask+0x26>
		{
			vTaskDelay(freq_button_sleep);
 800127e:	68f8      	ldr	r0, [r7, #12]
 8001280:	f005 fd20 	bl	8006cc4 <vTaskDelay>
			vTaskResume(Int_ButHandle);
 8001284:	4b05      	ldr	r3, [pc, #20]	; (800129c <StartDefaultTask+0x34>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4618      	mov	r0, r3
 800128a:	f005 fe13 	bl	8006eb4 <vTaskResume>
		}
		vTaskSuspend(NULL);
 800128e:	2000      	movs	r0, #0
 8001290:	f005 fd4c 	bl	8006d2c <vTaskSuspend>
		if(button_press > 0)
 8001294:	e7ef      	b.n	8001276 <StartDefaultTask+0xe>
 8001296:	bf00      	nop
 8001298:	20000664 	.word	0x20000664
 800129c:	20000658 	.word	0x20000658

080012a0 <StartBlinkLed>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartBlinkLed */
void StartBlinkLed(void const * argument)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartBlinkLed */
	portTickType lastRun;
	const portTickType frequency_battle = 500;
 80012a8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012ac:	617b      	str	r3, [r7, #20]
	const portTickType frequency_warning = 166;
 80012ae:	23a6      	movs	r3, #166	; 0xa6
 80012b0:	613b      	str	r3, [r7, #16]
	lastRun = xTaskGetTickCount();
 80012b2:	f005 ffe3 	bl	800727c <xTaskGetTickCount>
 80012b6:	4603      	mov	r3, r0
 80012b8:	60fb      	str	r3, [r7, #12]
	/* Infinite loop */
	for(;;)
	{
		if(mode == 1 && state == 0)
 80012ba:	4b17      	ldr	r3, [pc, #92]	; (8001318 <StartBlinkLed+0x78>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	2b01      	cmp	r3, #1
 80012c0:	d10f      	bne.n	80012e2 <StartBlinkLed+0x42>
 80012c2:	4b16      	ldr	r3, [pc, #88]	; (800131c <StartBlinkLed+0x7c>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d10b      	bne.n	80012e2 <StartBlinkLed+0x42>
		{
			HAL_GPIO_TogglePin(GPIOB, LED_Pin);
 80012ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012ce:	4814      	ldr	r0, [pc, #80]	; (8001320 <StartBlinkLed+0x80>)
 80012d0:	f001 ffbc 	bl	800324c <HAL_GPIO_TogglePin>
			vTaskDelayUntil(&lastRun,frequency_battle);
 80012d4:	f107 030c 	add.w	r3, r7, #12
 80012d8:	6979      	ldr	r1, [r7, #20]
 80012da:	4618      	mov	r0, r3
 80012dc:	f005 fc74 	bl	8006bc8 <vTaskDelayUntil>
 80012e0:	e019      	b.n	8001316 <StartBlinkLed+0x76>
		}
		else if(state == 1)
 80012e2:	4b0e      	ldr	r3, [pc, #56]	; (800131c <StartBlinkLed+0x7c>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d10b      	bne.n	8001302 <StartBlinkLed+0x62>
		{
			HAL_GPIO_TogglePin(GPIOB, LED_Pin);
 80012ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012ee:	480c      	ldr	r0, [pc, #48]	; (8001320 <StartBlinkLed+0x80>)
 80012f0:	f001 ffac 	bl	800324c <HAL_GPIO_TogglePin>
			vTaskDelayUntil(&lastRun,frequency_warning);
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	6939      	ldr	r1, [r7, #16]
 80012fa:	4618      	mov	r0, r3
 80012fc:	f005 fc64 	bl	8006bc8 <vTaskDelayUntil>
 8001300:	e7db      	b.n	80012ba <StartBlinkLed+0x1a>
		}
		else
		{
			HAL_GPIO_WritePin(GPIOB, LED_Pin, GPIO_PIN_SET);
 8001302:	2201      	movs	r2, #1
 8001304:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001308:	4805      	ldr	r0, [pc, #20]	; (8001320 <StartBlinkLed+0x80>)
 800130a:	f001 ff87 	bl	800321c <HAL_GPIO_WritePin>
			vTaskDelay(1000);
 800130e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001312:	f005 fcd7 	bl	8006cc4 <vTaskDelay>
		if(mode == 1 && state == 0)
 8001316:	e7d0      	b.n	80012ba <StartBlinkLed+0x1a>
 8001318:	2000065c 	.word	0x2000065c
 800131c:	20000660 	.word	0x20000660
 8001320:	48000400 	.word	0x48000400

08001324 <Start_RnT_Sensor>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_RnT_Sensor */
void Start_RnT_Sensor(void const * argument)
{
 8001324:	b5b0      	push	{r4, r5, r7, lr}
 8001326:	b09a      	sub	sp, #104	; 0x68
 8001328:	af02      	add	r7, sp, #8
 800132a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Start_RnT_Sensor */
	portTickType lastRun;
	const portTickType frequency_transmit = 1000;
 800132c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001330:	65fb      	str	r3, [r7, #92]	; 0x5c
	float accel_data[3];
	float temp_data[1];
	/* Infinite loop */
	for(;;)
	{
		if(mode == 0 && state == 0)
 8001332:	4b23      	ldr	r3, [pc, #140]	; (80013c0 <Start_RnT_Sensor+0x9c>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d103      	bne.n	8001342 <Start_RnT_Sensor+0x1e>
 800133a:	4b22      	ldr	r3, [pc, #136]	; (80013c4 <Start_RnT_Sensor+0xa0>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d03b      	beq.n	80013ba <Start_RnT_Sensor+0x96>
		{
			continue;
		}
		else if(mode == 1 && state == 0)
 8001342:	4b1f      	ldr	r3, [pc, #124]	; (80013c0 <Start_RnT_Sensor+0x9c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2b01      	cmp	r3, #1
 8001348:	d1f3      	bne.n	8001332 <Start_RnT_Sensor+0xe>
 800134a:	4b1e      	ldr	r3, [pc, #120]	; (80013c4 <Start_RnT_Sensor+0xa0>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d1ef      	bne.n	8001332 <Start_RnT_Sensor+0xe>
		{
			Read_Acc(accel_data);
 8001352:	f107 030c 	add.w	r3, r7, #12
 8001356:	4618      	mov	r0, r3
 8001358:	f000 f8ae 	bl	80014b8 <Read_Acc>
			Read_Temp(temp_data);
 800135c:	f107 0308 	add.w	r3, r7, #8
 8001360:	4618      	mov	r0, r3
 8001362:	f000 f8e7 	bl	8001534 <Read_Temp>

			sprintf(message_print, "T:%2.2f (C),A:%2.2f (m/s^2)\r\n", temp_data[0], accel_data[2]);
 8001366:	68bb      	ldr	r3, [r7, #8]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff f8ed 	bl	8000548 <__aeabi_f2d>
 800136e:	4604      	mov	r4, r0
 8001370:	460d      	mov	r5, r1
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff f8e7 	bl	8000548 <__aeabi_f2d>
 800137a:	4602      	mov	r2, r0
 800137c:	460b      	mov	r3, r1
 800137e:	f107 0018 	add.w	r0, r7, #24
 8001382:	e9cd 2300 	strd	r2, r3, [sp]
 8001386:	4622      	mov	r2, r4
 8001388:	462b      	mov	r3, r5
 800138a:	490f      	ldr	r1, [pc, #60]	; (80013c8 <Start_RnT_Sensor+0xa4>)
 800138c:	f007 fcc8 	bl	8008d20 <siprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)message_print, strlen(message_print), 0xFFFF);
 8001390:	f107 0318 	add.w	r3, r7, #24
 8001394:	4618      	mov	r0, r3
 8001396:	f7fe ff1b 	bl	80001d0 <strlen>
 800139a:	4603      	mov	r3, r0
 800139c:	b29a      	uxth	r2, r3
 800139e:	f107 0118 	add.w	r1, r7, #24
 80013a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013a6:	4809      	ldr	r0, [pc, #36]	; (80013cc <Start_RnT_Sensor+0xa8>)
 80013a8:	f004 fc4a 	bl	8005c40 <HAL_UART_Transmit>
			vTaskDelayUntil(&lastRun,frequency_transmit);
 80013ac:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80013b0:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80013b2:	4618      	mov	r0, r3
 80013b4:	f005 fc08 	bl	8006bc8 <vTaskDelayUntil>
 80013b8:	e7bb      	b.n	8001332 <Start_RnT_Sensor+0xe>
			continue;
 80013ba:	bf00      	nop
		if(mode == 0 && state == 0)
 80013bc:	e7b9      	b.n	8001332 <Start_RnT_Sensor+0xe>
 80013be:	bf00      	nop
 80013c0:	2000065c 	.word	0x2000065c
 80013c4:	20000660 	.word	0x20000660
 80013c8:	0800af74 	.word	0x0800af74
 80013cc:	200005c8 	.word	0x200005c8

080013d0 <StartInt_But>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartInt_But */
void StartInt_But(void const * argument)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartInt_But */
	portTickType lastRun;
	lastRun = 0;
 80013d8:	2300      	movs	r3, #0
 80013da:	60fb      	str	r3, [r7, #12]
	/* Infinite loop */
	for(;;)
	{
		vTaskSuspend(NULL);
 80013dc:	2000      	movs	r0, #0
 80013de:	f005 fca5 	bl	8006d2c <vTaskSuspend>
		if((xTaskGetTickCount() - lastRun) > 750)
 80013e2:	f005 ff4b 	bl	800727c <xTaskGetTickCount>
 80013e6:	4602      	mov	r2, r0
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	f240 22ee 	movw	r2, #750	; 0x2ee
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d93b      	bls.n	800146c <StartInt_But+0x9c>
		{
			if(button_press == 0)
 80013f4:	4b20      	ldr	r3, [pc, #128]	; (8001478 <StartInt_But+0xa8>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d10b      	bne.n	8001414 <StartInt_But+0x44>
			{
				button_press = 1;
 80013fc:	4b1e      	ldr	r3, [pc, #120]	; (8001478 <StartInt_But+0xa8>)
 80013fe:	2201      	movs	r2, #1
 8001400:	601a      	str	r2, [r3, #0]
				lastRun = xTaskGetTickCount();
 8001402:	f005 ff3b 	bl	800727c <xTaskGetTickCount>
 8001406:	60f8      	str	r0, [r7, #12]
				vTaskResume(defaultTaskHandle);
 8001408:	4b1c      	ldr	r3, [pc, #112]	; (800147c <StartInt_But+0xac>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4618      	mov	r0, r3
 800140e:	f005 fd51 	bl	8006eb4 <vTaskResume>
 8001412:	e7e3      	b.n	80013dc <StartInt_But+0xc>
			}
			else if(button_press == 1)
 8001414:	4b18      	ldr	r3, [pc, #96]	; (8001478 <StartInt_But+0xa8>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d10d      	bne.n	8001438 <StartInt_But+0x68>
			{
				state = !state;
 800141c:	4b18      	ldr	r3, [pc, #96]	; (8001480 <StartInt_But+0xb0>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2b00      	cmp	r3, #0
 8001422:	bf0c      	ite	eq
 8001424:	2301      	moveq	r3, #1
 8001426:	2300      	movne	r3, #0
 8001428:	b2db      	uxtb	r3, r3
 800142a:	461a      	mov	r2, r3
 800142c:	4b14      	ldr	r3, [pc, #80]	; (8001480 <StartInt_But+0xb0>)
 800142e:	601a      	str	r2, [r3, #0]
				button_press = 0;
 8001430:	4b11      	ldr	r3, [pc, #68]	; (8001478 <StartInt_But+0xa8>)
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	e7d1      	b.n	80013dc <StartInt_But+0xc>
			}
			else if(button_press == 2 && state == 0)
 8001438:	4b0f      	ldr	r3, [pc, #60]	; (8001478 <StartInt_But+0xa8>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	2b02      	cmp	r3, #2
 800143e:	d111      	bne.n	8001464 <StartInt_But+0x94>
 8001440:	4b0f      	ldr	r3, [pc, #60]	; (8001480 <StartInt_But+0xb0>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d10d      	bne.n	8001464 <StartInt_But+0x94>
			{
				mode = !mode;
 8001448:	4b0e      	ldr	r3, [pc, #56]	; (8001484 <StartInt_But+0xb4>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2b00      	cmp	r3, #0
 800144e:	bf0c      	ite	eq
 8001450:	2301      	moveq	r3, #1
 8001452:	2300      	movne	r3, #0
 8001454:	b2db      	uxtb	r3, r3
 8001456:	461a      	mov	r2, r3
 8001458:	4b0a      	ldr	r3, [pc, #40]	; (8001484 <StartInt_But+0xb4>)
 800145a:	601a      	str	r2, [r3, #0]
				button_press = 0;
 800145c:	4b06      	ldr	r3, [pc, #24]	; (8001478 <StartInt_But+0xa8>)
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	e008      	b.n	8001476 <StartInt_But+0xa6>
			}
			else
			{
				button_press = 0;
 8001464:	4b04      	ldr	r3, [pc, #16]	; (8001478 <StartInt_But+0xa8>)
 8001466:	2200      	movs	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	e7b7      	b.n	80013dc <StartInt_But+0xc>
			}
		}
		else
		{
			button_press += 1;
 800146c:	4b02      	ldr	r3, [pc, #8]	; (8001478 <StartInt_But+0xa8>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	3301      	adds	r3, #1
 8001472:	4a01      	ldr	r2, [pc, #4]	; (8001478 <StartInt_But+0xa8>)
 8001474:	6013      	str	r3, [r2, #0]
		vTaskSuspend(NULL);
 8001476:	e7b1      	b.n	80013dc <StartInt_But+0xc>
 8001478:	20000664 	.word	0x20000664
 800147c:	2000064c 	.word	0x2000064c
 8001480:	20000660 	.word	0x20000660
 8001484:	2000065c 	.word	0x2000065c

08001488 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1) {
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a04      	ldr	r2, [pc, #16]	; (80014a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d101      	bne.n	800149e <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 800149a:	f001 fb1f 	bl	8002adc <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 800149e:	bf00      	nop
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40012c00 	.word	0x40012c00

080014ac <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014b0:	b672      	cpsid	i
}
 80014b2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80014b4:	e7fe      	b.n	80014b4 <Error_Handler+0x8>
	...

080014b8 <Read_Acc>:
 */

#include "sensorIO.h"

void Read_Acc(float *accel_data)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	int16_t accel_data_i16[3] = { 0 };
 80014c0:	f107 0308 	add.w	r3, r7, #8
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	809a      	strh	r2, [r3, #4]
	BSP_ACCELERO_AccGetXYZ(accel_data_i16);
 80014ca:	f107 0308 	add.w	r3, r7, #8
 80014ce:	4618      	mov	r0, r3
 80014d0:	f000 fc86 	bl	8001de0 <BSP_ACCELERO_AccGetXYZ>

	accel_data[0] = (float)accel_data_i16[0] / 100.0f;
 80014d4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80014d8:	ee07 3a90 	vmov	s15, r3
 80014dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014e0:	eddf 6a13 	vldr	s13, [pc, #76]	; 8001530 <Read_Acc+0x78>
 80014e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	edc3 7a00 	vstr	s15, [r3]
	accel_data[1] = (float)accel_data_i16[1] / 100.0f;
 80014ee:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80014f2:	ee07 3a90 	vmov	s15, r3
 80014f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	3304      	adds	r3, #4
 80014fe:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8001530 <Read_Acc+0x78>
 8001502:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001506:	edc3 7a00 	vstr	s15, [r3]
	accel_data[2] = (float)accel_data_i16[2] / 100.0f;
 800150a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800150e:	ee07 3a90 	vmov	s15, r3
 8001512:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	3308      	adds	r3, #8
 800151a:	eddf 6a05 	vldr	s13, [pc, #20]	; 8001530 <Read_Acc+0x78>
 800151e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001522:	edc3 7a00 	vstr	s15, [r3]

	return;
 8001526:	bf00      	nop
}
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	42c80000 	.word	0x42c80000

08001534 <Read_Temp>:
void Read_Temp(float *temp_data)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
	temp_data[0] = BSP_TSENSOR_ReadTemp();			// read temperature sensor
 800153c:	f000 fd32 	bl	8001fa4 <BSP_TSENSOR_ReadTemp>
 8001540:	eef0 7a40 	vmov.f32	s15, s0
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	edc3 7a00 	vstr	s15, [r3]
	return;
 800154a:	bf00      	nop
}
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
	...

08001554 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800155a:	4b11      	ldr	r3, [pc, #68]	; (80015a0 <HAL_MspInit+0x4c>)
 800155c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800155e:	4a10      	ldr	r2, [pc, #64]	; (80015a0 <HAL_MspInit+0x4c>)
 8001560:	f043 0301 	orr.w	r3, r3, #1
 8001564:	6613      	str	r3, [r2, #96]	; 0x60
 8001566:	4b0e      	ldr	r3, [pc, #56]	; (80015a0 <HAL_MspInit+0x4c>)
 8001568:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	607b      	str	r3, [r7, #4]
 8001570:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001572:	4b0b      	ldr	r3, [pc, #44]	; (80015a0 <HAL_MspInit+0x4c>)
 8001574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001576:	4a0a      	ldr	r2, [pc, #40]	; (80015a0 <HAL_MspInit+0x4c>)
 8001578:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800157c:	6593      	str	r3, [r2, #88]	; 0x58
 800157e:	4b08      	ldr	r3, [pc, #32]	; (80015a0 <HAL_MspInit+0x4c>)
 8001580:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001586:	603b      	str	r3, [r7, #0]
 8001588:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800158a:	2200      	movs	r2, #0
 800158c:	210f      	movs	r1, #15
 800158e:	f06f 0001 	mvn.w	r0, #1
 8001592:	f001 fb7b 	bl	8002c8c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001596:	bf00      	nop
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	40021000 	.word	0x40021000

080015a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b0ac      	sub	sp, #176	; 0xb0
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ac:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	60da      	str	r2, [r3, #12]
 80015ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015bc:	f107 0314 	add.w	r3, r7, #20
 80015c0:	2288      	movs	r2, #136	; 0x88
 80015c2:	2100      	movs	r1, #0
 80015c4:	4618      	mov	r0, r3
 80015c6:	f006 fe2a 	bl	800821e <memset>
  if(hi2c->Instance==I2C2)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a21      	ldr	r2, [pc, #132]	; (8001654 <HAL_I2C_MspInit+0xb0>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d13b      	bne.n	800164c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80015d4:	2380      	movs	r3, #128	; 0x80
 80015d6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80015d8:	2300      	movs	r3, #0
 80015da:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	4618      	mov	r0, r3
 80015e2:	f003 fb41 	bl	8004c68 <HAL_RCCEx_PeriphCLKConfig>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80015ec:	f7ff ff5e 	bl	80014ac <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f0:	4b19      	ldr	r3, [pc, #100]	; (8001658 <HAL_I2C_MspInit+0xb4>)
 80015f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015f4:	4a18      	ldr	r2, [pc, #96]	; (8001658 <HAL_I2C_MspInit+0xb4>)
 80015f6:	f043 0302 	orr.w	r3, r3, #2
 80015fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015fc:	4b16      	ldr	r3, [pc, #88]	; (8001658 <HAL_I2C_MspInit+0xb4>)
 80015fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001600:	f003 0302 	and.w	r3, r3, #2
 8001604:	613b      	str	r3, [r7, #16]
 8001606:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001608:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800160c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001610:	2312      	movs	r3, #18
 8001612:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001616:	2300      	movs	r3, #0
 8001618:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161c:	2303      	movs	r3, #3
 800161e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001622:	2304      	movs	r3, #4
 8001624:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001628:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800162c:	4619      	mov	r1, r3
 800162e:	480b      	ldr	r0, [pc, #44]	; (800165c <HAL_I2C_MspInit+0xb8>)
 8001630:	f001 fb56 	bl	8002ce0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001634:	4b08      	ldr	r3, [pc, #32]	; (8001658 <HAL_I2C_MspInit+0xb4>)
 8001636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001638:	4a07      	ldr	r2, [pc, #28]	; (8001658 <HAL_I2C_MspInit+0xb4>)
 800163a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800163e:	6593      	str	r3, [r2, #88]	; 0x58
 8001640:	4b05      	ldr	r3, [pc, #20]	; (8001658 <HAL_I2C_MspInit+0xb4>)
 8001642:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001644:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800164c:	bf00      	nop
 800164e:	37b0      	adds	r7, #176	; 0xb0
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	40005800 	.word	0x40005800
 8001658:	40021000 	.word	0x40021000
 800165c:	48000400 	.word	0x48000400

08001660 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a0b      	ldr	r2, [pc, #44]	; (800169c <HAL_I2C_MspDeInit+0x3c>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d10f      	bne.n	8001692 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001672:	4b0b      	ldr	r3, [pc, #44]	; (80016a0 <HAL_I2C_MspDeInit+0x40>)
 8001674:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001676:	4a0a      	ldr	r2, [pc, #40]	; (80016a0 <HAL_I2C_MspDeInit+0x40>)
 8001678:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800167c:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 800167e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001682:	4808      	ldr	r0, [pc, #32]	; (80016a4 <HAL_I2C_MspDeInit+0x44>)
 8001684:	f001 fcd6 	bl	8003034 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8001688:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800168c:	4805      	ldr	r0, [pc, #20]	; (80016a4 <HAL_I2C_MspDeInit+0x44>)
 800168e:	f001 fcd1 	bl	8003034 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40005800 	.word	0x40005800
 80016a0:	40021000 	.word	0x40021000
 80016a4:	48000400 	.word	0x48000400

080016a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b0ac      	sub	sp, #176	; 0xb0
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	605a      	str	r2, [r3, #4]
 80016ba:	609a      	str	r2, [r3, #8]
 80016bc:	60da      	str	r2, [r3, #12]
 80016be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016c0:	f107 0314 	add.w	r3, r7, #20
 80016c4:	2288      	movs	r2, #136	; 0x88
 80016c6:	2100      	movs	r1, #0
 80016c8:	4618      	mov	r0, r3
 80016ca:	f006 fda8 	bl	800821e <memset>
  if(huart->Instance==USART1)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a22      	ldr	r2, [pc, #136]	; (800175c <HAL_UART_MspInit+0xb4>)
 80016d4:	4293      	cmp	r3, r2
 80016d6:	d13c      	bne.n	8001752 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80016d8:	2301      	movs	r3, #1
 80016da:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80016dc:	2300      	movs	r3, #0
 80016de:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	4618      	mov	r0, r3
 80016e6:	f003 fabf 	bl	8004c68 <HAL_RCCEx_PeriphCLKConfig>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80016f0:	f7ff fedc 	bl	80014ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016f4:	4b1a      	ldr	r3, [pc, #104]	; (8001760 <HAL_UART_MspInit+0xb8>)
 80016f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016f8:	4a19      	ldr	r2, [pc, #100]	; (8001760 <HAL_UART_MspInit+0xb8>)
 80016fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016fe:	6613      	str	r3, [r2, #96]	; 0x60
 8001700:	4b17      	ldr	r3, [pc, #92]	; (8001760 <HAL_UART_MspInit+0xb8>)
 8001702:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001704:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001708:	613b      	str	r3, [r7, #16]
 800170a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800170c:	4b14      	ldr	r3, [pc, #80]	; (8001760 <HAL_UART_MspInit+0xb8>)
 800170e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001710:	4a13      	ldr	r2, [pc, #76]	; (8001760 <HAL_UART_MspInit+0xb8>)
 8001712:	f043 0301 	orr.w	r3, r3, #1
 8001716:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001718:	4b11      	ldr	r3, [pc, #68]	; (8001760 <HAL_UART_MspInit+0xb8>)
 800171a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800171c:	f003 0301 	and.w	r3, r3, #1
 8001720:	60fb      	str	r3, [r7, #12]
 8001722:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001724:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001728:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172c:	2302      	movs	r3, #2
 800172e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	2300      	movs	r3, #0
 8001734:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001738:	2303      	movs	r3, #3
 800173a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800173e:	2307      	movs	r3, #7
 8001740:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001744:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001748:	4619      	mov	r1, r3
 800174a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800174e:	f001 fac7 	bl	8002ce0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001752:	bf00      	nop
 8001754:	37b0      	adds	r7, #176	; 0xb0
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	40013800 	.word	0x40013800
 8001760:	40021000 	.word	0x40021000

08001764 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b08c      	sub	sp, #48	; 0x30
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800176c:	2300      	movs	r3, #0
 800176e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001772:	4b2e      	ldr	r3, [pc, #184]	; (800182c <HAL_InitTick+0xc8>)
 8001774:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001776:	4a2d      	ldr	r2, [pc, #180]	; (800182c <HAL_InitTick+0xc8>)
 8001778:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800177c:	6613      	str	r3, [r2, #96]	; 0x60
 800177e:	4b2b      	ldr	r3, [pc, #172]	; (800182c <HAL_InitTick+0xc8>)
 8001780:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001782:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001786:	60bb      	str	r3, [r7, #8]
 8001788:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800178a:	f107 020c 	add.w	r2, r7, #12
 800178e:	f107 0310 	add.w	r3, r7, #16
 8001792:	4611      	mov	r1, r2
 8001794:	4618      	mov	r0, r3
 8001796:	f003 f9d5 	bl	8004b44 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800179a:	f003 f9bd 	bl	8004b18 <HAL_RCC_GetPCLK2Freq>
 800179e:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80017a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017a2:	4a23      	ldr	r2, [pc, #140]	; (8001830 <HAL_InitTick+0xcc>)
 80017a4:	fba2 2303 	umull	r2, r3, r2, r3
 80017a8:	0c9b      	lsrs	r3, r3, #18
 80017aa:	3b01      	subs	r3, #1
 80017ac:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80017ae:	4b21      	ldr	r3, [pc, #132]	; (8001834 <HAL_InitTick+0xd0>)
 80017b0:	4a21      	ldr	r2, [pc, #132]	; (8001838 <HAL_InitTick+0xd4>)
 80017b2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80017b4:	4b1f      	ldr	r3, [pc, #124]	; (8001834 <HAL_InitTick+0xd0>)
 80017b6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80017ba:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80017bc:	4a1d      	ldr	r2, [pc, #116]	; (8001834 <HAL_InitTick+0xd0>)
 80017be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c0:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80017c2:	4b1c      	ldr	r3, [pc, #112]	; (8001834 <HAL_InitTick+0xd0>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017c8:	4b1a      	ldr	r3, [pc, #104]	; (8001834 <HAL_InitTick+0xd0>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017ce:	4b19      	ldr	r3, [pc, #100]	; (8001834 <HAL_InitTick+0xd0>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80017d4:	4817      	ldr	r0, [pc, #92]	; (8001834 <HAL_InitTick+0xd0>)
 80017d6:	f003 ff13 	bl	8005600 <HAL_TIM_Base_Init>
 80017da:	4603      	mov	r3, r0
 80017dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80017e0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d11b      	bne.n	8001820 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80017e8:	4812      	ldr	r0, [pc, #72]	; (8001834 <HAL_InitTick+0xd0>)
 80017ea:	f003 ff6b 	bl	80056c4 <HAL_TIM_Base_Start_IT>
 80017ee:	4603      	mov	r3, r0
 80017f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80017f4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d111      	bne.n	8001820 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80017fc:	2019      	movs	r0, #25
 80017fe:	f001 fa61 	bl	8002cc4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2b0f      	cmp	r3, #15
 8001806:	d808      	bhi.n	800181a <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001808:	2200      	movs	r2, #0
 800180a:	6879      	ldr	r1, [r7, #4]
 800180c:	2019      	movs	r0, #25
 800180e:	f001 fa3d 	bl	8002c8c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001812:	4a0a      	ldr	r2, [pc, #40]	; (800183c <HAL_InitTick+0xd8>)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6013      	str	r3, [r2, #0]
 8001818:	e002      	b.n	8001820 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001820:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001824:	4618      	mov	r0, r3
 8001826:	3730      	adds	r7, #48	; 0x30
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40021000 	.word	0x40021000
 8001830:	431bde83 	.word	0x431bde83
 8001834:	20000668 	.word	0x20000668
 8001838:	40012c00 	.word	0x40012c00
 800183c:	200000c8 	.word	0x200000c8

08001840 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001844:	e7fe      	b.n	8001844 <NMI_Handler+0x4>

08001846 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001846:	b480      	push	{r7}
 8001848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800184a:	e7fe      	b.n	800184a <HardFault_Handler+0x4>

0800184c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001850:	e7fe      	b.n	8001850 <MemManage_Handler+0x4>

08001852 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001852:	b480      	push	{r7}
 8001854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001856:	e7fe      	b.n	8001856 <BusFault_Handler+0x4>

08001858 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800185c:	e7fe      	b.n	800185c <UsageFault_Handler+0x4>

0800185e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800185e:	b480      	push	{r7}
 8001860:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001862:	bf00      	nop
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001870:	4802      	ldr	r0, [pc, #8]	; (800187c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001872:	f003 ff97 	bl	80057a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	20000668 	.word	0x20000668

08001880 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001886:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800188a:	f001 fcf9 	bl	8003280 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  BaseType_t checkIfYieldRequired;
  checkIfYieldRequired = xTaskResumeFromISR(Int_ButHandle);
 800188e:	4b0a      	ldr	r3, [pc, #40]	; (80018b8 <EXTI15_10_IRQHandler+0x38>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4618      	mov	r0, r3
 8001894:	f005 fb6c 	bl	8006f70 <xTaskResumeFromISR>
 8001898:	6078      	str	r0, [r7, #4]
  portYIELD_FROM_ISR(checkIfYieldRequired);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d007      	beq.n	80018b0 <EXTI15_10_IRQHandler+0x30>
 80018a0:	4b06      	ldr	r3, [pc, #24]	; (80018bc <EXTI15_10_IRQHandler+0x3c>)
 80018a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	f3bf 8f4f 	dsb	sy
 80018ac:	f3bf 8f6f 	isb	sy


  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80018b0:	bf00      	nop
 80018b2:	3708      	adds	r7, #8
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20000658 	.word	0x20000658
 80018bc:	e000ed04 	.word	0xe000ed04

080018c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
	return 1;
 80018c4:	2301      	movs	r3, #1
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <_kill>:

int _kill(int pid, int sig)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80018da:	f006 fb6f 	bl	8007fbc <__errno>
 80018de:	4603      	mov	r3, r0
 80018e0:	2216      	movs	r2, #22
 80018e2:	601a      	str	r2, [r3, #0]
	return -1;
 80018e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3708      	adds	r7, #8
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <_exit>:

void _exit (int status)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80018f8:	f04f 31ff 	mov.w	r1, #4294967295
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f7ff ffe7 	bl	80018d0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001902:	e7fe      	b.n	8001902 <_exit+0x12>

08001904 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b086      	sub	sp, #24
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001910:	2300      	movs	r3, #0
 8001912:	617b      	str	r3, [r7, #20]
 8001914:	e00a      	b.n	800192c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001916:	f3af 8000 	nop.w
 800191a:	4601      	mov	r1, r0
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	1c5a      	adds	r2, r3, #1
 8001920:	60ba      	str	r2, [r7, #8]
 8001922:	b2ca      	uxtb	r2, r1
 8001924:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	3301      	adds	r3, #1
 800192a:	617b      	str	r3, [r7, #20]
 800192c:	697a      	ldr	r2, [r7, #20]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	429a      	cmp	r2, r3
 8001932:	dbf0      	blt.n	8001916 <_read+0x12>
	}

return len;
 8001934:	687b      	ldr	r3, [r7, #4]
}
 8001936:	4618      	mov	r0, r3
 8001938:	3718      	adds	r7, #24
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	b086      	sub	sp, #24
 8001942:	af00      	add	r7, sp, #0
 8001944:	60f8      	str	r0, [r7, #12]
 8001946:	60b9      	str	r1, [r7, #8]
 8001948:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800194a:	2300      	movs	r3, #0
 800194c:	617b      	str	r3, [r7, #20]
 800194e:	e009      	b.n	8001964 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	1c5a      	adds	r2, r3, #1
 8001954:	60ba      	str	r2, [r7, #8]
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	4618      	mov	r0, r3
 800195a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	3301      	adds	r3, #1
 8001962:	617b      	str	r3, [r7, #20]
 8001964:	697a      	ldr	r2, [r7, #20]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	429a      	cmp	r2, r3
 800196a:	dbf1      	blt.n	8001950 <_write+0x12>
	}
	return len;
 800196c:	687b      	ldr	r3, [r7, #4]
}
 800196e:	4618      	mov	r0, r3
 8001970:	3718      	adds	r7, #24
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <_close>:

int _close(int file)
{
 8001976:	b480      	push	{r7}
 8001978:	b083      	sub	sp, #12
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
	return -1;
 800197e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001982:	4618      	mov	r0, r3
 8001984:	370c      	adds	r7, #12
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr

0800198e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800198e:	b480      	push	{r7}
 8001990:	b083      	sub	sp, #12
 8001992:	af00      	add	r7, sp, #0
 8001994:	6078      	str	r0, [r7, #4]
 8001996:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800199e:	605a      	str	r2, [r3, #4]
	return 0;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr

080019ae <_isatty>:

int _isatty(int file)
{
 80019ae:	b480      	push	{r7}
 80019b0:	b083      	sub	sp, #12
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	6078      	str	r0, [r7, #4]
	return 1;
 80019b6:	2301      	movs	r3, #1
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	60f8      	str	r0, [r7, #12]
 80019cc:	60b9      	str	r1, [r7, #8]
 80019ce:	607a      	str	r2, [r7, #4]
	return 0;
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3714      	adds	r7, #20
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
	...

080019e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019e8:	4a14      	ldr	r2, [pc, #80]	; (8001a3c <_sbrk+0x5c>)
 80019ea:	4b15      	ldr	r3, [pc, #84]	; (8001a40 <_sbrk+0x60>)
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019f4:	4b13      	ldr	r3, [pc, #76]	; (8001a44 <_sbrk+0x64>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d102      	bne.n	8001a02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019fc:	4b11      	ldr	r3, [pc, #68]	; (8001a44 <_sbrk+0x64>)
 80019fe:	4a12      	ldr	r2, [pc, #72]	; (8001a48 <_sbrk+0x68>)
 8001a00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a02:	4b10      	ldr	r3, [pc, #64]	; (8001a44 <_sbrk+0x64>)
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4413      	add	r3, r2
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d207      	bcs.n	8001a20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a10:	f006 fad4 	bl	8007fbc <__errno>
 8001a14:	4603      	mov	r3, r0
 8001a16:	220c      	movs	r2, #12
 8001a18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a1e:	e009      	b.n	8001a34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a20:	4b08      	ldr	r3, [pc, #32]	; (8001a44 <_sbrk+0x64>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a26:	4b07      	ldr	r3, [pc, #28]	; (8001a44 <_sbrk+0x64>)
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	4a05      	ldr	r2, [pc, #20]	; (8001a44 <_sbrk+0x64>)
 8001a30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a32:	68fb      	ldr	r3, [r7, #12]
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3718      	adds	r7, #24
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20018000 	.word	0x20018000
 8001a40:	00000400 	.word	0x00000400
 8001a44:	200006b4 	.word	0x200006b4
 8001a48:	20001c18 	.word	0x20001c18

08001a4c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a50:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <SystemInit+0x20>)
 8001a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a56:	4a05      	ldr	r2, [pc, #20]	; (8001a6c <SystemInit+0x20>)
 8001a58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	e000ed00 	.word	0xe000ed00

08001a70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001aa8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a74:	f7ff ffea 	bl	8001a4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a78:	480c      	ldr	r0, [pc, #48]	; (8001aac <LoopForever+0x6>)
  ldr r1, =_edata
 8001a7a:	490d      	ldr	r1, [pc, #52]	; (8001ab0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a7c:	4a0d      	ldr	r2, [pc, #52]	; (8001ab4 <LoopForever+0xe>)
  movs r3, #0
 8001a7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a80:	e002      	b.n	8001a88 <LoopCopyDataInit>

08001a82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a86:	3304      	adds	r3, #4

08001a88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a8c:	d3f9      	bcc.n	8001a82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a8e:	4a0a      	ldr	r2, [pc, #40]	; (8001ab8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a90:	4c0a      	ldr	r4, [pc, #40]	; (8001abc <LoopForever+0x16>)
  movs r3, #0
 8001a92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a94:	e001      	b.n	8001a9a <LoopFillZerobss>

08001a96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a98:	3204      	adds	r2, #4

08001a9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a9c:	d3fb      	bcc.n	8001a96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a9e:	f006 fb89 	bl	80081b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001aa2:	f7ff fa1d 	bl	8000ee0 <main>

08001aa6 <LoopForever>:

LoopForever:
    b LoopForever
 8001aa6:	e7fe      	b.n	8001aa6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001aa8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001aac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ab0:	200002a4 	.word	0x200002a4
  ldr r2, =_sidata
 8001ab4:	0800b3d0 	.word	0x0800b3d0
  ldr r2, =_sbss
 8001ab8:	200002a4 	.word	0x200002a4
  ldr r4, =_ebss
 8001abc:	20001c14 	.word	0x20001c14

08001ac0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ac0:	e7fe      	b.n	8001ac0 <ADC1_2_IRQHandler>
	...

08001ac4 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b08a      	sub	sp, #40	; 0x28
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001acc:	4b27      	ldr	r3, [pc, #156]	; (8001b6c <I2Cx_MspInit+0xa8>)
 8001ace:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ad0:	4a26      	ldr	r2, [pc, #152]	; (8001b6c <I2Cx_MspInit+0xa8>)
 8001ad2:	f043 0302 	orr.w	r3, r3, #2
 8001ad6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ad8:	4b24      	ldr	r3, [pc, #144]	; (8001b6c <I2Cx_MspInit+0xa8>)
 8001ada:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001adc:	f003 0302 	and.w	r3, r3, #2
 8001ae0:	613b      	str	r3, [r7, #16]
 8001ae2:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001ae4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001ae8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001aea:	2312      	movs	r3, #18
 8001aec:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001aee:	2301      	movs	r3, #1
 8001af0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af2:	2303      	movs	r3, #3
 8001af4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001af6:	2304      	movs	r3, #4
 8001af8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001afa:	f107 0314 	add.w	r3, r7, #20
 8001afe:	4619      	mov	r1, r3
 8001b00:	481b      	ldr	r0, [pc, #108]	; (8001b70 <I2Cx_MspInit+0xac>)
 8001b02:	f001 f8ed 	bl	8002ce0 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001b06:	f107 0314 	add.w	r3, r7, #20
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	4818      	ldr	r0, [pc, #96]	; (8001b70 <I2Cx_MspInit+0xac>)
 8001b0e:	f001 f8e7 	bl	8002ce0 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001b12:	4b16      	ldr	r3, [pc, #88]	; (8001b6c <I2Cx_MspInit+0xa8>)
 8001b14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b16:	4a15      	ldr	r2, [pc, #84]	; (8001b6c <I2Cx_MspInit+0xa8>)
 8001b18:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001b1c:	6593      	str	r3, [r2, #88]	; 0x58
 8001b1e:	4b13      	ldr	r3, [pc, #76]	; (8001b6c <I2Cx_MspInit+0xa8>)
 8001b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8001b2a:	4b10      	ldr	r3, [pc, #64]	; (8001b6c <I2Cx_MspInit+0xa8>)
 8001b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b2e:	4a0f      	ldr	r2, [pc, #60]	; (8001b6c <I2Cx_MspInit+0xa8>)
 8001b30:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001b34:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001b36:	4b0d      	ldr	r3, [pc, #52]	; (8001b6c <I2Cx_MspInit+0xa8>)
 8001b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b3a:	4a0c      	ldr	r2, [pc, #48]	; (8001b6c <I2Cx_MspInit+0xa8>)
 8001b3c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001b40:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001b42:	2200      	movs	r2, #0
 8001b44:	210f      	movs	r1, #15
 8001b46:	2021      	movs	r0, #33	; 0x21
 8001b48:	f001 f8a0 	bl	8002c8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001b4c:	2021      	movs	r0, #33	; 0x21
 8001b4e:	f001 f8b9 	bl	8002cc4 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001b52:	2200      	movs	r2, #0
 8001b54:	210f      	movs	r1, #15
 8001b56:	2022      	movs	r0, #34	; 0x22
 8001b58:	f001 f898 	bl	8002c8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8001b5c:	2022      	movs	r0, #34	; 0x22
 8001b5e:	f001 f8b1 	bl	8002cc4 <HAL_NVIC_EnableIRQ>
}
 8001b62:	bf00      	nop
 8001b64:	3728      	adds	r7, #40	; 0x28
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	48000400 	.word	0x48000400

08001b74 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	4a12      	ldr	r2, [pc, #72]	; (8001bc8 <I2Cx_Init+0x54>)
 8001b80:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4a11      	ldr	r2, [pc, #68]	; (8001bcc <I2Cx_Init+0x58>)
 8001b86:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2201      	movs	r2, #1
 8001b92:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2200      	movs	r2, #0
 8001b98:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f7ff ff89 	bl	8001ac4 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f001 fb87 	bl	80032c6 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001bb8:	2100      	movs	r1, #0
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f002 f916 	bl	8003dec <HAL_I2CEx_ConfigAnalogFilter>
}
 8001bc0:	bf00      	nop
 8001bc2:	3708      	adds	r7, #8
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	40005800 	.word	0x40005800
 8001bcc:	00702681 	.word	0x00702681

08001bd0 <I2Cx_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08a      	sub	sp, #40	; 0x28
 8001bd4:	af04      	add	r7, sp, #16
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	4608      	mov	r0, r1
 8001bda:	4611      	mov	r1, r2
 8001bdc:	461a      	mov	r2, r3
 8001bde:	4603      	mov	r3, r0
 8001be0:	72fb      	strb	r3, [r7, #11]
 8001be2:	460b      	mov	r3, r1
 8001be4:	813b      	strh	r3, [r7, #8]
 8001be6:	4613      	mov	r3, r2
 8001be8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001bea:	2300      	movs	r3, #0
 8001bec:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001bee:	7afb      	ldrb	r3, [r7, #11]
 8001bf0:	b299      	uxth	r1, r3
 8001bf2:	88f8      	ldrh	r0, [r7, #6]
 8001bf4:	893a      	ldrh	r2, [r7, #8]
 8001bf6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bfa:	9302      	str	r3, [sp, #8]
 8001bfc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001bfe:	9301      	str	r3, [sp, #4]
 8001c00:	6a3b      	ldr	r3, [r7, #32]
 8001c02:	9300      	str	r3, [sp, #0]
 8001c04:	4603      	mov	r3, r0
 8001c06:	68f8      	ldr	r0, [r7, #12]
 8001c08:	f001 fd30 	bl	800366c <HAL_I2C_Mem_Read>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001c10:	7dfb      	ldrb	r3, [r7, #23]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d004      	beq.n	8001c20 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occured */
    I2Cx_Error(i2c_handler, Addr);
 8001c16:	7afb      	ldrb	r3, [r7, #11]
 8001c18:	4619      	mov	r1, r3
 8001c1a:	68f8      	ldr	r0, [r7, #12]
 8001c1c:	f000 f832 	bl	8001c84 <I2Cx_Error>
  }
  return status;
 8001c20:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3718      	adds	r7, #24
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <I2Cx_WriteMultiple>:
  * @param  Buffer: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001c2a:	b580      	push	{r7, lr}
 8001c2c:	b08a      	sub	sp, #40	; 0x28
 8001c2e:	af04      	add	r7, sp, #16
 8001c30:	60f8      	str	r0, [r7, #12]
 8001c32:	4608      	mov	r0, r1
 8001c34:	4611      	mov	r1, r2
 8001c36:	461a      	mov	r2, r3
 8001c38:	4603      	mov	r3, r0
 8001c3a:	72fb      	strb	r3, [r7, #11]
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	813b      	strh	r3, [r7, #8]
 8001c40:	4613      	mov	r3, r2
 8001c42:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001c44:	2300      	movs	r3, #0
 8001c46:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001c48:	7afb      	ldrb	r3, [r7, #11]
 8001c4a:	b299      	uxth	r1, r3
 8001c4c:	88f8      	ldrh	r0, [r7, #6]
 8001c4e:	893a      	ldrh	r2, [r7, #8]
 8001c50:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c54:	9302      	str	r3, [sp, #8]
 8001c56:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c58:	9301      	str	r3, [sp, #4]
 8001c5a:	6a3b      	ldr	r3, [r7, #32]
 8001c5c:	9300      	str	r3, [sp, #0]
 8001c5e:	4603      	mov	r3, r0
 8001c60:	68f8      	ldr	r0, [r7, #12]
 8001c62:	f001 fbef 	bl	8003444 <HAL_I2C_Mem_Write>
 8001c66:	4603      	mov	r3, r0
 8001c68:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001c6a:	7dfb      	ldrb	r3, [r7, #23]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d004      	beq.n	8001c7a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001c70:	7afb      	ldrb	r3, [r7, #11]
 8001c72:	4619      	mov	r1, r3
 8001c74:	68f8      	ldr	r0, [r7, #12]
 8001c76:	f000 f805 	bl	8001c84 <I2Cx_Error>
  }
  return status;
 8001c7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3718      	adds	r7, #24
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f001 fba7 	bl	80033e4 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f7ff ff6c 	bl	8001b74 <I2Cx_Init>
}
 8001c9c:	bf00      	nop
 8001c9e:	3708      	adds	r7, #8
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}

08001ca4 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001ca8:	4802      	ldr	r0, [pc, #8]	; (8001cb4 <SENSOR_IO_Init+0x10>)
 8001caa:	f7ff ff63 	bl	8001b74 <I2Cx_Init>
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	200006b8 	.word	0x200006b8

08001cb8 <SENSOR_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af02      	add	r7, sp, #8
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	71fb      	strb	r3, [r7, #7]
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	71bb      	strb	r3, [r7, #6]
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001cca:	79bb      	ldrb	r3, [r7, #6]
 8001ccc:	b29a      	uxth	r2, r3
 8001cce:	79f9      	ldrb	r1, [r7, #7]
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	9301      	str	r3, [sp, #4]
 8001cd4:	1d7b      	adds	r3, r7, #5
 8001cd6:	9300      	str	r3, [sp, #0]
 8001cd8:	2301      	movs	r3, #1
 8001cda:	4803      	ldr	r0, [pc, #12]	; (8001ce8 <SENSOR_IO_Write+0x30>)
 8001cdc:	f7ff ffa5 	bl	8001c2a <I2Cx_WriteMultiple>
}
 8001ce0:	bf00      	nop
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	200006b8 	.word	0x200006b8

08001cec <SENSOR_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af02      	add	r7, sp, #8
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	460a      	mov	r2, r1
 8001cf6:	71fb      	strb	r3, [r7, #7]
 8001cf8:	4613      	mov	r3, r2
 8001cfa:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001d00:	79bb      	ldrb	r3, [r7, #6]
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	79f9      	ldrb	r1, [r7, #7]
 8001d06:	2301      	movs	r3, #1
 8001d08:	9301      	str	r3, [sp, #4]
 8001d0a:	f107 030f 	add.w	r3, r7, #15
 8001d0e:	9300      	str	r3, [sp, #0]
 8001d10:	2301      	movs	r3, #1
 8001d12:	4804      	ldr	r0, [pc, #16]	; (8001d24 <SENSOR_IO_Read+0x38>)
 8001d14:	f7ff ff5c 	bl	8001bd0 <I2Cx_ReadMultiple>

  return read_value;
 8001d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3710      	adds	r7, #16
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	200006b8 	.word	0x200006b8

08001d28 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af02      	add	r7, sp, #8
 8001d2e:	603a      	str	r2, [r7, #0]
 8001d30:	461a      	mov	r2, r3
 8001d32:	4603      	mov	r3, r0
 8001d34:	71fb      	strb	r3, [r7, #7]
 8001d36:	460b      	mov	r3, r1
 8001d38:	71bb      	strb	r3, [r7, #6]
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8001d3e:	79bb      	ldrb	r3, [r7, #6]
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	79f9      	ldrb	r1, [r7, #7]
 8001d44:	88bb      	ldrh	r3, [r7, #4]
 8001d46:	9301      	str	r3, [sp, #4]
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	9300      	str	r3, [sp, #0]
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	4804      	ldr	r0, [pc, #16]	; (8001d60 <SENSOR_IO_ReadMultiple+0x38>)
 8001d50:	f7ff ff3e 	bl	8001bd0 <I2Cx_ReadMultiple>
 8001d54:	4603      	mov	r3, r0
 8001d56:	b29b      	uxth	r3, r3
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3708      	adds	r7, #8
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	200006b8 	.word	0x200006b8

08001d64 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8001d72:	4b19      	ldr	r3, [pc, #100]	; (8001dd8 <BSP_ACCELERO_Init+0x74>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	4798      	blx	r3
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b6a      	cmp	r3, #106	; 0x6a
 8001d7c:	d002      	beq.n	8001d84 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	73fb      	strb	r3, [r7, #15]
 8001d82:	e024      	b.n	8001dce <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8001d84:	4b15      	ldr	r3, [pc, #84]	; (8001ddc <BSP_ACCELERO_Init+0x78>)
 8001d86:	4a14      	ldr	r2, [pc, #80]	; (8001dd8 <BSP_ACCELERO_Init+0x74>)
 8001d88:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8001d8a:	2330      	movs	r3, #48	; 0x30
 8001d8c:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8001d92:	2300      	movs	r3, #0
 8001d94:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8001d96:	2340      	movs	r3, #64	; 0x40
 8001d98:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8001da2:	797a      	ldrb	r2, [r7, #5]
 8001da4:	7abb      	ldrb	r3, [r7, #10]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8001dac:	7a3b      	ldrb	r3, [r7, #8]
 8001dae:	f043 0304 	orr.w	r3, r3, #4
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	021b      	lsls	r3, r3, #8
 8001db6:	b21a      	sxth	r2, r3
 8001db8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	b21b      	sxth	r3, r3
 8001dc0:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8001dc2:	4b06      	ldr	r3, [pc, #24]	; (8001ddc <BSP_ACCELERO_Init+0x78>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	89ba      	ldrh	r2, [r7, #12]
 8001dca:	4610      	mov	r0, r2
 8001dcc:	4798      	blx	r3
  }  

  return ret;
 8001dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3710      	adds	r7, #16
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	20000060 	.word	0x20000060
 8001ddc:	2000070c 	.word	0x2000070c

08001de0 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8001de8:	4b08      	ldr	r3, [pc, #32]	; (8001e0c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d009      	beq.n	8001e04 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8001df0:	4b06      	ldr	r3, [pc, #24]	; (8001e0c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d004      	beq.n	8001e04 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8001dfa:	4b04      	ldr	r3, [pc, #16]	; (8001e0c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	4798      	blx	r3
    }
  }
}
 8001e04:	bf00      	nop
 8001e06:	3708      	adds	r7, #8
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	2000070c 	.word	0x2000070c

08001e10 <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{  
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslGyroDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8001e1e:	4b1b      	ldr	r3, [pc, #108]	; (8001e8c <BSP_GYRO_Init+0x7c>)
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	4798      	blx	r3
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b6a      	cmp	r3, #106	; 0x6a
 8001e28:	d002      	beq.n	8001e30 <BSP_GYRO_Init+0x20>
  {
    ret = GYRO_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	73fb      	strb	r3, [r7, #15]
 8001e2e:	e028      	b.n	8001e82 <BSP_GYRO_Init+0x72>
  }
  else
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &Lsm6dslGyroDrv;
 8001e30:	4b17      	ldr	r3, [pc, #92]	; (8001e90 <BSP_GYRO_Init+0x80>)
 8001e32:	4a16      	ldr	r2, [pc, #88]	; (8001e8c <BSP_GYRO_Init+0x7c>)
 8001e34:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    LSM6DSL_InitStructure.Power_Mode = 0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	713b      	strb	r3, [r7, #4]
    LSM6DSL_InitStructure.Output_DataRate = LSM6DSL_ODR_52Hz;
 8001e3a:	2330      	movs	r3, #48	; 0x30
 8001e3c:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.Band_Width = 0;
 8001e42:	2300      	movs	r3, #0
 8001e44:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8001e46:	2340      	movs	r3, #64	; 0x40
 8001e48:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.Endianness = 0;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	727b      	strb	r3, [r7, #9]
    LSM6DSL_InitStructure.Full_Scale = LSM6DSL_GYRO_FS_2000; 
 8001e4e:	230c      	movs	r3, #12
 8001e50:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, full scale  */
    ctrl = (LSM6DSL_InitStructure.Full_Scale | LSM6DSL_InitStructure.Output_DataRate);
 8001e52:	7aba      	ldrb	r2, [r7, #10]
 8001e54:	797b      	ldrb	r3, [r7, #5]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	81bb      	strh	r3, [r7, #12]

    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8001e5c:	7a3b      	ldrb	r3, [r7, #8]
 8001e5e:	f043 0304 	orr.w	r3, r3, #4
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	021b      	lsls	r3, r3, #8
 8001e66:	b21a      	sxth	r2, r3
 8001e68:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	b21b      	sxth	r3, r3
 8001e70:	81bb      	strh	r3, [r7, #12]

    /* Initialize component */
    GyroscopeDrv->Init(ctrl);
 8001e72:	4b07      	ldr	r3, [pc, #28]	; (8001e90 <BSP_GYRO_Init+0x80>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	89ba      	ldrh	r2, [r7, #12]
 8001e7a:	4610      	mov	r0, r2
 8001e7c:	4798      	blx	r3
    
    ret = GYRO_OK;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 8001e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3710      	adds	r7, #16
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	20000094 	.word	0x20000094
 8001e90:	20000710 	.word	0x20000710

08001e94 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8001e9a:	4b0c      	ldr	r3, [pc, #48]	; (8001ecc <BSP_HSENSOR_Init+0x38>)
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	20be      	movs	r0, #190	; 0xbe
 8001ea0:	4798      	blx	r3
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2bbc      	cmp	r3, #188	; 0xbc
 8001ea6:	d002      	beq.n	8001eae <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	607b      	str	r3, [r7, #4]
 8001eac:	e009      	b.n	8001ec2 <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8001eae:	4b08      	ldr	r3, [pc, #32]	; (8001ed0 <BSP_HSENSOR_Init+0x3c>)
 8001eb0:	4a06      	ldr	r2, [pc, #24]	; (8001ecc <BSP_HSENSOR_Init+0x38>)
 8001eb2:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8001eb4:	4b06      	ldr	r3, [pc, #24]	; (8001ed0 <BSP_HSENSOR_Init+0x3c>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	20be      	movs	r0, #190	; 0xbe
 8001ebc:	4798      	blx	r3
    ret = HSENSOR_OK;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8001ec2:	687b      	ldr	r3, [r7, #4]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	20000004 	.word	0x20000004
 8001ed0:	20000714 	.word	0x20000714

08001ed4 <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 8001eda:	2300      	movs	r3, #0
 8001edc:	71fb      	strb	r3, [r7, #7]
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 8001ede:	4b11      	ldr	r3, [pc, #68]	; (8001f24 <BSP_MAGNETO_Init+0x50>)
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	4798      	blx	r3
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b3d      	cmp	r3, #61	; 0x3d
 8001ee8:	d002      	beq.n	8001ef0 <BSP_MAGNETO_Init+0x1c>
  {
    ret = MAGNETO_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	71fb      	strb	r3, [r7, #7]
 8001eee:	e013      	b.n	8001f18 <BSP_MAGNETO_Init+0x44>
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 8001ef0:	4b0d      	ldr	r3, [pc, #52]	; (8001f28 <BSP_MAGNETO_Init+0x54>)
 8001ef2:	4a0c      	ldr	r2, [pc, #48]	; (8001f24 <BSP_MAGNETO_Init+0x50>)
 8001ef4:	601a      	str	r2, [r3, #0]
    
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 8001ef6:	2358      	movs	r3, #88	; 0x58
 8001ef8:	703b      	strb	r3, [r7, #0]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 8001efa:	2300      	movs	r3, #0
 8001efc:	707b      	strb	r3, [r7, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 8001efe:	2300      	movs	r3, #0
 8001f00:	70bb      	strb	r3, [r7, #2]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 8001f02:	2308      	movs	r3, #8
 8001f04:	70fb      	strb	r3, [r7, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 8001f06:	2340      	movs	r3, #64	; 0x40
 8001f08:	713b      	strb	r3, [r7, #4]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 8001f0a:	4b07      	ldr	r3, [pc, #28]	; (8001f28 <BSP_MAGNETO_Init+0x54>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	463a      	mov	r2, r7
 8001f12:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f16:	4798      	blx	r3
  } 

  return ret;  
 8001f18:	79fb      	ldrb	r3, [r7, #7]
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	20000020 	.word	0x20000020
 8001f28:	20000718 	.word	0x20000718

08001f2c <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 8001f32:	4b0c      	ldr	r3, [pc, #48]	; (8001f64 <BSP_PSENSOR_Init+0x38>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	20ba      	movs	r0, #186	; 0xba
 8001f38:	4798      	blx	r3
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2bb1      	cmp	r3, #177	; 0xb1
 8001f3e:	d002      	beq.n	8001f46 <BSP_PSENSOR_Init+0x1a>
  {
    ret = PSENSOR_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	607b      	str	r3, [r7, #4]
 8001f44:	e009      	b.n	8001f5a <BSP_PSENSOR_Init+0x2e>
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 8001f46:	4b08      	ldr	r3, [pc, #32]	; (8001f68 <BSP_PSENSOR_Init+0x3c>)
 8001f48:	4a06      	ldr	r2, [pc, #24]	; (8001f64 <BSP_PSENSOR_Init+0x38>)
 8001f4a:	601a      	str	r2, [r3, #0]
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 8001f4c:	4b06      	ldr	r3, [pc, #24]	; (8001f68 <BSP_PSENSOR_Init+0x3c>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	20ba      	movs	r0, #186	; 0xba
 8001f54:	4798      	blx	r3
    ret = PSENSOR_OK;
 8001f56:	2300      	movs	r3, #0
 8001f58:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8001f5a:	687b      	ldr	r3, [r7, #4]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	20000054 	.word	0x20000054
 8001f68:	2000071c 	.word	0x2000071c

08001f6c <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8001f76:	4b09      	ldr	r3, [pc, #36]	; (8001f9c <BSP_TSENSOR_Init+0x30>)
 8001f78:	4a09      	ldr	r2, [pc, #36]	; (8001fa0 <BSP_TSENSOR_Init+0x34>)
 8001f7a:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8001f7c:	f7ff fe92 	bl	8001ca4 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8001f80:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <BSP_TSENSOR_Init+0x30>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2100      	movs	r1, #0
 8001f88:	20be      	movs	r0, #190	; 0xbe
 8001f8a:	4798      	blx	r3

  ret = TSENSOR_OK;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8001f90:	79fb      	ldrb	r3, [r7, #7]
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20000720 	.word	0x20000720
 8001fa0:	20000010 	.word	0x20000010

08001fa4 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8001fa8:	4b04      	ldr	r3, [pc, #16]	; (8001fbc <BSP_TSENSOR_ReadTemp+0x18>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	68db      	ldr	r3, [r3, #12]
 8001fae:	20be      	movs	r0, #190	; 0xbe
 8001fb0:	4798      	blx	r3
 8001fb2:	eef0 7a40 	vmov.f32	s15, s0
}
 8001fb6:	eeb0 0a67 	vmov.f32	s0, s15
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	20000720 	.word	0x20000720

08001fc0 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8001fca:	88fb      	ldrh	r3, [r7, #6]
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2120      	movs	r1, #32
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7ff fe8b 	bl	8001cec <SENSOR_IO_Read>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8001fda:	7bfb      	ldrb	r3, [r7, #15]
 8001fdc:	f023 0304 	bic.w	r3, r3, #4
 8001fe0:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8001fe2:	7bfb      	ldrb	r3, [r7, #15]
 8001fe4:	f043 0304 	orr.w	r3, r3, #4
 8001fe8:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8001fea:	7bfb      	ldrb	r3, [r7, #15]
 8001fec:	f023 0303 	bic.w	r3, r3, #3
 8001ff0:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
 8001ff4:	f043 0301 	orr.w	r3, r3, #1
 8001ff8:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8001ffa:	7bfb      	ldrb	r3, [r7, #15]
 8001ffc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002000:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8002002:	88fb      	ldrh	r3, [r7, #6]
 8002004:	b2db      	uxtb	r3, r3
 8002006:	7bfa      	ldrb	r2, [r7, #15]
 8002008:	2120      	movs	r1, #32
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff fe54 	bl	8001cb8 <SENSOR_IO_Write>
}
 8002010:	bf00      	nop
 8002012:	3710      	adds	r7, #16
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	4603      	mov	r3, r0
 8002020:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002022:	2300      	movs	r3, #0
 8002024:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8002026:	f7ff fe3d 	bl	8001ca4 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 800202a:	88fb      	ldrh	r3, [r7, #6]
 800202c:	b2db      	uxtb	r3, r3
 800202e:	210f      	movs	r1, #15
 8002030:	4618      	mov	r0, r3
 8002032:	f7ff fe5b 	bl	8001cec <SENSOR_IO_Read>
 8002036:	4603      	mov	r3, r0
 8002038:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 800203a:	7bfb      	ldrb	r3, [r7, #15]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3710      	adds	r7, #16
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}

08002044 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b088      	sub	sp, #32
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 800204e:	88fb      	ldrh	r3, [r7, #6]
 8002050:	b2d8      	uxtb	r0, r3
 8002052:	f107 020c 	add.w	r2, r7, #12
 8002056:	2302      	movs	r3, #2
 8002058:	21b0      	movs	r1, #176	; 0xb0
 800205a:	f7ff fe65 	bl	8001d28 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 800205e:	7b3b      	ldrb	r3, [r7, #12]
 8002060:	085b      	lsrs	r3, r3, #1
 8002062:	b2db      	uxtb	r3, r3
 8002064:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 8002066:	7b7b      	ldrb	r3, [r7, #13]
 8002068:	085b      	lsrs	r3, r3, #1
 800206a:	b2db      	uxtb	r3, r3
 800206c:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 800206e:	88fb      	ldrh	r3, [r7, #6]
 8002070:	b2d8      	uxtb	r0, r3
 8002072:	f107 020c 	add.w	r2, r7, #12
 8002076:	2302      	movs	r3, #2
 8002078:	21b6      	movs	r1, #182	; 0xb6
 800207a:	f7ff fe55 	bl	8001d28 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800207e:	7b7b      	ldrb	r3, [r7, #13]
 8002080:	021b      	lsls	r3, r3, #8
 8002082:	b21a      	sxth	r2, r3
 8002084:	7b3b      	ldrb	r3, [r7, #12]
 8002086:	b21b      	sxth	r3, r3
 8002088:	4313      	orrs	r3, r2
 800208a:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 800208c:	88fb      	ldrh	r3, [r7, #6]
 800208e:	b2d8      	uxtb	r0, r3
 8002090:	f107 020c 	add.w	r2, r7, #12
 8002094:	2302      	movs	r3, #2
 8002096:	21ba      	movs	r1, #186	; 0xba
 8002098:	f7ff fe46 	bl	8001d28 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800209c:	7b7b      	ldrb	r3, [r7, #13]
 800209e:	021b      	lsls	r3, r3, #8
 80020a0:	b21a      	sxth	r2, r3
 80020a2:	7b3b      	ldrb	r3, [r7, #12]
 80020a4:	b21b      	sxth	r3, r3
 80020a6:	4313      	orrs	r3, r2
 80020a8:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 80020aa:	88fb      	ldrh	r3, [r7, #6]
 80020ac:	b2d8      	uxtb	r0, r3
 80020ae:	f107 020c 	add.w	r2, r7, #12
 80020b2:	2302      	movs	r3, #2
 80020b4:	21a8      	movs	r1, #168	; 0xa8
 80020b6:	f7ff fe37 	bl	8001d28 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80020ba:	7b7b      	ldrb	r3, [r7, #13]
 80020bc:	021b      	lsls	r3, r3, #8
 80020be:	b21a      	sxth	r2, r3
 80020c0:	7b3b      	ldrb	r3, [r7, #12]
 80020c2:	b21b      	sxth	r3, r3
 80020c4:	4313      	orrs	r3, r2
 80020c6:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 80020c8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80020cc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	ee07 3a90 	vmov	s15, r3
 80020d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020da:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80020de:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	ee07 3a90 	vmov	s15, r3
 80020e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020ec:	ee67 6a27 	vmul.f32	s13, s14, s15
 80020f0:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80020f4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	ee07 3a90 	vmov	s15, r3
 80020fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002102:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002106:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800210a:	ee07 3a90 	vmov	s15, r3
 800210e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002112:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002116:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 800211a:	edd7 7a04 	vldr	s15, [r7, #16]
 800211e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002122:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002126:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 800212a:	edd7 7a04 	vldr	s15, [r7, #16]
 800212e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002174 <HTS221_H_ReadHumidity+0x130>
 8002132:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800213a:	dd01      	ble.n	8002140 <HTS221_H_ReadHumidity+0xfc>
 800213c:	4b0e      	ldr	r3, [pc, #56]	; (8002178 <HTS221_H_ReadHumidity+0x134>)
 800213e:	e00a      	b.n	8002156 <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 8002140:	edd7 7a04 	vldr	s15, [r7, #16]
 8002144:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800214c:	d502      	bpl.n	8002154 <HTS221_H_ReadHumidity+0x110>
 800214e:	f04f 0300 	mov.w	r3, #0
 8002152:	e000      	b.n	8002156 <HTS221_H_ReadHumidity+0x112>
 8002154:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8002156:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 8002158:	edd7 7a04 	vldr	s15, [r7, #16]
 800215c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002160:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002164:	eef0 7a66 	vmov.f32	s15, s13
}
 8002168:	eeb0 0a67 	vmov.f32	s0, s15
 800216c:	3720      	adds	r7, #32
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	447a0000 	.word	0x447a0000
 8002178:	447a0000 	.word	0x447a0000

0800217c <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	4603      	mov	r3, r0
 8002184:	6039      	str	r1, [r7, #0]
 8002186:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8002188:	88fb      	ldrh	r3, [r7, #6]
 800218a:	b2db      	uxtb	r3, r3
 800218c:	2120      	movs	r1, #32
 800218e:	4618      	mov	r0, r3
 8002190:	f7ff fdac 	bl	8001cec <SENSOR_IO_Read>
 8002194:	4603      	mov	r3, r0
 8002196:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8002198:	7bfb      	ldrb	r3, [r7, #15]
 800219a:	f023 0304 	bic.w	r3, r3, #4
 800219e:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80021a0:	7bfb      	ldrb	r3, [r7, #15]
 80021a2:	f043 0304 	orr.w	r3, r3, #4
 80021a6:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80021a8:	7bfb      	ldrb	r3, [r7, #15]
 80021aa:	f023 0303 	bic.w	r3, r3, #3
 80021ae:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80021b0:	7bfb      	ldrb	r3, [r7, #15]
 80021b2:	f043 0301 	orr.w	r3, r3, #1
 80021b6:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 80021b8:	7bfb      	ldrb	r3, [r7, #15]
 80021ba:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80021be:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80021c0:	88fb      	ldrh	r3, [r7, #6]
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	7bfa      	ldrb	r2, [r7, #15]
 80021c6:	2120      	movs	r1, #32
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff fd75 	bl	8001cb8 <SENSOR_IO_Write>
}
 80021ce:	bf00      	nop
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b088      	sub	sp, #32
 80021da:	af00      	add	r7, sp, #0
 80021dc:	4603      	mov	r3, r0
 80021de:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 80021e0:	88fb      	ldrh	r3, [r7, #6]
 80021e2:	b2d8      	uxtb	r0, r3
 80021e4:	f107 0208 	add.w	r2, r7, #8
 80021e8:	2302      	movs	r3, #2
 80021ea:	21b2      	movs	r1, #178	; 0xb2
 80021ec:	f7ff fd9c 	bl	8001d28 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 80021f0:	88fb      	ldrh	r3, [r7, #6]
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	2135      	movs	r1, #53	; 0x35
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7ff fd78 	bl	8001cec <SENSOR_IO_Read>
 80021fc:	4603      	mov	r3, r0
 80021fe:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8002200:	7ffb      	ldrb	r3, [r7, #31]
 8002202:	021b      	lsls	r3, r3, #8
 8002204:	b21b      	sxth	r3, r3
 8002206:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800220a:	b21a      	sxth	r2, r3
 800220c:	7a3b      	ldrb	r3, [r7, #8]
 800220e:	b21b      	sxth	r3, r3
 8002210:	4313      	orrs	r3, r2
 8002212:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8002214:	7ffb      	ldrb	r3, [r7, #31]
 8002216:	019b      	lsls	r3, r3, #6
 8002218:	b21b      	sxth	r3, r3
 800221a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800221e:	b21a      	sxth	r2, r3
 8002220:	7a7b      	ldrb	r3, [r7, #9]
 8002222:	b21b      	sxth	r3, r3
 8002224:	4313      	orrs	r3, r2
 8002226:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8002228:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800222c:	10db      	asrs	r3, r3, #3
 800222e:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8002230:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002234:	10db      	asrs	r3, r3, #3
 8002236:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8002238:	88fb      	ldrh	r3, [r7, #6]
 800223a:	b2d8      	uxtb	r0, r3
 800223c:	f107 0208 	add.w	r2, r7, #8
 8002240:	2304      	movs	r3, #4
 8002242:	21bc      	movs	r1, #188	; 0xbc
 8002244:	f7ff fd70 	bl	8001d28 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002248:	7a7b      	ldrb	r3, [r7, #9]
 800224a:	021b      	lsls	r3, r3, #8
 800224c:	b21a      	sxth	r2, r3
 800224e:	7a3b      	ldrb	r3, [r7, #8]
 8002250:	b21b      	sxth	r3, r3
 8002252:	4313      	orrs	r3, r2
 8002254:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8002256:	7afb      	ldrb	r3, [r7, #11]
 8002258:	021b      	lsls	r3, r3, #8
 800225a:	b21a      	sxth	r2, r3
 800225c:	7abb      	ldrb	r3, [r7, #10]
 800225e:	b21b      	sxth	r3, r3
 8002260:	4313      	orrs	r3, r2
 8002262:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8002264:	88fb      	ldrh	r3, [r7, #6]
 8002266:	b2d8      	uxtb	r0, r3
 8002268:	f107 0208 	add.w	r2, r7, #8
 800226c:	2302      	movs	r3, #2
 800226e:	21aa      	movs	r1, #170	; 0xaa
 8002270:	f7ff fd5a 	bl	8001d28 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002274:	7a7b      	ldrb	r3, [r7, #9]
 8002276:	021b      	lsls	r3, r3, #8
 8002278:	b21a      	sxth	r2, r3
 800227a:	7a3b      	ldrb	r3, [r7, #8]
 800227c:	b21b      	sxth	r3, r3
 800227e:	4313      	orrs	r3, r2
 8002280:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8002282:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002286:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	ee07 3a90 	vmov	s15, r3
 8002290:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002294:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002298:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	ee07 3a90 	vmov	s15, r3
 80022a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022a6:	ee67 6a27 	vmul.f32	s13, s14, s15
 80022aa:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80022ae:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	ee07 3a90 	vmov	s15, r3
 80022b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80022c0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80022c4:	ee07 3a90 	vmov	s15, r3
 80022c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022d0:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	ee07 3a90 	vmov	s15, r3
}
 80022da:	eeb0 0a67 	vmov.f32	s0, s15
 80022de:	3720      	adds	r7, #32
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	463b      	mov	r3, r7
 80022ec:	e883 0003 	stmia.w	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 80022f0:	783b      	ldrb	r3, [r7, #0]
 80022f2:	461a      	mov	r2, r3
 80022f4:	2120      	movs	r1, #32
 80022f6:	203c      	movs	r0, #60	; 0x3c
 80022f8:	f7ff fcde 	bl	8001cb8 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 80022fc:	787b      	ldrb	r3, [r7, #1]
 80022fe:	461a      	mov	r2, r3
 8002300:	2121      	movs	r1, #33	; 0x21
 8002302:	203c      	movs	r0, #60	; 0x3c
 8002304:	f7ff fcd8 	bl	8001cb8 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 8002308:	78bb      	ldrb	r3, [r7, #2]
 800230a:	461a      	mov	r2, r3
 800230c:	2122      	movs	r1, #34	; 0x22
 800230e:	203c      	movs	r0, #60	; 0x3c
 8002310:	f7ff fcd2 	bl	8001cb8 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 8002314:	78fb      	ldrb	r3, [r7, #3]
 8002316:	461a      	mov	r2, r3
 8002318:	2123      	movs	r1, #35	; 0x23
 800231a:	203c      	movs	r0, #60	; 0x3c
 800231c:	f7ff fccc 	bl	8001cb8 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 8002320:	793b      	ldrb	r3, [r7, #4]
 8002322:	461a      	mov	r2, r3
 8002324:	2124      	movs	r1, #36	; 0x24
 8002326:	203c      	movs	r0, #60	; 0x3c
 8002328:	f7ff fcc6 	bl	8001cb8 <SENSOR_IO_Write>
}
 800232c:	bf00      	nop
 800232e:	3708      	adds	r7, #8
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 800233a:	2300      	movs	r3, #0
 800233c:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 800233e:	2122      	movs	r1, #34	; 0x22
 8002340:	203c      	movs	r0, #60	; 0x3c
 8002342:	f7ff fcd3 	bl	8001cec <SENSOR_IO_Read>
 8002346:	4603      	mov	r3, r0
 8002348:	71fb      	strb	r3, [r7, #7]

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 800234a:	79fb      	ldrb	r3, [r7, #7]
 800234c:	f023 0303 	bic.w	r3, r3, #3
 8002350:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
 8002352:	79fb      	ldrb	r3, [r7, #7]
 8002354:	f043 0303 	orr.w	r3, r3, #3
 8002358:	71fb      	strb	r3, [r7, #7]
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 800235a:	79fb      	ldrb	r3, [r7, #7]
 800235c:	461a      	mov	r2, r3
 800235e:	2122      	movs	r1, #34	; 0x22
 8002360:	203c      	movs	r0, #60	; 0x3c
 8002362:	f7ff fca9 	bl	8001cb8 <SENSOR_IO_Write>
}
 8002366:	bf00      	nop
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}

0800236e <LIS3MDL_MagReadID>:
/**
  * @brief  Read LIS3MDL ID.
  * @retval ID 
  */
uint8_t LIS3MDL_MagReadID(void)
{
 800236e:	b580      	push	{r7, lr}
 8002370:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 8002372:	f7ff fc97 	bl	8001ca4 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 8002376:	210f      	movs	r1, #15
 8002378:	203c      	movs	r0, #60	; 0x3c
 800237a:	f7ff fcb7 	bl	8001cec <SENSOR_IO_Read>
 800237e:	4603      	mov	r3, r0
}
 8002380:	4618      	mov	r0, r3
 8002382:	bd80      	pop	{r7, pc}

08002384 <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0;
 800238e:	2300      	movs	r3, #0
 8002390:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8002392:	2122      	movs	r1, #34	; 0x22
 8002394:	203c      	movs	r0, #60	; 0x3c
 8002396:	f7ff fca9 	bl	8001cec <SENSOR_IO_Read>
 800239a:	4603      	mov	r3, r0
 800239c:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 800239e:	7bfb      	ldrb	r3, [r7, #15]
 80023a0:	f023 0320 	bic.w	r3, r3, #32
 80023a4:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 80023a6:	88fb      	ldrh	r3, [r7, #6]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d003      	beq.n	80023b4 <LIS3MDL_MagLowPower+0x30>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 80023ac:	7bfb      	ldrb	r3, [r7, #15]
 80023ae:	f043 0320 	orr.w	r3, r3, #32
 80023b2:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 80023b4:	7bfb      	ldrb	r3, [r7, #15]
 80023b6:	461a      	mov	r2, r3
 80023b8:	2122      	movs	r1, #34	; 0x22
 80023ba:	203c      	movs	r0, #60	; 0x3c
 80023bc:	f7ff fc7c 	bl	8001cb8 <SENSOR_IO_Write>
}
 80023c0:	bf00      	nop
 80023c2:	3710      	adds	r7, #16
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b088      	sub	sp, #32
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlm= 0;
 80023d0:	2300      	movs	r3, #0
 80023d2:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 80023d4:	2300      	movs	r3, #0
 80023d6:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 80023d8:	f04f 0300 	mov.w	r3, #0
 80023dc:	61bb      	str	r3, [r7, #24]
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 80023de:	2121      	movs	r1, #33	; 0x21
 80023e0:	203c      	movs	r0, #60	; 0x3c
 80023e2:	f7ff fc83 	bl	8001cec <SENSOR_IO_Read>
 80023e6:	4603      	mov	r3, r0
 80023e8:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 80023ea:	f107 0208 	add.w	r2, r7, #8
 80023ee:	2306      	movs	r3, #6
 80023f0:	21a8      	movs	r1, #168	; 0xa8
 80023f2:	203c      	movs	r0, #60	; 0x3c
 80023f4:	f7ff fc98 	bl	8001d28 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80023f8:	2300      	movs	r3, #0
 80023fa:	77fb      	strb	r3, [r7, #31]
 80023fc:	e01c      	b.n	8002438 <LIS3MDL_MagReadXYZ+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80023fe:	7ffb      	ldrb	r3, [r7, #31]
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	3301      	adds	r3, #1
 8002404:	3320      	adds	r3, #32
 8002406:	443b      	add	r3, r7
 8002408:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800240c:	b29b      	uxth	r3, r3
 800240e:	021b      	lsls	r3, r3, #8
 8002410:	b29a      	uxth	r2, r3
 8002412:	7ffb      	ldrb	r3, [r7, #31]
 8002414:	005b      	lsls	r3, r3, #1
 8002416:	3320      	adds	r3, #32
 8002418:	443b      	add	r3, r7
 800241a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800241e:	b29b      	uxth	r3, r3
 8002420:	4413      	add	r3, r2
 8002422:	b29a      	uxth	r2, r3
 8002424:	7ffb      	ldrb	r3, [r7, #31]
 8002426:	b212      	sxth	r2, r2
 8002428:	005b      	lsls	r3, r3, #1
 800242a:	3320      	adds	r3, #32
 800242c:	443b      	add	r3, r7
 800242e:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002432:	7ffb      	ldrb	r3, [r7, #31]
 8002434:	3301      	adds	r3, #1
 8002436:	77fb      	strb	r3, [r7, #31]
 8002438:	7ffb      	ldrb	r3, [r7, #31]
 800243a:	2b02      	cmp	r3, #2
 800243c:	d9df      	bls.n	80023fe <LIS3MDL_MagReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 800243e:	7dfb      	ldrb	r3, [r7, #23]
 8002440:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8002444:	2b60      	cmp	r3, #96	; 0x60
 8002446:	d013      	beq.n	8002470 <LIS3MDL_MagReadXYZ+0xa8>
 8002448:	2b60      	cmp	r3, #96	; 0x60
 800244a:	dc14      	bgt.n	8002476 <LIS3MDL_MagReadXYZ+0xae>
 800244c:	2b40      	cmp	r3, #64	; 0x40
 800244e:	d00c      	beq.n	800246a <LIS3MDL_MagReadXYZ+0xa2>
 8002450:	2b40      	cmp	r3, #64	; 0x40
 8002452:	dc10      	bgt.n	8002476 <LIS3MDL_MagReadXYZ+0xae>
 8002454:	2b00      	cmp	r3, #0
 8002456:	d002      	beq.n	800245e <LIS3MDL_MagReadXYZ+0x96>
 8002458:	2b20      	cmp	r3, #32
 800245a:	d003      	beq.n	8002464 <LIS3MDL_MagReadXYZ+0x9c>
 800245c:	e00b      	b.n	8002476 <LIS3MDL_MagReadXYZ+0xae>
  {
  case LIS3MDL_MAG_FS_4_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 800245e:	4b19      	ldr	r3, [pc, #100]	; (80024c4 <LIS3MDL_MagReadXYZ+0xfc>)
 8002460:	61bb      	str	r3, [r7, #24]
    break;
 8002462:	e008      	b.n	8002476 <LIS3MDL_MagReadXYZ+0xae>
  case LIS3MDL_MAG_FS_8_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 8002464:	4b18      	ldr	r3, [pc, #96]	; (80024c8 <LIS3MDL_MagReadXYZ+0x100>)
 8002466:	61bb      	str	r3, [r7, #24]
    break;
 8002468:	e005      	b.n	8002476 <LIS3MDL_MagReadXYZ+0xae>
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 800246a:	4b18      	ldr	r3, [pc, #96]	; (80024cc <LIS3MDL_MagReadXYZ+0x104>)
 800246c:	61bb      	str	r3, [r7, #24]
    break;
 800246e:	e002      	b.n	8002476 <LIS3MDL_MagReadXYZ+0xae>
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 8002470:	4b17      	ldr	r3, [pc, #92]	; (80024d0 <LIS3MDL_MagReadXYZ+0x108>)
 8002472:	61bb      	str	r3, [r7, #24]
    break;    
 8002474:	bf00      	nop
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 8002476:	2300      	movs	r3, #0
 8002478:	77fb      	strb	r3, [r7, #31]
 800247a:	e01a      	b.n	80024b2 <LIS3MDL_MagReadXYZ+0xea>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 800247c:	7ffb      	ldrb	r3, [r7, #31]
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	3320      	adds	r3, #32
 8002482:	443b      	add	r3, r7
 8002484:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002488:	ee07 3a90 	vmov	s15, r3
 800248c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002490:	edd7 7a06 	vldr	s15, [r7, #24]
 8002494:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002498:	7ffb      	ldrb	r3, [r7, #31]
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	4413      	add	r3, r2
 80024a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024a4:	ee17 2a90 	vmov	r2, s15
 80024a8:	b212      	sxth	r2, r2
 80024aa:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80024ac:	7ffb      	ldrb	r3, [r7, #31]
 80024ae:	3301      	adds	r3, #1
 80024b0:	77fb      	strb	r3, [r7, #31]
 80024b2:	7ffb      	ldrb	r3, [r7, #31]
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d9e1      	bls.n	800247c <LIS3MDL_MagReadXYZ+0xb4>
  }
}
 80024b8:	bf00      	nop
 80024ba:	bf00      	nop
 80024bc:	3720      	adds	r7, #32
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	3e0f5c29 	.word	0x3e0f5c29
 80024c8:	3e947ae1 	.word	0x3e947ae1
 80024cc:	3edc28f6 	.word	0x3edc28f6
 80024d0:	3f147ae1 	.word	0x3f147ae1

080024d4 <LPS22HB_P_Init>:
  */
/**
  * @brief  Set LPS22HB pressure sensor Initialization.
  */
void LPS22HB_P_Init(uint16_t DeviceAddr)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	4603      	mov	r3, r0
 80024dc:	80fb      	strh	r3, [r7, #6]
  LPS22HB_Init(DeviceAddr);
 80024de:	88fb      	ldrh	r3, [r7, #6]
 80024e0:	4618      	mov	r0, r3
 80024e2:	f000 f879 	bl	80025d8 <LPS22HB_Init>
}
 80024e6:	bf00      	nop
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <LPS22HB_P_ReadID>:
/**
  * @brief  Read LPS22HB ID.
  * @retval ID 
  */
uint8_t LPS22HB_P_ReadID(uint16_t DeviceAddr)
{  
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b084      	sub	sp, #16
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	4603      	mov	r3, r0
 80024f6:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80024f8:	2300      	movs	r3, #0
 80024fa:	73fb      	strb	r3, [r7, #15]

  /* IO interface initialization */
  SENSOR_IO_Init();  
 80024fc:	f7ff fbd2 	bl	8001ca4 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 8002500:	88fb      	ldrh	r3, [r7, #6]
 8002502:	b2db      	uxtb	r3, r3
 8002504:	210f      	movs	r1, #15
 8002506:	4618      	mov	r0, r3
 8002508:	f7ff fbf0 	bl	8001cec <SENSOR_IO_Read>
 800250c:	4603      	mov	r3, r0
 800250e:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8002510:	7bfb      	ldrb	r3, [r7, #15]
}
 8002512:	4618      	mov	r0, r3
 8002514:	3710      	adds	r7, #16
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
	...

0800251c <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 800251c:	b590      	push	{r4, r7, lr}
 800251e:	b087      	sub	sp, #28
 8002520:	af00      	add	r7, sp, #0
 8002522:	4603      	mov	r3, r0
 8002524:	80fb      	strh	r3, [r7, #6]
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
 8002526:	2300      	movs	r3, #0
 8002528:	617b      	str	r3, [r7, #20]
  uint8_t i;

  for(i = 0; i < 3; i++)
 800252a:	2300      	movs	r3, #0
 800252c:	74fb      	strb	r3, [r7, #19]
 800252e:	e013      	b.n	8002558 <LPS22HB_P_ReadPressure+0x3c>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 8002530:	88fb      	ldrh	r3, [r7, #6]
 8002532:	b2da      	uxtb	r2, r3
 8002534:	7cfb      	ldrb	r3, [r7, #19]
 8002536:	3328      	adds	r3, #40	; 0x28
 8002538:	b2db      	uxtb	r3, r3
 800253a:	7cfc      	ldrb	r4, [r7, #19]
 800253c:	4619      	mov	r1, r3
 800253e:	4610      	mov	r0, r2
 8002540:	f7ff fbd4 	bl	8001cec <SENSOR_IO_Read>
 8002544:	4603      	mov	r3, r0
 8002546:	461a      	mov	r2, r3
 8002548:	f104 0318 	add.w	r3, r4, #24
 800254c:	443b      	add	r3, r7
 800254e:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(i = 0; i < 3; i++)
 8002552:	7cfb      	ldrb	r3, [r7, #19]
 8002554:	3301      	adds	r3, #1
 8002556:	74fb      	strb	r3, [r7, #19]
 8002558:	7cfb      	ldrb	r3, [r7, #19]
 800255a:	2b02      	cmp	r3, #2
 800255c:	d9e8      	bls.n	8002530 <LPS22HB_P_ReadPressure+0x14>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 800255e:	2300      	movs	r3, #0
 8002560:	74fb      	strb	r3, [r7, #19]
 8002562:	e00f      	b.n	8002584 <LPS22HB_P_ReadPressure+0x68>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8002564:	7cfb      	ldrb	r3, [r7, #19]
 8002566:	3318      	adds	r3, #24
 8002568:	443b      	add	r3, r7
 800256a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800256e:	461a      	mov	r2, r3
 8002570:	7cfb      	ldrb	r3, [r7, #19]
 8002572:	00db      	lsls	r3, r3, #3
 8002574:	fa02 f303 	lsl.w	r3, r2, r3
 8002578:	697a      	ldr	r2, [r7, #20]
 800257a:	4313      	orrs	r3, r2
 800257c:	617b      	str	r3, [r7, #20]
  for(i = 0; i < 3; i++)
 800257e:	7cfb      	ldrb	r3, [r7, #19]
 8002580:	3301      	adds	r3, #1
 8002582:	74fb      	strb	r3, [r7, #19]
 8002584:	7cfb      	ldrb	r3, [r7, #19]
 8002586:	2b02      	cmp	r3, #2
 8002588:	d9ec      	bls.n	8002564 <LPS22HB_P_ReadPressure+0x48>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d003      	beq.n	800259c <LPS22HB_P_ReadPressure+0x80>
    tmp |= 0xFF000000;
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800259a:	617b      	str	r3, [r7, #20]

  raw_press = ((int32_t)tmp);
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	60fb      	str	r3, [r7, #12]

  raw_press = (raw_press * 100) / 4096;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2264      	movs	r2, #100	; 0x64
 80025a4:	fb02 f303 	mul.w	r3, r2, r3
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	da01      	bge.n	80025b0 <LPS22HB_P_ReadPressure+0x94>
 80025ac:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80025b0:	131b      	asrs	r3, r3, #12
 80025b2:	60fb      	str	r3, [r7, #12]

  return (float)((float)raw_press / 100.0f);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	ee07 3a90 	vmov	s15, r3
 80025ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025be:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80025d4 <LPS22HB_P_ReadPressure+0xb8>
 80025c2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80025c6:	eef0 7a66 	vmov.f32	s15, s13
}
 80025ca:	eeb0 0a67 	vmov.f32	s0, s15
 80025ce:	371c      	adds	r7, #28
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd90      	pop	{r4, r7, pc}
 80025d4:	42c80000 	.word	0x42c80000

080025d8 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
 80025de:	4603      	mov	r3, r0
 80025e0:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 80025e2:	88fb      	ldrh	r3, [r7, #6]
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	211a      	movs	r1, #26
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7ff fb7f 	bl	8001cec <SENSOR_IO_Read>
 80025ee:	4603      	mov	r3, r0
 80025f0:	73fb      	strb	r3, [r7, #15]

  tmp &= ~LPS22HB_LCEN_MASK;
 80025f2:	7bfb      	ldrb	r3, [r7, #15]
 80025f4:	f023 0301 	bic.w	r3, r3, #1
 80025f8:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set low current mode */
 80025fa:	7bfb      	ldrb	r3, [r7, #15]
 80025fc:	f043 0301 	orr.w	r3, r3, #1
 8002600:	73fb      	strb	r3, [r7, #15]

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 8002602:	88fb      	ldrh	r3, [r7, #6]
 8002604:	b2db      	uxtb	r3, r3
 8002606:	7bfa      	ldrb	r2, [r7, #15]
 8002608:	211a      	movs	r1, #26
 800260a:	4618      	mov	r0, r3
 800260c:	f7ff fb54 	bl	8001cb8 <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 8002610:	88fb      	ldrh	r3, [r7, #6]
 8002612:	b2db      	uxtb	r3, r3
 8002614:	2110      	movs	r1, #16
 8002616:	4618      	mov	r0, r3
 8002618:	f7ff fb68 	bl	8001cec <SENSOR_IO_Read>
 800261c:	4603      	mov	r3, r0
 800261e:	73fb      	strb	r3, [r7, #15]

  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
 8002620:	7bfb      	ldrb	r3, [r7, #15]
 8002622:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002626:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */
 8002628:	7bfb      	ldrb	r3, [r7, #15]
 800262a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800262e:	73fb      	strb	r3, [r7, #15]

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 8002630:	7bfb      	ldrb	r3, [r7, #15]
 8002632:	f023 0302 	bic.w	r3, r3, #2
 8002636:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)0x02);
 8002638:	7bfb      	ldrb	r3, [r7, #15]
 800263a:	f043 0302 	orr.w	r3, r3, #2
 800263e:	73fb      	strb	r3, [r7, #15]

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 8002640:	88fb      	ldrh	r3, [r7, #6]
 8002642:	b2db      	uxtb	r3, r3
 8002644:	7bfa      	ldrb	r2, [r7, #15]
 8002646:	2110      	movs	r1, #16
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff fb35 	bl	8001cb8 <SENSOR_IO_Write>
}  
 800264e:	bf00      	nop
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8002656:	b580      	push	{r7, lr}
 8002658:	b084      	sub	sp, #16
 800265a:	af00      	add	r7, sp, #0
 800265c:	4603      	mov	r3, r0
 800265e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002660:	2300      	movs	r3, #0
 8002662:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002664:	2110      	movs	r1, #16
 8002666:	20d4      	movs	r0, #212	; 0xd4
 8002668:	f7ff fb40 	bl	8001cec <SENSOR_IO_Read>
 800266c:	4603      	mov	r3, r0
 800266e:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8002670:	88fb      	ldrh	r3, [r7, #6]
 8002672:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8002674:	7bbb      	ldrb	r3, [r7, #14]
 8002676:	f003 0303 	and.w	r3, r3, #3
 800267a:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 800267c:	7bba      	ldrb	r2, [r7, #14]
 800267e:	7bfb      	ldrb	r3, [r7, #15]
 8002680:	4313      	orrs	r3, r2
 8002682:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8002684:	7bbb      	ldrb	r3, [r7, #14]
 8002686:	461a      	mov	r2, r3
 8002688:	2110      	movs	r1, #16
 800268a:	20d4      	movs	r0, #212	; 0xd4
 800268c:	f7ff fb14 	bl	8001cb8 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8002690:	2112      	movs	r1, #18
 8002692:	20d4      	movs	r0, #212	; 0xd4
 8002694:	f7ff fb2a 	bl	8001cec <SENSOR_IO_Read>
 8002698:	4603      	mov	r3, r0
 800269a:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 800269c:	88fb      	ldrh	r3, [r7, #6]
 800269e:	0a1b      	lsrs	r3, r3, #8
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 80026a4:	7bbb      	ldrb	r3, [r7, #14]
 80026a6:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 80026aa:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 80026ac:	7bba      	ldrb	r2, [r7, #14]
 80026ae:	7bfb      	ldrb	r3, [r7, #15]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 80026b4:	7bbb      	ldrb	r3, [r7, #14]
 80026b6:	461a      	mov	r2, r3
 80026b8:	2112      	movs	r1, #18
 80026ba:	20d4      	movs	r0, #212	; 0xd4
 80026bc:	f7ff fafc 	bl	8001cb8 <SENSOR_IO_Write>
}
 80026c0:	bf00      	nop
 80026c2:	3710      	adds	r7, #16
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80026ce:	2300      	movs	r3, #0
 80026d0:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80026d2:	2110      	movs	r1, #16
 80026d4:	20d4      	movs	r0, #212	; 0xd4
 80026d6:	f7ff fb09 	bl	8001cec <SENSOR_IO_Read>
 80026da:	4603      	mov	r3, r0
 80026dc:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 80026de:	79fb      	ldrb	r3, [r7, #7]
 80026e0:	f003 030f 	and.w	r3, r3, #15
 80026e4:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 80026e6:	79fb      	ldrb	r3, [r7, #7]
 80026e8:	461a      	mov	r2, r3
 80026ea:	2110      	movs	r1, #16
 80026ec:	20d4      	movs	r0, #212	; 0xd4
 80026ee:	f7ff fae3 	bl	8001cb8 <SENSOR_IO_Write>
}
 80026f2:	bf00      	nop
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 80026fa:	b580      	push	{r7, lr}
 80026fc:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 80026fe:	f7ff fad1 	bl	8001ca4 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8002702:	210f      	movs	r1, #15
 8002704:	20d4      	movs	r0, #212	; 0xd4
 8002706:	f7ff faf1 	bl	8001cec <SENSOR_IO_Read>
 800270a:	4603      	mov	r3, r0
}
 800270c:	4618      	mov	r0, r3
 800270e:	bd80      	pop	{r7, pc}

08002710 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	4603      	mov	r3, r0
 8002718:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800271a:	2300      	movs	r3, #0
 800271c:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 800271e:	2115      	movs	r1, #21
 8002720:	20d4      	movs	r0, #212	; 0xd4
 8002722:	f7ff fae3 	bl	8001cec <SENSOR_IO_Read>
 8002726:	4603      	mov	r3, r0
 8002728:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 800272a:	7bfb      	ldrb	r3, [r7, #15]
 800272c:	f023 0310 	bic.w	r3, r3, #16
 8002730:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8002732:	88fb      	ldrh	r3, [r7, #6]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d003      	beq.n	8002740 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8002738:	7bfb      	ldrb	r3, [r7, #15]
 800273a:	f043 0310 	orr.w	r3, r3, #16
 800273e:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8002740:	7bfb      	ldrb	r3, [r7, #15]
 8002742:	461a      	mov	r2, r3
 8002744:	2115      	movs	r1, #21
 8002746:	20d4      	movs	r0, #212	; 0xd4
 8002748:	f7ff fab6 	bl	8001cb8 <SENSOR_IO_Write>
}
 800274c:	bf00      	nop
 800274e:	3710      	adds	r7, #16
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b088      	sub	sp, #32
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 800275c:	2300      	movs	r3, #0
 800275e:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8002760:	2300      	movs	r3, #0
 8002762:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8002764:	f04f 0300 	mov.w	r3, #0
 8002768:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800276a:	2110      	movs	r1, #16
 800276c:	20d4      	movs	r0, #212	; 0xd4
 800276e:	f7ff fabd 	bl	8001cec <SENSOR_IO_Read>
 8002772:	4603      	mov	r3, r0
 8002774:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8002776:	f107 0208 	add.w	r2, r7, #8
 800277a:	2306      	movs	r3, #6
 800277c:	2128      	movs	r1, #40	; 0x28
 800277e:	20d4      	movs	r0, #212	; 0xd4
 8002780:	f7ff fad2 	bl	8001d28 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8002784:	2300      	movs	r3, #0
 8002786:	77fb      	strb	r3, [r7, #31]
 8002788:	e01c      	b.n	80027c4 <LSM6DSL_AccReadXYZ+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800278a:	7ffb      	ldrb	r3, [r7, #31]
 800278c:	005b      	lsls	r3, r3, #1
 800278e:	3301      	adds	r3, #1
 8002790:	3320      	adds	r3, #32
 8002792:	443b      	add	r3, r7
 8002794:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002798:	b29b      	uxth	r3, r3
 800279a:	021b      	lsls	r3, r3, #8
 800279c:	b29a      	uxth	r2, r3
 800279e:	7ffb      	ldrb	r3, [r7, #31]
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	3320      	adds	r3, #32
 80027a4:	443b      	add	r3, r7
 80027a6:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	4413      	add	r3, r2
 80027ae:	b29a      	uxth	r2, r3
 80027b0:	7ffb      	ldrb	r3, [r7, #31]
 80027b2:	b212      	sxth	r2, r2
 80027b4:	005b      	lsls	r3, r3, #1
 80027b6:	3320      	adds	r3, #32
 80027b8:	443b      	add	r3, r7
 80027ba:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80027be:	7ffb      	ldrb	r3, [r7, #31]
 80027c0:	3301      	adds	r3, #1
 80027c2:	77fb      	strb	r3, [r7, #31]
 80027c4:	7ffb      	ldrb	r3, [r7, #31]
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d9df      	bls.n	800278a <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 80027ca:	7dfb      	ldrb	r3, [r7, #23]
 80027cc:	f003 030c 	and.w	r3, r3, #12
 80027d0:	2b0c      	cmp	r3, #12
 80027d2:	d829      	bhi.n	8002828 <LSM6DSL_AccReadXYZ+0xd4>
 80027d4:	a201      	add	r2, pc, #4	; (adr r2, 80027dc <LSM6DSL_AccReadXYZ+0x88>)
 80027d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027da:	bf00      	nop
 80027dc:	08002811 	.word	0x08002811
 80027e0:	08002829 	.word	0x08002829
 80027e4:	08002829 	.word	0x08002829
 80027e8:	08002829 	.word	0x08002829
 80027ec:	08002823 	.word	0x08002823
 80027f0:	08002829 	.word	0x08002829
 80027f4:	08002829 	.word	0x08002829
 80027f8:	08002829 	.word	0x08002829
 80027fc:	08002817 	.word	0x08002817
 8002800:	08002829 	.word	0x08002829
 8002804:	08002829 	.word	0x08002829
 8002808:	08002829 	.word	0x08002829
 800280c:	0800281d 	.word	0x0800281d
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8002810:	4b18      	ldr	r3, [pc, #96]	; (8002874 <LSM6DSL_AccReadXYZ+0x120>)
 8002812:	61bb      	str	r3, [r7, #24]
    break;
 8002814:	e008      	b.n	8002828 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8002816:	4b18      	ldr	r3, [pc, #96]	; (8002878 <LSM6DSL_AccReadXYZ+0x124>)
 8002818:	61bb      	str	r3, [r7, #24]
    break;
 800281a:	e005      	b.n	8002828 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 800281c:	4b17      	ldr	r3, [pc, #92]	; (800287c <LSM6DSL_AccReadXYZ+0x128>)
 800281e:	61bb      	str	r3, [r7, #24]
    break;
 8002820:	e002      	b.n	8002828 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8002822:	4b17      	ldr	r3, [pc, #92]	; (8002880 <LSM6DSL_AccReadXYZ+0x12c>)
 8002824:	61bb      	str	r3, [r7, #24]
    break;    
 8002826:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002828:	2300      	movs	r3, #0
 800282a:	77fb      	strb	r3, [r7, #31]
 800282c:	e01a      	b.n	8002864 <LSM6DSL_AccReadXYZ+0x110>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 800282e:	7ffb      	ldrb	r3, [r7, #31]
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	3320      	adds	r3, #32
 8002834:	443b      	add	r3, r7
 8002836:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800283a:	ee07 3a90 	vmov	s15, r3
 800283e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002842:	edd7 7a06 	vldr	s15, [r7, #24]
 8002846:	ee67 7a27 	vmul.f32	s15, s14, s15
 800284a:	7ffb      	ldrb	r3, [r7, #31]
 800284c:	005b      	lsls	r3, r3, #1
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	4413      	add	r3, r2
 8002852:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002856:	ee17 2a90 	vmov	r2, s15
 800285a:	b212      	sxth	r2, r2
 800285c:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 800285e:	7ffb      	ldrb	r3, [r7, #31]
 8002860:	3301      	adds	r3, #1
 8002862:	77fb      	strb	r3, [r7, #31]
 8002864:	7ffb      	ldrb	r3, [r7, #31]
 8002866:	2b02      	cmp	r3, #2
 8002868:	d9e1      	bls.n	800282e <LSM6DSL_AccReadXYZ+0xda>
  }
}
 800286a:	bf00      	nop
 800286c:	bf00      	nop
 800286e:	3720      	adds	r7, #32
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	3d79db23 	.word	0x3d79db23
 8002878:	3df9db23 	.word	0x3df9db23
 800287c:	3e79db23 	.word	0x3e79db23
 8002880:	3ef9db23 	.word	0x3ef9db23

08002884 <LSM6DSL_GyroInit>:
  * @brief  Set LSM6DSL Gyroscope Initialization.
  * @param  InitStruct: pointer to a LSM6DSL_InitTypeDef structure 
  *         that contains the configuration setting for the LSM6DSL.
  */
void LSM6DSL_GyroInit(uint16_t InitStruct)
{  
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	4603      	mov	r3, r0
 800288c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800288e:	2300      	movs	r3, #0
 8002890:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL2_G */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8002892:	2111      	movs	r1, #17
 8002894:	20d4      	movs	r0, #212	; 0xd4
 8002896:	f7ff fa29 	bl	8001cec <SENSOR_IO_Read>
 800289a:	4603      	mov	r3, r0
 800289c:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL2_G register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 800289e:	88fb      	ldrh	r3, [r7, #6]
 80028a0:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 80028a2:	7bbb      	ldrb	r3, [r7, #14]
 80028a4:	f003 0303 	and.w	r3, r3, #3
 80028a8:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 80028aa:	7bba      	ldrb	r2, [r7, #14]
 80028ac:	7bfb      	ldrb	r3, [r7, #15]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, tmp);
 80028b2:	7bbb      	ldrb	r3, [r7, #14]
 80028b4:	461a      	mov	r2, r3
 80028b6:	2111      	movs	r1, #17
 80028b8:	20d4      	movs	r0, #212	; 0xd4
 80028ba:	f7ff f9fd 	bl	8001cb8 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 80028be:	2112      	movs	r1, #18
 80028c0:	20d4      	movs	r0, #212	; 0xd4
 80028c2:	f7ff fa13 	bl	8001cec <SENSOR_IO_Read>
 80028c6:	4603      	mov	r3, r0
 80028c8:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 80028ca:	88fb      	ldrh	r3, [r7, #6]
 80028cc:	0a1b      	lsrs	r3, r3, #8
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 80028d2:	7bbb      	ldrb	r3, [r7, #14]
 80028d4:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 80028d8:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 80028da:	7bba      	ldrb	r2, [r7, #14]
 80028dc:	7bfb      	ldrb	r3, [r7, #15]
 80028de:	4313      	orrs	r3, r2
 80028e0:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 80028e2:	7bbb      	ldrb	r3, [r7, #14]
 80028e4:	461a      	mov	r2, r3
 80028e6:	2112      	movs	r1, #18
 80028e8:	20d4      	movs	r0, #212	; 0xd4
 80028ea:	f7ff f9e5 	bl	8001cb8 <SENSOR_IO_Write>
}
 80028ee:	bf00      	nop
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}

080028f6 <LSM6DSL_GyroDeInit>:

/**
  * @brief LSM6DSL Gyroscope De-initialization
  */
void LSM6DSL_GyroDeInit(void)
{
 80028f6:	b580      	push	{r7, lr}
 80028f8:	b082      	sub	sp, #8
 80028fa:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80028fc:	2300      	movs	r3, #0
 80028fe:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8002900:	2111      	movs	r1, #17
 8002902:	20d4      	movs	r0, #212	; 0xd4
 8002904:	f7ff f9f2 	bl	8001cec <SENSOR_IO_Read>
 8002908:	4603      	mov	r3, r0
 800290a:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 800290c:	79fb      	ldrb	r3, [r7, #7]
 800290e:	f003 030f 	and.w	r3, r3, #15
 8002912:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 8002914:	79fb      	ldrb	r3, [r7, #7]
 8002916:	461a      	mov	r2, r3
 8002918:	2111      	movs	r1, #17
 800291a:	20d4      	movs	r0, #212	; 0xd4
 800291c:	f7ff f9cc 	bl	8001cb8 <SENSOR_IO_Write>
}
 8002920:	bf00      	nop
 8002922:	3708      	adds	r7, #8
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <LSM6DSL_GyroReadID>:
/**
  * @brief  Read ID address of LSM6DSL
  * @retval ID 
  */
uint8_t LSM6DSL_GyroReadID(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 800292c:	f7ff f9ba 	bl	8001ca4 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 8002930:	210f      	movs	r1, #15
 8002932:	20d4      	movs	r0, #212	; 0xd4
 8002934:	f7ff f9da 	bl	8001cec <SENSOR_IO_Read>
 8002938:	4603      	mov	r3, r0
}
 800293a:	4618      	mov	r0, r3
 800293c:	bd80      	pop	{r7, pc}

0800293e <LSM6DSL_GyroLowPower>:
/**
  * @brief Set/Unset LSM6DSL Gyroscope in low power mode
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled 
  */
void LSM6DSL_GyroLowPower(uint16_t status)
{  
 800293e:	b580      	push	{r7, lr}
 8002940:	b084      	sub	sp, #16
 8002942:	af00      	add	r7, sp, #0
 8002944:	4603      	mov	r3, r0
 8002946:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002948:	2300      	movs	r3, #0
 800294a:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL7_G value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 800294c:	2116      	movs	r1, #22
 800294e:	20d4      	movs	r0, #212	; 0xd4
 8002950:	f7ff f9cc 	bl	8001cec <SENSOR_IO_Read>
 8002954:	4603      	mov	r3, r0
 8002956:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x80);
 8002958:	7bfb      	ldrb	r3, [r7, #15]
 800295a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800295e:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8002960:	88fb      	ldrh	r3, [r7, #6]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d003      	beq.n	800296e <LSM6DSL_GyroLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_ENABLED;
 8002966:	7bfb      	ldrb	r3, [r7, #15]
 8002968:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800296c:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 800296e:	7bfb      	ldrb	r3, [r7, #15]
 8002970:	461a      	mov	r2, r3
 8002972:	2116      	movs	r1, #22
 8002974:	20d4      	movs	r0, #212	; 0xd4
 8002976:	f7ff f99f 	bl	8001cb8 <SENSOR_IO_Write>
}
 800297a:	bf00      	nop
 800297c:	3710      	adds	r7, #16
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
	...

08002984 <LSM6DSL_GyroReadXYZAngRate>:
/**
* @brief  Calculate the LSM6DSL angular data.
* @param  pfData: Data out pointer
*/
void LSM6DSL_GyroReadXYZAngRate(float *pfData)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b088      	sub	sp, #32
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlg= 0;
 800298c:	2300      	movs	r3, #0
 800298e:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8002990:	2300      	movs	r3, #0
 8002992:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8002994:	f04f 0300 	mov.w	r3, #0
 8002998:	61bb      	str	r3, [r7, #24]
  
  /* Read the gyro control register content */
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 800299a:	2111      	movs	r1, #17
 800299c:	20d4      	movs	r0, #212	; 0xd4
 800299e:	f7ff f9a5 	bl	8001cec <SENSOR_IO_Read>
 80029a2:	4603      	mov	r3, r0
 80029a4:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 80029a6:	f107 0208 	add.w	r2, r7, #8
 80029aa:	2306      	movs	r3, #6
 80029ac:	2122      	movs	r1, #34	; 0x22
 80029ae:	20d4      	movs	r0, #212	; 0xd4
 80029b0:	f7ff f9ba 	bl	8001d28 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80029b4:	2300      	movs	r3, #0
 80029b6:	77fb      	strb	r3, [r7, #31]
 80029b8:	e01c      	b.n	80029f4 <LSM6DSL_GyroReadXYZAngRate+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80029ba:	7ffb      	ldrb	r3, [r7, #31]
 80029bc:	005b      	lsls	r3, r3, #1
 80029be:	3301      	adds	r3, #1
 80029c0:	3320      	adds	r3, #32
 80029c2:	443b      	add	r3, r7
 80029c4:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	021b      	lsls	r3, r3, #8
 80029cc:	b29a      	uxth	r2, r3
 80029ce:	7ffb      	ldrb	r3, [r7, #31]
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	3320      	adds	r3, #32
 80029d4:	443b      	add	r3, r7
 80029d6:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80029da:	b29b      	uxth	r3, r3
 80029dc:	4413      	add	r3, r2
 80029de:	b29a      	uxth	r2, r3
 80029e0:	7ffb      	ldrb	r3, [r7, #31]
 80029e2:	b212      	sxth	r2, r2
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	3320      	adds	r3, #32
 80029e8:	443b      	add	r3, r7
 80029ea:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80029ee:	7ffb      	ldrb	r3, [r7, #31]
 80029f0:	3301      	adds	r3, #1
 80029f2:	77fb      	strb	r3, [r7, #31]
 80029f4:	7ffb      	ldrb	r3, [r7, #31]
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d9df      	bls.n	80029ba <LSM6DSL_GyroReadXYZAngRate+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL2_G */
  switch(ctrlg & 0x0C)
 80029fa:	7dfb      	ldrb	r3, [r7, #23]
 80029fc:	f003 030c 	and.w	r3, r3, #12
 8002a00:	2b0c      	cmp	r3, #12
 8002a02:	d829      	bhi.n	8002a58 <LSM6DSL_GyroReadXYZAngRate+0xd4>
 8002a04:	a201      	add	r2, pc, #4	; (adr r2, 8002a0c <LSM6DSL_GyroReadXYZAngRate+0x88>)
 8002a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a0a:	bf00      	nop
 8002a0c:	08002a41 	.word	0x08002a41
 8002a10:	08002a59 	.word	0x08002a59
 8002a14:	08002a59 	.word	0x08002a59
 8002a18:	08002a59 	.word	0x08002a59
 8002a1c:	08002a47 	.word	0x08002a47
 8002a20:	08002a59 	.word	0x08002a59
 8002a24:	08002a59 	.word	0x08002a59
 8002a28:	08002a59 	.word	0x08002a59
 8002a2c:	08002a4d 	.word	0x08002a4d
 8002a30:	08002a59 	.word	0x08002a59
 8002a34:	08002a59 	.word	0x08002a59
 8002a38:	08002a59 	.word	0x08002a59
 8002a3c:	08002a53 	.word	0x08002a53
  {
  case LSM6DSL_GYRO_FS_245:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_245DPS;
 8002a40:	4b16      	ldr	r3, [pc, #88]	; (8002a9c <LSM6DSL_GyroReadXYZAngRate+0x118>)
 8002a42:	61bb      	str	r3, [r7, #24]
    break;
 8002a44:	e008      	b.n	8002a58 <LSM6DSL_GyroReadXYZAngRate+0xd4>
  case LSM6DSL_GYRO_FS_500:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_500DPS;
 8002a46:	4b16      	ldr	r3, [pc, #88]	; (8002aa0 <LSM6DSL_GyroReadXYZAngRate+0x11c>)
 8002a48:	61bb      	str	r3, [r7, #24]
    break;
 8002a4a:	e005      	b.n	8002a58 <LSM6DSL_GyroReadXYZAngRate+0xd4>
  case LSM6DSL_GYRO_FS_1000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_1000DPS;
 8002a4c:	4b15      	ldr	r3, [pc, #84]	; (8002aa4 <LSM6DSL_GyroReadXYZAngRate+0x120>)
 8002a4e:	61bb      	str	r3, [r7, #24]
    break;
 8002a50:	e002      	b.n	8002a58 <LSM6DSL_GyroReadXYZAngRate+0xd4>
  case LSM6DSL_GYRO_FS_2000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000DPS;
 8002a52:	4b15      	ldr	r3, [pc, #84]	; (8002aa8 <LSM6DSL_GyroReadXYZAngRate+0x124>)
 8002a54:	61bb      	str	r3, [r7, #24]
    break;    
 8002a56:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002a58:	2300      	movs	r3, #0
 8002a5a:	77fb      	strb	r3, [r7, #31]
 8002a5c:	e016      	b.n	8002a8c <LSM6DSL_GyroReadXYZAngRate+0x108>
  {
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 8002a5e:	7ffb      	ldrb	r3, [r7, #31]
 8002a60:	005b      	lsls	r3, r3, #1
 8002a62:	3320      	adds	r3, #32
 8002a64:	443b      	add	r3, r7
 8002a66:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002a6a:	ee07 3a90 	vmov	s15, r3
 8002a6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a72:	7ffb      	ldrb	r3, [r7, #31]
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	4413      	add	r3, r2
 8002a7a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a82:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8002a86:	7ffb      	ldrb	r3, [r7, #31]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	77fb      	strb	r3, [r7, #31]
 8002a8c:	7ffb      	ldrb	r3, [r7, #31]
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d9e5      	bls.n	8002a5e <LSM6DSL_GyroReadXYZAngRate+0xda>
  }
}
 8002a92:	bf00      	nop
 8002a94:	bf00      	nop
 8002a96:	3720      	adds	r7, #32
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	410c0000 	.word	0x410c0000
 8002aa0:	418c0000 	.word	0x418c0000
 8002aa4:	420c0000 	.word	0x420c0000
 8002aa8:	428c0000 	.word	0x428c0000

08002aac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ab6:	2003      	movs	r0, #3
 8002ab8:	f000 f8dd 	bl	8002c76 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002abc:	200f      	movs	r0, #15
 8002abe:	f7fe fe51 	bl	8001764 <HAL_InitTick>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d002      	beq.n	8002ace <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	71fb      	strb	r3, [r7, #7]
 8002acc:	e001      	b.n	8002ad2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002ace:	f7fe fd41 	bl	8001554 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002ad2:	79fb      	ldrb	r3, [r7, #7]
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3708      	adds	r7, #8
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002ae0:	4b06      	ldr	r3, [pc, #24]	; (8002afc <HAL_IncTick+0x20>)
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	4b06      	ldr	r3, [pc, #24]	; (8002b00 <HAL_IncTick+0x24>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4413      	add	r3, r2
 8002aec:	4a04      	ldr	r2, [pc, #16]	; (8002b00 <HAL_IncTick+0x24>)
 8002aee:	6013      	str	r3, [r2, #0]
}
 8002af0:	bf00      	nop
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	200000cc 	.word	0x200000cc
 8002b00:	20000724 	.word	0x20000724

08002b04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  return uwTick;
 8002b08:	4b03      	ldr	r3, [pc, #12]	; (8002b18 <HAL_GetTick+0x14>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	20000724 	.word	0x20000724

08002b1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b085      	sub	sp, #20
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f003 0307 	and.w	r3, r3, #7
 8002b2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b2c:	4b0c      	ldr	r3, [pc, #48]	; (8002b60 <__NVIC_SetPriorityGrouping+0x44>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b32:	68ba      	ldr	r2, [r7, #8]
 8002b34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b38:	4013      	ands	r3, r2
 8002b3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b4e:	4a04      	ldr	r2, [pc, #16]	; (8002b60 <__NVIC_SetPriorityGrouping+0x44>)
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	60d3      	str	r3, [r2, #12]
}
 8002b54:	bf00      	nop
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	e000ed00 	.word	0xe000ed00

08002b64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b68:	4b04      	ldr	r3, [pc, #16]	; (8002b7c <__NVIC_GetPriorityGrouping+0x18>)
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	0a1b      	lsrs	r3, r3, #8
 8002b6e:	f003 0307 	and.w	r3, r3, #7
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr
 8002b7c:	e000ed00 	.word	0xe000ed00

08002b80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	4603      	mov	r3, r0
 8002b88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	db0b      	blt.n	8002baa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b92:	79fb      	ldrb	r3, [r7, #7]
 8002b94:	f003 021f 	and.w	r2, r3, #31
 8002b98:	4907      	ldr	r1, [pc, #28]	; (8002bb8 <__NVIC_EnableIRQ+0x38>)
 8002b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9e:	095b      	lsrs	r3, r3, #5
 8002ba0:	2001      	movs	r0, #1
 8002ba2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002baa:	bf00      	nop
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	e000e100 	.word	0xe000e100

08002bbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	6039      	str	r1, [r7, #0]
 8002bc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	db0a      	blt.n	8002be6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	b2da      	uxtb	r2, r3
 8002bd4:	490c      	ldr	r1, [pc, #48]	; (8002c08 <__NVIC_SetPriority+0x4c>)
 8002bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bda:	0112      	lsls	r2, r2, #4
 8002bdc:	b2d2      	uxtb	r2, r2
 8002bde:	440b      	add	r3, r1
 8002be0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002be4:	e00a      	b.n	8002bfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	b2da      	uxtb	r2, r3
 8002bea:	4908      	ldr	r1, [pc, #32]	; (8002c0c <__NVIC_SetPriority+0x50>)
 8002bec:	79fb      	ldrb	r3, [r7, #7]
 8002bee:	f003 030f 	and.w	r3, r3, #15
 8002bf2:	3b04      	subs	r3, #4
 8002bf4:	0112      	lsls	r2, r2, #4
 8002bf6:	b2d2      	uxtb	r2, r2
 8002bf8:	440b      	add	r3, r1
 8002bfa:	761a      	strb	r2, [r3, #24]
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr
 8002c08:	e000e100 	.word	0xe000e100
 8002c0c:	e000ed00 	.word	0xe000ed00

08002c10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b089      	sub	sp, #36	; 0x24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f003 0307 	and.w	r3, r3, #7
 8002c22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	f1c3 0307 	rsb	r3, r3, #7
 8002c2a:	2b04      	cmp	r3, #4
 8002c2c:	bf28      	it	cs
 8002c2e:	2304      	movcs	r3, #4
 8002c30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	3304      	adds	r3, #4
 8002c36:	2b06      	cmp	r3, #6
 8002c38:	d902      	bls.n	8002c40 <NVIC_EncodePriority+0x30>
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	3b03      	subs	r3, #3
 8002c3e:	e000      	b.n	8002c42 <NVIC_EncodePriority+0x32>
 8002c40:	2300      	movs	r3, #0
 8002c42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c44:	f04f 32ff 	mov.w	r2, #4294967295
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4e:	43da      	mvns	r2, r3
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	401a      	ands	r2, r3
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c58:	f04f 31ff 	mov.w	r1, #4294967295
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c62:	43d9      	mvns	r1, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c68:	4313      	orrs	r3, r2
         );
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3724      	adds	r7, #36	; 0x24
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr

08002c76 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c76:	b580      	push	{r7, lr}
 8002c78:	b082      	sub	sp, #8
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f7ff ff4c 	bl	8002b1c <__NVIC_SetPriorityGrouping>
}
 8002c84:	bf00      	nop
 8002c86:	3708      	adds	r7, #8
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b086      	sub	sp, #24
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	60b9      	str	r1, [r7, #8]
 8002c96:	607a      	str	r2, [r7, #4]
 8002c98:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002c9e:	f7ff ff61 	bl	8002b64 <__NVIC_GetPriorityGrouping>
 8002ca2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ca4:	687a      	ldr	r2, [r7, #4]
 8002ca6:	68b9      	ldr	r1, [r7, #8]
 8002ca8:	6978      	ldr	r0, [r7, #20]
 8002caa:	f7ff ffb1 	bl	8002c10 <NVIC_EncodePriority>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cb4:	4611      	mov	r1, r2
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7ff ff80 	bl	8002bbc <__NVIC_SetPriority>
}
 8002cbc:	bf00      	nop
 8002cbe:	3718      	adds	r7, #24
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	4603      	mov	r3, r0
 8002ccc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7ff ff54 	bl	8002b80 <__NVIC_EnableIRQ>
}
 8002cd8:	bf00      	nop
 8002cda:	3708      	adds	r7, #8
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}

08002ce0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b087      	sub	sp, #28
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cea:	2300      	movs	r3, #0
 8002cec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cee:	e17f      	b.n	8002ff0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	f000 8171 	beq.w	8002fea <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f003 0303 	and.w	r3, r3, #3
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d005      	beq.n	8002d20 <HAL_GPIO_Init+0x40>
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f003 0303 	and.w	r3, r3, #3
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d130      	bne.n	8002d82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	2203      	movs	r2, #3
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	43db      	mvns	r3, r3
 8002d32:	693a      	ldr	r2, [r7, #16]
 8002d34:	4013      	ands	r3, r2
 8002d36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	68da      	ldr	r2, [r3, #12]
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	005b      	lsls	r3, r3, #1
 8002d40:	fa02 f303 	lsl.w	r3, r2, r3
 8002d44:	693a      	ldr	r2, [r7, #16]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	693a      	ldr	r2, [r7, #16]
 8002d4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d56:	2201      	movs	r2, #1
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5e:	43db      	mvns	r3, r3
 8002d60:	693a      	ldr	r2, [r7, #16]
 8002d62:	4013      	ands	r3, r2
 8002d64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	091b      	lsrs	r3, r3, #4
 8002d6c:	f003 0201 	and.w	r2, r3, #1
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	693a      	ldr	r2, [r7, #16]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	693a      	ldr	r2, [r7, #16]
 8002d80:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f003 0303 	and.w	r3, r3, #3
 8002d8a:	2b03      	cmp	r3, #3
 8002d8c:	d118      	bne.n	8002dc0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002d94:	2201      	movs	r2, #1
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	693a      	ldr	r2, [r7, #16]
 8002da0:	4013      	ands	r3, r2
 8002da2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	08db      	lsrs	r3, r3, #3
 8002daa:	f003 0201 	and.w	r2, r3, #1
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	693a      	ldr	r2, [r7, #16]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	693a      	ldr	r2, [r7, #16]
 8002dbe:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f003 0303 	and.w	r3, r3, #3
 8002dc8:	2b03      	cmp	r3, #3
 8002dca:	d017      	beq.n	8002dfc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	2203      	movs	r2, #3
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	693a      	ldr	r2, [r7, #16]
 8002de0:	4013      	ands	r3, r2
 8002de2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	689a      	ldr	r2, [r3, #8]
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	005b      	lsls	r3, r3, #1
 8002dec:	fa02 f303 	lsl.w	r3, r2, r3
 8002df0:	693a      	ldr	r2, [r7, #16]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	693a      	ldr	r2, [r7, #16]
 8002dfa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f003 0303 	and.w	r3, r3, #3
 8002e04:	2b02      	cmp	r3, #2
 8002e06:	d123      	bne.n	8002e50 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	08da      	lsrs	r2, r3, #3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	3208      	adds	r2, #8
 8002e10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e14:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	f003 0307 	and.w	r3, r3, #7
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	220f      	movs	r2, #15
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	43db      	mvns	r3, r3
 8002e26:	693a      	ldr	r2, [r7, #16]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	691a      	ldr	r2, [r3, #16]
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	f003 0307 	and.w	r3, r3, #7
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	693a      	ldr	r2, [r7, #16]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	08da      	lsrs	r2, r3, #3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	3208      	adds	r2, #8
 8002e4a:	6939      	ldr	r1, [r7, #16]
 8002e4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	005b      	lsls	r3, r3, #1
 8002e5a:	2203      	movs	r2, #3
 8002e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e60:	43db      	mvns	r3, r3
 8002e62:	693a      	ldr	r2, [r7, #16]
 8002e64:	4013      	ands	r3, r2
 8002e66:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f003 0203 	and.w	r2, r3, #3
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	693a      	ldr	r2, [r7, #16]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	693a      	ldr	r2, [r7, #16]
 8002e82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	f000 80ac 	beq.w	8002fea <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e92:	4b5f      	ldr	r3, [pc, #380]	; (8003010 <HAL_GPIO_Init+0x330>)
 8002e94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e96:	4a5e      	ldr	r2, [pc, #376]	; (8003010 <HAL_GPIO_Init+0x330>)
 8002e98:	f043 0301 	orr.w	r3, r3, #1
 8002e9c:	6613      	str	r3, [r2, #96]	; 0x60
 8002e9e:	4b5c      	ldr	r3, [pc, #368]	; (8003010 <HAL_GPIO_Init+0x330>)
 8002ea0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	60bb      	str	r3, [r7, #8]
 8002ea8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002eaa:	4a5a      	ldr	r2, [pc, #360]	; (8003014 <HAL_GPIO_Init+0x334>)
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	089b      	lsrs	r3, r3, #2
 8002eb0:	3302      	adds	r3, #2
 8002eb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	f003 0303 	and.w	r3, r3, #3
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	220f      	movs	r2, #15
 8002ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec6:	43db      	mvns	r3, r3
 8002ec8:	693a      	ldr	r2, [r7, #16]
 8002eca:	4013      	ands	r3, r2
 8002ecc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002ed4:	d025      	beq.n	8002f22 <HAL_GPIO_Init+0x242>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a4f      	ldr	r2, [pc, #316]	; (8003018 <HAL_GPIO_Init+0x338>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d01f      	beq.n	8002f1e <HAL_GPIO_Init+0x23e>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a4e      	ldr	r2, [pc, #312]	; (800301c <HAL_GPIO_Init+0x33c>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d019      	beq.n	8002f1a <HAL_GPIO_Init+0x23a>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4a4d      	ldr	r2, [pc, #308]	; (8003020 <HAL_GPIO_Init+0x340>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d013      	beq.n	8002f16 <HAL_GPIO_Init+0x236>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a4c      	ldr	r2, [pc, #304]	; (8003024 <HAL_GPIO_Init+0x344>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d00d      	beq.n	8002f12 <HAL_GPIO_Init+0x232>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4a4b      	ldr	r2, [pc, #300]	; (8003028 <HAL_GPIO_Init+0x348>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d007      	beq.n	8002f0e <HAL_GPIO_Init+0x22e>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a4a      	ldr	r2, [pc, #296]	; (800302c <HAL_GPIO_Init+0x34c>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d101      	bne.n	8002f0a <HAL_GPIO_Init+0x22a>
 8002f06:	2306      	movs	r3, #6
 8002f08:	e00c      	b.n	8002f24 <HAL_GPIO_Init+0x244>
 8002f0a:	2307      	movs	r3, #7
 8002f0c:	e00a      	b.n	8002f24 <HAL_GPIO_Init+0x244>
 8002f0e:	2305      	movs	r3, #5
 8002f10:	e008      	b.n	8002f24 <HAL_GPIO_Init+0x244>
 8002f12:	2304      	movs	r3, #4
 8002f14:	e006      	b.n	8002f24 <HAL_GPIO_Init+0x244>
 8002f16:	2303      	movs	r3, #3
 8002f18:	e004      	b.n	8002f24 <HAL_GPIO_Init+0x244>
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	e002      	b.n	8002f24 <HAL_GPIO_Init+0x244>
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e000      	b.n	8002f24 <HAL_GPIO_Init+0x244>
 8002f22:	2300      	movs	r3, #0
 8002f24:	697a      	ldr	r2, [r7, #20]
 8002f26:	f002 0203 	and.w	r2, r2, #3
 8002f2a:	0092      	lsls	r2, r2, #2
 8002f2c:	4093      	lsls	r3, r2
 8002f2e:	693a      	ldr	r2, [r7, #16]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002f34:	4937      	ldr	r1, [pc, #220]	; (8003014 <HAL_GPIO_Init+0x334>)
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	089b      	lsrs	r3, r3, #2
 8002f3a:	3302      	adds	r3, #2
 8002f3c:	693a      	ldr	r2, [r7, #16]
 8002f3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002f42:	4b3b      	ldr	r3, [pc, #236]	; (8003030 <HAL_GPIO_Init+0x350>)
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	43db      	mvns	r3, r3
 8002f4c:	693a      	ldr	r2, [r7, #16]
 8002f4e:	4013      	ands	r3, r2
 8002f50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d003      	beq.n	8002f66 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002f5e:	693a      	ldr	r2, [r7, #16]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002f66:	4a32      	ldr	r2, [pc, #200]	; (8003030 <HAL_GPIO_Init+0x350>)
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002f6c:	4b30      	ldr	r3, [pc, #192]	; (8003030 <HAL_GPIO_Init+0x350>)
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	43db      	mvns	r3, r3
 8002f76:	693a      	ldr	r2, [r7, #16]
 8002f78:	4013      	ands	r3, r2
 8002f7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d003      	beq.n	8002f90 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002f88:	693a      	ldr	r2, [r7, #16]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002f90:	4a27      	ldr	r2, [pc, #156]	; (8003030 <HAL_GPIO_Init+0x350>)
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002f96:	4b26      	ldr	r3, [pc, #152]	; (8003030 <HAL_GPIO_Init+0x350>)
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	43db      	mvns	r3, r3
 8002fa0:	693a      	ldr	r2, [r7, #16]
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d003      	beq.n	8002fba <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002fb2:	693a      	ldr	r2, [r7, #16]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002fba:	4a1d      	ldr	r2, [pc, #116]	; (8003030 <HAL_GPIO_Init+0x350>)
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002fc0:	4b1b      	ldr	r3, [pc, #108]	; (8003030 <HAL_GPIO_Init+0x350>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	43db      	mvns	r3, r3
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	4013      	ands	r3, r2
 8002fce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d003      	beq.n	8002fe4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002fdc:	693a      	ldr	r2, [r7, #16]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002fe4:	4a12      	ldr	r2, [pc, #72]	; (8003030 <HAL_GPIO_Init+0x350>)
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	3301      	adds	r3, #1
 8002fee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	fa22 f303 	lsr.w	r3, r2, r3
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	f47f ae78 	bne.w	8002cf0 <HAL_GPIO_Init+0x10>
  }
}
 8003000:	bf00      	nop
 8003002:	bf00      	nop
 8003004:	371c      	adds	r7, #28
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	40021000 	.word	0x40021000
 8003014:	40010000 	.word	0x40010000
 8003018:	48000400 	.word	0x48000400
 800301c:	48000800 	.word	0x48000800
 8003020:	48000c00 	.word	0x48000c00
 8003024:	48001000 	.word	0x48001000
 8003028:	48001400 	.word	0x48001400
 800302c:	48001800 	.word	0x48001800
 8003030:	40010400 	.word	0x40010400

08003034 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003034:	b480      	push	{r7}
 8003036:	b087      	sub	sp, #28
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
 800303c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800303e:	2300      	movs	r3, #0
 8003040:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003042:	e0cd      	b.n	80031e0 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003044:	2201      	movs	r2, #1
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	fa02 f303 	lsl.w	r3, r2, r3
 800304c:	683a      	ldr	r2, [r7, #0]
 800304e:	4013      	ands	r3, r2
 8003050:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	2b00      	cmp	r3, #0
 8003056:	f000 80c0 	beq.w	80031da <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800305a:	4a68      	ldr	r2, [pc, #416]	; (80031fc <HAL_GPIO_DeInit+0x1c8>)
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	089b      	lsrs	r3, r3, #2
 8003060:	3302      	adds	r3, #2
 8003062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003066:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	f003 0303 	and.w	r3, r3, #3
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	220f      	movs	r2, #15
 8003072:	fa02 f303 	lsl.w	r3, r2, r3
 8003076:	68fa      	ldr	r2, [r7, #12]
 8003078:	4013      	ands	r3, r2
 800307a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003082:	d025      	beq.n	80030d0 <HAL_GPIO_DeInit+0x9c>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	4a5e      	ldr	r2, [pc, #376]	; (8003200 <HAL_GPIO_DeInit+0x1cc>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d01f      	beq.n	80030cc <HAL_GPIO_DeInit+0x98>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	4a5d      	ldr	r2, [pc, #372]	; (8003204 <HAL_GPIO_DeInit+0x1d0>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d019      	beq.n	80030c8 <HAL_GPIO_DeInit+0x94>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	4a5c      	ldr	r2, [pc, #368]	; (8003208 <HAL_GPIO_DeInit+0x1d4>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d013      	beq.n	80030c4 <HAL_GPIO_DeInit+0x90>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	4a5b      	ldr	r2, [pc, #364]	; (800320c <HAL_GPIO_DeInit+0x1d8>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d00d      	beq.n	80030c0 <HAL_GPIO_DeInit+0x8c>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	4a5a      	ldr	r2, [pc, #360]	; (8003210 <HAL_GPIO_DeInit+0x1dc>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d007      	beq.n	80030bc <HAL_GPIO_DeInit+0x88>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	4a59      	ldr	r2, [pc, #356]	; (8003214 <HAL_GPIO_DeInit+0x1e0>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d101      	bne.n	80030b8 <HAL_GPIO_DeInit+0x84>
 80030b4:	2306      	movs	r3, #6
 80030b6:	e00c      	b.n	80030d2 <HAL_GPIO_DeInit+0x9e>
 80030b8:	2307      	movs	r3, #7
 80030ba:	e00a      	b.n	80030d2 <HAL_GPIO_DeInit+0x9e>
 80030bc:	2305      	movs	r3, #5
 80030be:	e008      	b.n	80030d2 <HAL_GPIO_DeInit+0x9e>
 80030c0:	2304      	movs	r3, #4
 80030c2:	e006      	b.n	80030d2 <HAL_GPIO_DeInit+0x9e>
 80030c4:	2303      	movs	r3, #3
 80030c6:	e004      	b.n	80030d2 <HAL_GPIO_DeInit+0x9e>
 80030c8:	2302      	movs	r3, #2
 80030ca:	e002      	b.n	80030d2 <HAL_GPIO_DeInit+0x9e>
 80030cc:	2301      	movs	r3, #1
 80030ce:	e000      	b.n	80030d2 <HAL_GPIO_DeInit+0x9e>
 80030d0:	2300      	movs	r3, #0
 80030d2:	697a      	ldr	r2, [r7, #20]
 80030d4:	f002 0203 	and.w	r2, r2, #3
 80030d8:	0092      	lsls	r2, r2, #2
 80030da:	4093      	lsls	r3, r2
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	429a      	cmp	r2, r3
 80030e0:	d132      	bne.n	8003148 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80030e2:	4b4d      	ldr	r3, [pc, #308]	; (8003218 <HAL_GPIO_DeInit+0x1e4>)
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	43db      	mvns	r3, r3
 80030ea:	494b      	ldr	r1, [pc, #300]	; (8003218 <HAL_GPIO_DeInit+0x1e4>)
 80030ec:	4013      	ands	r3, r2
 80030ee:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80030f0:	4b49      	ldr	r3, [pc, #292]	; (8003218 <HAL_GPIO_DeInit+0x1e4>)
 80030f2:	685a      	ldr	r2, [r3, #4]
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	43db      	mvns	r3, r3
 80030f8:	4947      	ldr	r1, [pc, #284]	; (8003218 <HAL_GPIO_DeInit+0x1e4>)
 80030fa:	4013      	ands	r3, r2
 80030fc:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80030fe:	4b46      	ldr	r3, [pc, #280]	; (8003218 <HAL_GPIO_DeInit+0x1e4>)
 8003100:	68da      	ldr	r2, [r3, #12]
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	43db      	mvns	r3, r3
 8003106:	4944      	ldr	r1, [pc, #272]	; (8003218 <HAL_GPIO_DeInit+0x1e4>)
 8003108:	4013      	ands	r3, r2
 800310a:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 800310c:	4b42      	ldr	r3, [pc, #264]	; (8003218 <HAL_GPIO_DeInit+0x1e4>)
 800310e:	689a      	ldr	r2, [r3, #8]
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	43db      	mvns	r3, r3
 8003114:	4940      	ldr	r1, [pc, #256]	; (8003218 <HAL_GPIO_DeInit+0x1e4>)
 8003116:	4013      	ands	r3, r2
 8003118:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	f003 0303 	and.w	r3, r3, #3
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	220f      	movs	r2, #15
 8003124:	fa02 f303 	lsl.w	r3, r2, r3
 8003128:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800312a:	4a34      	ldr	r2, [pc, #208]	; (80031fc <HAL_GPIO_DeInit+0x1c8>)
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	089b      	lsrs	r3, r3, #2
 8003130:	3302      	adds	r3, #2
 8003132:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	43da      	mvns	r2, r3
 800313a:	4830      	ldr	r0, [pc, #192]	; (80031fc <HAL_GPIO_DeInit+0x1c8>)
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	089b      	lsrs	r3, r3, #2
 8003140:	400a      	ands	r2, r1
 8003142:	3302      	adds	r3, #2
 8003144:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	2103      	movs	r1, #3
 8003152:	fa01 f303 	lsl.w	r3, r1, r3
 8003156:	431a      	orrs	r2, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	08da      	lsrs	r2, r3, #3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	3208      	adds	r2, #8
 8003164:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	f003 0307 	and.w	r3, r3, #7
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	220f      	movs	r2, #15
 8003172:	fa02 f303 	lsl.w	r3, r2, r3
 8003176:	43db      	mvns	r3, r3
 8003178:	697a      	ldr	r2, [r7, #20]
 800317a:	08d2      	lsrs	r2, r2, #3
 800317c:	4019      	ands	r1, r3
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	3208      	adds	r2, #8
 8003182:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	689a      	ldr	r2, [r3, #8]
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	2103      	movs	r1, #3
 8003190:	fa01 f303 	lsl.w	r3, r1, r3
 8003194:	43db      	mvns	r3, r3
 8003196:	401a      	ands	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	685a      	ldr	r2, [r3, #4]
 80031a0:	2101      	movs	r1, #1
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	fa01 f303 	lsl.w	r3, r1, r3
 80031a8:	43db      	mvns	r3, r3
 80031aa:	401a      	ands	r2, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	68da      	ldr	r2, [r3, #12]
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	2103      	movs	r1, #3
 80031ba:	fa01 f303 	lsl.w	r3, r1, r3
 80031be:	43db      	mvns	r3, r3
 80031c0:	401a      	ands	r2, r3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031ca:	2101      	movs	r1, #1
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	fa01 f303 	lsl.w	r3, r1, r3
 80031d2:	43db      	mvns	r3, r3
 80031d4:	401a      	ands	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	3301      	adds	r3, #1
 80031de:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80031e0:	683a      	ldr	r2, [r7, #0]
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	fa22 f303 	lsr.w	r3, r2, r3
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	f47f af2b 	bne.w	8003044 <HAL_GPIO_DeInit+0x10>
  }
}
 80031ee:	bf00      	nop
 80031f0:	bf00      	nop
 80031f2:	371c      	adds	r7, #28
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr
 80031fc:	40010000 	.word	0x40010000
 8003200:	48000400 	.word	0x48000400
 8003204:	48000800 	.word	0x48000800
 8003208:	48000c00 	.word	0x48000c00
 800320c:	48001000 	.word	0x48001000
 8003210:	48001400 	.word	0x48001400
 8003214:	48001800 	.word	0x48001800
 8003218:	40010400 	.word	0x40010400

0800321c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	460b      	mov	r3, r1
 8003226:	807b      	strh	r3, [r7, #2]
 8003228:	4613      	mov	r3, r2
 800322a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800322c:	787b      	ldrb	r3, [r7, #1]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d003      	beq.n	800323a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003232:	887a      	ldrh	r2, [r7, #2]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003238:	e002      	b.n	8003240 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800323a:	887a      	ldrh	r2, [r7, #2]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003240:	bf00      	nop
 8003242:	370c      	adds	r7, #12
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr

0800324c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800324c:	b480      	push	{r7}
 800324e:	b085      	sub	sp, #20
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	460b      	mov	r3, r1
 8003256:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	695b      	ldr	r3, [r3, #20]
 800325c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800325e:	887a      	ldrh	r2, [r7, #2]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	4013      	ands	r3, r2
 8003264:	041a      	lsls	r2, r3, #16
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	43d9      	mvns	r1, r3
 800326a:	887b      	ldrh	r3, [r7, #2]
 800326c:	400b      	ands	r3, r1
 800326e:	431a      	orrs	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	619a      	str	r2, [r3, #24]
}
 8003274:	bf00      	nop
 8003276:	3714      	adds	r7, #20
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr

08003280 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af00      	add	r7, sp, #0
 8003286:	4603      	mov	r3, r0
 8003288:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800328a:	4b08      	ldr	r3, [pc, #32]	; (80032ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800328c:	695a      	ldr	r2, [r3, #20]
 800328e:	88fb      	ldrh	r3, [r7, #6]
 8003290:	4013      	ands	r3, r2
 8003292:	2b00      	cmp	r3, #0
 8003294:	d006      	beq.n	80032a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003296:	4a05      	ldr	r2, [pc, #20]	; (80032ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003298:	88fb      	ldrh	r3, [r7, #6]
 800329a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800329c:	88fb      	ldrh	r3, [r7, #6]
 800329e:	4618      	mov	r0, r3
 80032a0:	f000 f806 	bl	80032b0 <HAL_GPIO_EXTI_Callback>
  }
}
 80032a4:	bf00      	nop
 80032a6:	3708      	adds	r7, #8
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	40010400 	.word	0x40010400

080032b0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	4603      	mov	r3, r0
 80032b8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80032ba:	bf00      	nop
 80032bc:	370c      	adds	r7, #12
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr

080032c6 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032c6:	b580      	push	{r7, lr}
 80032c8:	b082      	sub	sp, #8
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d101      	bne.n	80032d8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e081      	b.n	80033dc <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d106      	bne.n	80032f2 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80032ec:	6878      	ldr	r0, [r7, #4]
 80032ee:	f7fe f959 	bl	80015a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2224      	movs	r2, #36	; 0x24
 80032f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f022 0201 	bic.w	r2, r2, #1
 8003308:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685a      	ldr	r2, [r3, #4]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003316:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	689a      	ldr	r2, [r3, #8]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003326:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	2b01      	cmp	r3, #1
 800332e:	d107      	bne.n	8003340 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	689a      	ldr	r2, [r3, #8]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800333c:	609a      	str	r2, [r3, #8]
 800333e:	e006      	b.n	800334e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	689a      	ldr	r2, [r3, #8]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800334c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	2b02      	cmp	r3, #2
 8003354:	d104      	bne.n	8003360 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800335e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	6812      	ldr	r2, [r2, #0]
 800336a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800336e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003372:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	68da      	ldr	r2, [r3, #12]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003382:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	691a      	ldr	r2, [r3, #16]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	695b      	ldr	r3, [r3, #20]
 800338c:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	699b      	ldr	r3, [r3, #24]
 8003394:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	430a      	orrs	r2, r1
 800339c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	69d9      	ldr	r1, [r3, #28]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6a1a      	ldr	r2, [r3, #32]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	430a      	orrs	r2, r1
 80033ac:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f042 0201 	orr.w	r2, r2, #1
 80033bc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2220      	movs	r2, #32
 80033c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80033da:	2300      	movs	r3, #0
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3708      	adds	r7, #8
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}

080033e4 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d101      	bne.n	80033f6 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e021      	b.n	800343a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2224      	movs	r2, #36	; 0x24
 80033fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f022 0201 	bic.w	r2, r2, #1
 800340c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f7fe f926 	bl	8001660 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003438:	2300      	movs	r3, #0
}
 800343a:	4618      	mov	r0, r3
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
	...

08003444 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b088      	sub	sp, #32
 8003448:	af02      	add	r7, sp, #8
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	4608      	mov	r0, r1
 800344e:	4611      	mov	r1, r2
 8003450:	461a      	mov	r2, r3
 8003452:	4603      	mov	r3, r0
 8003454:	817b      	strh	r3, [r7, #10]
 8003456:	460b      	mov	r3, r1
 8003458:	813b      	strh	r3, [r7, #8]
 800345a:	4613      	mov	r3, r2
 800345c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003464:	b2db      	uxtb	r3, r3
 8003466:	2b20      	cmp	r3, #32
 8003468:	f040 80f9 	bne.w	800365e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800346c:	6a3b      	ldr	r3, [r7, #32]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d002      	beq.n	8003478 <HAL_I2C_Mem_Write+0x34>
 8003472:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003474:	2b00      	cmp	r3, #0
 8003476:	d105      	bne.n	8003484 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800347e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e0ed      	b.n	8003660 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800348a:	2b01      	cmp	r3, #1
 800348c:	d101      	bne.n	8003492 <HAL_I2C_Mem_Write+0x4e>
 800348e:	2302      	movs	r3, #2
 8003490:	e0e6      	b.n	8003660 <HAL_I2C_Mem_Write+0x21c>
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2201      	movs	r2, #1
 8003496:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800349a:	f7ff fb33 	bl	8002b04 <HAL_GetTick>
 800349e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	9300      	str	r3, [sp, #0]
 80034a4:	2319      	movs	r3, #25
 80034a6:	2201      	movs	r2, #1
 80034a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f000 fac3 	bl	8003a38 <I2C_WaitOnFlagUntilTimeout>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d001      	beq.n	80034bc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e0d1      	b.n	8003660 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2221      	movs	r2, #33	; 0x21
 80034c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2240      	movs	r2, #64	; 0x40
 80034c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6a3a      	ldr	r2, [r7, #32]
 80034d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80034dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2200      	movs	r2, #0
 80034e2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034e4:	88f8      	ldrh	r0, [r7, #6]
 80034e6:	893a      	ldrh	r2, [r7, #8]
 80034e8:	8979      	ldrh	r1, [r7, #10]
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	9301      	str	r3, [sp, #4]
 80034ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034f0:	9300      	str	r3, [sp, #0]
 80034f2:	4603      	mov	r3, r0
 80034f4:	68f8      	ldr	r0, [r7, #12]
 80034f6:	f000 f9d3 	bl	80038a0 <I2C_RequestMemoryWrite>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d005      	beq.n	800350c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e0a9      	b.n	8003660 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003510:	b29b      	uxth	r3, r3
 8003512:	2bff      	cmp	r3, #255	; 0xff
 8003514:	d90e      	bls.n	8003534 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	22ff      	movs	r2, #255	; 0xff
 800351a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003520:	b2da      	uxtb	r2, r3
 8003522:	8979      	ldrh	r1, [r7, #10]
 8003524:	2300      	movs	r3, #0
 8003526:	9300      	str	r3, [sp, #0]
 8003528:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800352c:	68f8      	ldr	r0, [r7, #12]
 800352e:	f000 fc2b 	bl	8003d88 <I2C_TransferConfig>
 8003532:	e00f      	b.n	8003554 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003538:	b29a      	uxth	r2, r3
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003542:	b2da      	uxtb	r2, r3
 8003544:	8979      	ldrh	r1, [r7, #10]
 8003546:	2300      	movs	r3, #0
 8003548:	9300      	str	r3, [sp, #0]
 800354a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f000 fc1a 	bl	8003d88 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003554:	697a      	ldr	r2, [r7, #20]
 8003556:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003558:	68f8      	ldr	r0, [r7, #12]
 800355a:	f000 faad 	bl	8003ab8 <I2C_WaitOnTXISFlagUntilTimeout>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d001      	beq.n	8003568 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e07b      	b.n	8003660 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356c:	781a      	ldrb	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003578:	1c5a      	adds	r2, r3, #1
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003582:	b29b      	uxth	r3, r3
 8003584:	3b01      	subs	r3, #1
 8003586:	b29a      	uxth	r2, r3
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003590:	3b01      	subs	r3, #1
 8003592:	b29a      	uxth	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800359c:	b29b      	uxth	r3, r3
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d034      	beq.n	800360c <HAL_I2C_Mem_Write+0x1c8>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d130      	bne.n	800360c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	9300      	str	r3, [sp, #0]
 80035ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035b0:	2200      	movs	r2, #0
 80035b2:	2180      	movs	r1, #128	; 0x80
 80035b4:	68f8      	ldr	r0, [r7, #12]
 80035b6:	f000 fa3f 	bl	8003a38 <I2C_WaitOnFlagUntilTimeout>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d001      	beq.n	80035c4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e04d      	b.n	8003660 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	2bff      	cmp	r3, #255	; 0xff
 80035cc:	d90e      	bls.n	80035ec <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	22ff      	movs	r2, #255	; 0xff
 80035d2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035d8:	b2da      	uxtb	r2, r3
 80035da:	8979      	ldrh	r1, [r7, #10]
 80035dc:	2300      	movs	r3, #0
 80035de:	9300      	str	r3, [sp, #0]
 80035e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80035e4:	68f8      	ldr	r0, [r7, #12]
 80035e6:	f000 fbcf 	bl	8003d88 <I2C_TransferConfig>
 80035ea:	e00f      	b.n	800360c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035f0:	b29a      	uxth	r2, r3
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035fa:	b2da      	uxtb	r2, r3
 80035fc:	8979      	ldrh	r1, [r7, #10]
 80035fe:	2300      	movs	r3, #0
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003606:	68f8      	ldr	r0, [r7, #12]
 8003608:	f000 fbbe 	bl	8003d88 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003610:	b29b      	uxth	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	d19e      	bne.n	8003554 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f000 fa8c 	bl	8003b38 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d001      	beq.n	800362a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e01a      	b.n	8003660 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	2220      	movs	r2, #32
 8003630:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	6859      	ldr	r1, [r3, #4]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	4b0a      	ldr	r3, [pc, #40]	; (8003668 <HAL_I2C_Mem_Write+0x224>)
 800363e:	400b      	ands	r3, r1
 8003640:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2220      	movs	r2, #32
 8003646:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800365a:	2300      	movs	r3, #0
 800365c:	e000      	b.n	8003660 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800365e:	2302      	movs	r3, #2
  }
}
 8003660:	4618      	mov	r0, r3
 8003662:	3718      	adds	r7, #24
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}
 8003668:	fe00e800 	.word	0xfe00e800

0800366c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b088      	sub	sp, #32
 8003670:	af02      	add	r7, sp, #8
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	4608      	mov	r0, r1
 8003676:	4611      	mov	r1, r2
 8003678:	461a      	mov	r2, r3
 800367a:	4603      	mov	r3, r0
 800367c:	817b      	strh	r3, [r7, #10]
 800367e:	460b      	mov	r3, r1
 8003680:	813b      	strh	r3, [r7, #8]
 8003682:	4613      	mov	r3, r2
 8003684:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800368c:	b2db      	uxtb	r3, r3
 800368e:	2b20      	cmp	r3, #32
 8003690:	f040 80fd 	bne.w	800388e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003694:	6a3b      	ldr	r3, [r7, #32]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d002      	beq.n	80036a0 <HAL_I2C_Mem_Read+0x34>
 800369a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800369c:	2b00      	cmp	r3, #0
 800369e:	d105      	bne.n	80036ac <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036a6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e0f1      	b.n	8003890 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d101      	bne.n	80036ba <HAL_I2C_Mem_Read+0x4e>
 80036b6:	2302      	movs	r3, #2
 80036b8:	e0ea      	b.n	8003890 <HAL_I2C_Mem_Read+0x224>
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2201      	movs	r2, #1
 80036be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80036c2:	f7ff fa1f 	bl	8002b04 <HAL_GetTick>
 80036c6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	9300      	str	r3, [sp, #0]
 80036cc:	2319      	movs	r3, #25
 80036ce:	2201      	movs	r2, #1
 80036d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80036d4:	68f8      	ldr	r0, [r7, #12]
 80036d6:	f000 f9af 	bl	8003a38 <I2C_WaitOnFlagUntilTimeout>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d001      	beq.n	80036e4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e0d5      	b.n	8003890 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2222      	movs	r2, #34	; 0x22
 80036e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2240      	movs	r2, #64	; 0x40
 80036f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2200      	movs	r2, #0
 80036f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6a3a      	ldr	r2, [r7, #32]
 80036fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003704:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2200      	movs	r2, #0
 800370a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800370c:	88f8      	ldrh	r0, [r7, #6]
 800370e:	893a      	ldrh	r2, [r7, #8]
 8003710:	8979      	ldrh	r1, [r7, #10]
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	9301      	str	r3, [sp, #4]
 8003716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003718:	9300      	str	r3, [sp, #0]
 800371a:	4603      	mov	r3, r0
 800371c:	68f8      	ldr	r0, [r7, #12]
 800371e:	f000 f913 	bl	8003948 <I2C_RequestMemoryRead>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d005      	beq.n	8003734 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2200      	movs	r2, #0
 800372c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e0ad      	b.n	8003890 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003738:	b29b      	uxth	r3, r3
 800373a:	2bff      	cmp	r3, #255	; 0xff
 800373c:	d90e      	bls.n	800375c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	22ff      	movs	r2, #255	; 0xff
 8003742:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003748:	b2da      	uxtb	r2, r3
 800374a:	8979      	ldrh	r1, [r7, #10]
 800374c:	4b52      	ldr	r3, [pc, #328]	; (8003898 <HAL_I2C_Mem_Read+0x22c>)
 800374e:	9300      	str	r3, [sp, #0]
 8003750:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f000 fb17 	bl	8003d88 <I2C_TransferConfig>
 800375a:	e00f      	b.n	800377c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003760:	b29a      	uxth	r2, r3
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800376a:	b2da      	uxtb	r2, r3
 800376c:	8979      	ldrh	r1, [r7, #10]
 800376e:	4b4a      	ldr	r3, [pc, #296]	; (8003898 <HAL_I2C_Mem_Read+0x22c>)
 8003770:	9300      	str	r3, [sp, #0]
 8003772:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003776:	68f8      	ldr	r0, [r7, #12]
 8003778:	f000 fb06 	bl	8003d88 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	9300      	str	r3, [sp, #0]
 8003780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003782:	2200      	movs	r2, #0
 8003784:	2104      	movs	r1, #4
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	f000 f956 	bl	8003a38 <I2C_WaitOnFlagUntilTimeout>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e07c      	b.n	8003890 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a0:	b2d2      	uxtb	r2, r2
 80037a2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a8:	1c5a      	adds	r2, r3, #1
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037b2:	3b01      	subs	r3, #1
 80037b4:	b29a      	uxth	r2, r3
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037be:	b29b      	uxth	r3, r3
 80037c0:	3b01      	subs	r3, #1
 80037c2:	b29a      	uxth	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d034      	beq.n	800383c <HAL_I2C_Mem_Read+0x1d0>
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d130      	bne.n	800383c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	9300      	str	r3, [sp, #0]
 80037de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037e0:	2200      	movs	r2, #0
 80037e2:	2180      	movs	r1, #128	; 0x80
 80037e4:	68f8      	ldr	r0, [r7, #12]
 80037e6:	f000 f927 	bl	8003a38 <I2C_WaitOnFlagUntilTimeout>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d001      	beq.n	80037f4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e04d      	b.n	8003890 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	2bff      	cmp	r3, #255	; 0xff
 80037fc:	d90e      	bls.n	800381c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	22ff      	movs	r2, #255	; 0xff
 8003802:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003808:	b2da      	uxtb	r2, r3
 800380a:	8979      	ldrh	r1, [r7, #10]
 800380c:	2300      	movs	r3, #0
 800380e:	9300      	str	r3, [sp, #0]
 8003810:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003814:	68f8      	ldr	r0, [r7, #12]
 8003816:	f000 fab7 	bl	8003d88 <I2C_TransferConfig>
 800381a:	e00f      	b.n	800383c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003820:	b29a      	uxth	r2, r3
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800382a:	b2da      	uxtb	r2, r3
 800382c:	8979      	ldrh	r1, [r7, #10]
 800382e:	2300      	movs	r3, #0
 8003830:	9300      	str	r3, [sp, #0]
 8003832:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003836:	68f8      	ldr	r0, [r7, #12]
 8003838:	f000 faa6 	bl	8003d88 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003840:	b29b      	uxth	r3, r3
 8003842:	2b00      	cmp	r3, #0
 8003844:	d19a      	bne.n	800377c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003846:	697a      	ldr	r2, [r7, #20]
 8003848:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800384a:	68f8      	ldr	r0, [r7, #12]
 800384c:	f000 f974 	bl	8003b38 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d001      	beq.n	800385a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e01a      	b.n	8003890 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	2220      	movs	r2, #32
 8003860:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	6859      	ldr	r1, [r3, #4]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	4b0b      	ldr	r3, [pc, #44]	; (800389c <HAL_I2C_Mem_Read+0x230>)
 800386e:	400b      	ands	r3, r1
 8003870:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2220      	movs	r2, #32
 8003876:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2200      	movs	r2, #0
 800387e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2200      	movs	r2, #0
 8003886:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800388a:	2300      	movs	r3, #0
 800388c:	e000      	b.n	8003890 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800388e:	2302      	movs	r3, #2
  }
}
 8003890:	4618      	mov	r0, r3
 8003892:	3718      	adds	r7, #24
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	80002400 	.word	0x80002400
 800389c:	fe00e800 	.word	0xfe00e800

080038a0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b086      	sub	sp, #24
 80038a4:	af02      	add	r7, sp, #8
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	4608      	mov	r0, r1
 80038aa:	4611      	mov	r1, r2
 80038ac:	461a      	mov	r2, r3
 80038ae:	4603      	mov	r3, r0
 80038b0:	817b      	strh	r3, [r7, #10]
 80038b2:	460b      	mov	r3, r1
 80038b4:	813b      	strh	r3, [r7, #8]
 80038b6:	4613      	mov	r3, r2
 80038b8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80038ba:	88fb      	ldrh	r3, [r7, #6]
 80038bc:	b2da      	uxtb	r2, r3
 80038be:	8979      	ldrh	r1, [r7, #10]
 80038c0:	4b20      	ldr	r3, [pc, #128]	; (8003944 <I2C_RequestMemoryWrite+0xa4>)
 80038c2:	9300      	str	r3, [sp, #0]
 80038c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80038c8:	68f8      	ldr	r0, [r7, #12]
 80038ca:	f000 fa5d 	bl	8003d88 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038ce:	69fa      	ldr	r2, [r7, #28]
 80038d0:	69b9      	ldr	r1, [r7, #24]
 80038d2:	68f8      	ldr	r0, [r7, #12]
 80038d4:	f000 f8f0 	bl	8003ab8 <I2C_WaitOnTXISFlagUntilTimeout>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d001      	beq.n	80038e2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e02c      	b.n	800393c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80038e2:	88fb      	ldrh	r3, [r7, #6]
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d105      	bne.n	80038f4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80038e8:	893b      	ldrh	r3, [r7, #8]
 80038ea:	b2da      	uxtb	r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	629a      	str	r2, [r3, #40]	; 0x28
 80038f2:	e015      	b.n	8003920 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80038f4:	893b      	ldrh	r3, [r7, #8]
 80038f6:	0a1b      	lsrs	r3, r3, #8
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	b2da      	uxtb	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003902:	69fa      	ldr	r2, [r7, #28]
 8003904:	69b9      	ldr	r1, [r7, #24]
 8003906:	68f8      	ldr	r0, [r7, #12]
 8003908:	f000 f8d6 	bl	8003ab8 <I2C_WaitOnTXISFlagUntilTimeout>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d001      	beq.n	8003916 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e012      	b.n	800393c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003916:	893b      	ldrh	r3, [r7, #8]
 8003918:	b2da      	uxtb	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	9300      	str	r3, [sp, #0]
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	2200      	movs	r2, #0
 8003928:	2180      	movs	r1, #128	; 0x80
 800392a:	68f8      	ldr	r0, [r7, #12]
 800392c:	f000 f884 	bl	8003a38 <I2C_WaitOnFlagUntilTimeout>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e000      	b.n	800393c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800393a:	2300      	movs	r3, #0
}
 800393c:	4618      	mov	r0, r3
 800393e:	3710      	adds	r7, #16
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}
 8003944:	80002000 	.word	0x80002000

08003948 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b086      	sub	sp, #24
 800394c:	af02      	add	r7, sp, #8
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	4608      	mov	r0, r1
 8003952:	4611      	mov	r1, r2
 8003954:	461a      	mov	r2, r3
 8003956:	4603      	mov	r3, r0
 8003958:	817b      	strh	r3, [r7, #10]
 800395a:	460b      	mov	r3, r1
 800395c:	813b      	strh	r3, [r7, #8]
 800395e:	4613      	mov	r3, r2
 8003960:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003962:	88fb      	ldrh	r3, [r7, #6]
 8003964:	b2da      	uxtb	r2, r3
 8003966:	8979      	ldrh	r1, [r7, #10]
 8003968:	4b20      	ldr	r3, [pc, #128]	; (80039ec <I2C_RequestMemoryRead+0xa4>)
 800396a:	9300      	str	r3, [sp, #0]
 800396c:	2300      	movs	r3, #0
 800396e:	68f8      	ldr	r0, [r7, #12]
 8003970:	f000 fa0a 	bl	8003d88 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003974:	69fa      	ldr	r2, [r7, #28]
 8003976:	69b9      	ldr	r1, [r7, #24]
 8003978:	68f8      	ldr	r0, [r7, #12]
 800397a:	f000 f89d 	bl	8003ab8 <I2C_WaitOnTXISFlagUntilTimeout>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d001      	beq.n	8003988 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e02c      	b.n	80039e2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003988:	88fb      	ldrh	r3, [r7, #6]
 800398a:	2b01      	cmp	r3, #1
 800398c:	d105      	bne.n	800399a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800398e:	893b      	ldrh	r3, [r7, #8]
 8003990:	b2da      	uxtb	r2, r3
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	629a      	str	r2, [r3, #40]	; 0x28
 8003998:	e015      	b.n	80039c6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800399a:	893b      	ldrh	r3, [r7, #8]
 800399c:	0a1b      	lsrs	r3, r3, #8
 800399e:	b29b      	uxth	r3, r3
 80039a0:	b2da      	uxtb	r2, r3
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039a8:	69fa      	ldr	r2, [r7, #28]
 80039aa:	69b9      	ldr	r1, [r7, #24]
 80039ac:	68f8      	ldr	r0, [r7, #12]
 80039ae:	f000 f883 	bl	8003ab8 <I2C_WaitOnTXISFlagUntilTimeout>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d001      	beq.n	80039bc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	e012      	b.n	80039e2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80039bc:	893b      	ldrh	r3, [r7, #8]
 80039be:	b2da      	uxtb	r2, r3
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	9300      	str	r3, [sp, #0]
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	2200      	movs	r2, #0
 80039ce:	2140      	movs	r1, #64	; 0x40
 80039d0:	68f8      	ldr	r0, [r7, #12]
 80039d2:	f000 f831 	bl	8003a38 <I2C_WaitOnFlagUntilTimeout>
 80039d6:	4603      	mov	r3, r0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d001      	beq.n	80039e0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	e000      	b.n	80039e2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80039e0:	2300      	movs	r3, #0
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3710      	adds	r7, #16
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	80002000 	.word	0x80002000

080039f0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	699b      	ldr	r3, [r3, #24]
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d103      	bne.n	8003a0e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	699b      	ldr	r3, [r3, #24]
 8003a14:	f003 0301 	and.w	r3, r3, #1
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d007      	beq.n	8003a2c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	699a      	ldr	r2, [r3, #24]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f042 0201 	orr.w	r2, r2, #1
 8003a2a:	619a      	str	r2, [r3, #24]
  }
}
 8003a2c:	bf00      	nop
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	603b      	str	r3, [r7, #0]
 8003a44:	4613      	mov	r3, r2
 8003a46:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a48:	e022      	b.n	8003a90 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a50:	d01e      	beq.n	8003a90 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a52:	f7ff f857 	bl	8002b04 <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d302      	bcc.n	8003a68 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d113      	bne.n	8003a90 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a6c:	f043 0220 	orr.w	r2, r3, #32
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2220      	movs	r2, #32
 8003a78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2200      	movs	r2, #0
 8003a88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e00f      	b.n	8003ab0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	699a      	ldr	r2, [r3, #24]
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	68ba      	ldr	r2, [r7, #8]
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	bf0c      	ite	eq
 8003aa0:	2301      	moveq	r3, #1
 8003aa2:	2300      	movne	r3, #0
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	79fb      	ldrb	r3, [r7, #7]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d0cd      	beq.n	8003a4a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003aae:	2300      	movs	r3, #0
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3710      	adds	r7, #16
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ac4:	e02c      	b.n	8003b20 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	68b9      	ldr	r1, [r7, #8]
 8003aca:	68f8      	ldr	r0, [r7, #12]
 8003acc:	f000 f870 	bl	8003bb0 <I2C_IsErrorOccurred>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e02a      	b.n	8003b30 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ae0:	d01e      	beq.n	8003b20 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ae2:	f7ff f80f 	bl	8002b04 <HAL_GetTick>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	68ba      	ldr	r2, [r7, #8]
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d302      	bcc.n	8003af8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d113      	bne.n	8003b20 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003afc:	f043 0220 	orr.w	r2, r3, #32
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2220      	movs	r2, #32
 8003b08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e007      	b.n	8003b30 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	699b      	ldr	r3, [r3, #24]
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d1cb      	bne.n	8003ac6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3710      	adds	r7, #16
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b44:	e028      	b.n	8003b98 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	68b9      	ldr	r1, [r7, #8]
 8003b4a:	68f8      	ldr	r0, [r7, #12]
 8003b4c:	f000 f830 	bl	8003bb0 <I2C_IsErrorOccurred>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d001      	beq.n	8003b5a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e026      	b.n	8003ba8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b5a:	f7fe ffd3 	bl	8002b04 <HAL_GetTick>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	68ba      	ldr	r2, [r7, #8]
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d302      	bcc.n	8003b70 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d113      	bne.n	8003b98 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b74:	f043 0220 	orr.w	r2, r3, #32
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2220      	movs	r2, #32
 8003b80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2200      	movs	r2, #0
 8003b88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e007      	b.n	8003ba8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	f003 0320 	and.w	r3, r3, #32
 8003ba2:	2b20      	cmp	r3, #32
 8003ba4:	d1cf      	bne.n	8003b46 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003ba6:	2300      	movs	r3, #0
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3710      	adds	r7, #16
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b08a      	sub	sp, #40	; 0x28
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	699b      	ldr	r3, [r3, #24]
 8003bc8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003bd2:	69bb      	ldr	r3, [r7, #24]
 8003bd4:	f003 0310 	and.w	r3, r3, #16
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d075      	beq.n	8003cc8 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	2210      	movs	r2, #16
 8003be2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003be4:	e056      	b.n	8003c94 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bec:	d052      	beq.n	8003c94 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003bee:	f7fe ff89 	bl	8002b04 <HAL_GetTick>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	68ba      	ldr	r2, [r7, #8]
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d302      	bcc.n	8003c04 <I2C_IsErrorOccurred+0x54>
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d147      	bne.n	8003c94 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c0e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003c16:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c26:	d12e      	bne.n	8003c86 <I2C_IsErrorOccurred+0xd6>
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c2e:	d02a      	beq.n	8003c86 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8003c30:	7cfb      	ldrb	r3, [r7, #19]
 8003c32:	2b20      	cmp	r3, #32
 8003c34:	d027      	beq.n	8003c86 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	685a      	ldr	r2, [r3, #4]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c44:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003c46:	f7fe ff5d 	bl	8002b04 <HAL_GetTick>
 8003c4a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c4c:	e01b      	b.n	8003c86 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003c4e:	f7fe ff59 	bl	8002b04 <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	2b19      	cmp	r3, #25
 8003c5a:	d914      	bls.n	8003c86 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c60:	f043 0220 	orr.w	r2, r3, #32
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2220      	movs	r2, #32
 8003c6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2200      	movs	r2, #0
 8003c74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	699b      	ldr	r3, [r3, #24]
 8003c8c:	f003 0320 	and.w	r3, r3, #32
 8003c90:	2b20      	cmp	r3, #32
 8003c92:	d1dc      	bne.n	8003c4e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	699b      	ldr	r3, [r3, #24]
 8003c9a:	f003 0320 	and.w	r3, r3, #32
 8003c9e:	2b20      	cmp	r3, #32
 8003ca0:	d003      	beq.n	8003caa <I2C_IsErrorOccurred+0xfa>
 8003ca2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d09d      	beq.n	8003be6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003caa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d103      	bne.n	8003cba <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2220      	movs	r2, #32
 8003cb8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003cba:	6a3b      	ldr	r3, [r7, #32]
 8003cbc:	f043 0304 	orr.w	r3, r3, #4
 8003cc0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	699b      	ldr	r3, [r3, #24]
 8003cce:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d00b      	beq.n	8003cf2 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003cda:	6a3b      	ldr	r3, [r7, #32]
 8003cdc:	f043 0301 	orr.w	r3, r3, #1
 8003ce0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003cea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d00b      	beq.n	8003d14 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003cfc:	6a3b      	ldr	r3, [r7, #32]
 8003cfe:	f043 0308 	orr.w	r3, r3, #8
 8003d02:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003d0c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003d14:	69bb      	ldr	r3, [r7, #24]
 8003d16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00b      	beq.n	8003d36 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003d1e:	6a3b      	ldr	r3, [r7, #32]
 8003d20:	f043 0302 	orr.w	r3, r3, #2
 8003d24:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d2e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003d36:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d01c      	beq.n	8003d78 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003d3e:	68f8      	ldr	r0, [r7, #12]
 8003d40:	f7ff fe56 	bl	80039f0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	6859      	ldr	r1, [r3, #4]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	4b0d      	ldr	r3, [pc, #52]	; (8003d84 <I2C_IsErrorOccurred+0x1d4>)
 8003d50:	400b      	ands	r3, r1
 8003d52:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d58:	6a3b      	ldr	r3, [r7, #32]
 8003d5a:	431a      	orrs	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2220      	movs	r2, #32
 8003d64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003d78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3728      	adds	r7, #40	; 0x28
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	fe00e800 	.word	0xfe00e800

08003d88 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b087      	sub	sp, #28
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	607b      	str	r3, [r7, #4]
 8003d92:	460b      	mov	r3, r1
 8003d94:	817b      	strh	r3, [r7, #10]
 8003d96:	4613      	mov	r3, r2
 8003d98:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003d9a:	897b      	ldrh	r3, [r7, #10]
 8003d9c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003da0:	7a7b      	ldrb	r3, [r7, #9]
 8003da2:	041b      	lsls	r3, r3, #16
 8003da4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003da8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003dae:	6a3b      	ldr	r3, [r7, #32]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003db6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	685a      	ldr	r2, [r3, #4]
 8003dbe:	6a3b      	ldr	r3, [r7, #32]
 8003dc0:	0d5b      	lsrs	r3, r3, #21
 8003dc2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003dc6:	4b08      	ldr	r3, [pc, #32]	; (8003de8 <I2C_TransferConfig+0x60>)
 8003dc8:	430b      	orrs	r3, r1
 8003dca:	43db      	mvns	r3, r3
 8003dcc:	ea02 0103 	and.w	r1, r2, r3
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	697a      	ldr	r2, [r7, #20]
 8003dd6:	430a      	orrs	r2, r1
 8003dd8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003dda:	bf00      	nop
 8003ddc:	371c      	adds	r7, #28
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr
 8003de6:	bf00      	nop
 8003de8:	03ff63ff 	.word	0x03ff63ff

08003dec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	2b20      	cmp	r3, #32
 8003e00:	d138      	bne.n	8003e74 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d101      	bne.n	8003e10 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003e0c:	2302      	movs	r3, #2
 8003e0e:	e032      	b.n	8003e76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2224      	movs	r2, #36	; 0x24
 8003e1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f022 0201 	bic.w	r2, r2, #1
 8003e2e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003e3e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	6819      	ldr	r1, [r3, #0]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	683a      	ldr	r2, [r7, #0]
 8003e4c:	430a      	orrs	r2, r1
 8003e4e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f042 0201 	orr.w	r2, r2, #1
 8003e5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2220      	movs	r2, #32
 8003e64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e70:	2300      	movs	r3, #0
 8003e72:	e000      	b.n	8003e76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003e74:	2302      	movs	r3, #2
  }
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	370c      	adds	r7, #12
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr

08003e82 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003e82:	b480      	push	{r7}
 8003e84:	b085      	sub	sp, #20
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
 8003e8a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	2b20      	cmp	r3, #32
 8003e96:	d139      	bne.n	8003f0c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d101      	bne.n	8003ea6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003ea2:	2302      	movs	r3, #2
 8003ea4:	e033      	b.n	8003f0e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2224      	movs	r2, #36	; 0x24
 8003eb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f022 0201 	bic.w	r2, r2, #1
 8003ec4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003ed4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	021b      	lsls	r3, r3, #8
 8003eda:	68fa      	ldr	r2, [r7, #12]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68fa      	ldr	r2, [r7, #12]
 8003ee6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f042 0201 	orr.w	r2, r2, #1
 8003ef6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2220      	movs	r2, #32
 8003efc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	e000      	b.n	8003f0e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003f0c:	2302      	movs	r3, #2
  }
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3714      	adds	r7, #20
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
	...

08003f1c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f20:	4b05      	ldr	r3, [pc, #20]	; (8003f38 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a04      	ldr	r2, [pc, #16]	; (8003f38 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003f26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f2a:	6013      	str	r3, [r2, #0]
}
 8003f2c:	bf00      	nop
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr
 8003f36:	bf00      	nop
 8003f38:	40007000 	.word	0x40007000

08003f3c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003f40:	4b04      	ldr	r3, [pc, #16]	; (8003f54 <HAL_PWREx_GetVoltageRange+0x18>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop
 8003f54:	40007000 	.word	0x40007000

08003f58 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b085      	sub	sp, #20
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f66:	d130      	bne.n	8003fca <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f68:	4b23      	ldr	r3, [pc, #140]	; (8003ff8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003f70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f74:	d038      	beq.n	8003fe8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f76:	4b20      	ldr	r3, [pc, #128]	; (8003ff8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003f7e:	4a1e      	ldr	r2, [pc, #120]	; (8003ff8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f80:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f84:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003f86:	4b1d      	ldr	r3, [pc, #116]	; (8003ffc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2232      	movs	r2, #50	; 0x32
 8003f8c:	fb02 f303 	mul.w	r3, r2, r3
 8003f90:	4a1b      	ldr	r2, [pc, #108]	; (8004000 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003f92:	fba2 2303 	umull	r2, r3, r2, r3
 8003f96:	0c9b      	lsrs	r3, r3, #18
 8003f98:	3301      	adds	r3, #1
 8003f9a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f9c:	e002      	b.n	8003fa4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	3b01      	subs	r3, #1
 8003fa2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003fa4:	4b14      	ldr	r3, [pc, #80]	; (8003ff8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fa6:	695b      	ldr	r3, [r3, #20]
 8003fa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fb0:	d102      	bne.n	8003fb8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d1f2      	bne.n	8003f9e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003fb8:	4b0f      	ldr	r3, [pc, #60]	; (8003ff8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fba:	695b      	ldr	r3, [r3, #20]
 8003fbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fc4:	d110      	bne.n	8003fe8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e00f      	b.n	8003fea <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003fca:	4b0b      	ldr	r3, [pc, #44]	; (8003ff8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003fd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fd6:	d007      	beq.n	8003fe8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003fd8:	4b07      	ldr	r3, [pc, #28]	; (8003ff8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003fe0:	4a05      	ldr	r2, [pc, #20]	; (8003ff8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fe2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003fe6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3714      	adds	r7, #20
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	40007000 	.word	0x40007000
 8003ffc:	20000000 	.word	0x20000000
 8004000:	431bde83 	.word	0x431bde83

08004004 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b088      	sub	sp, #32
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d101      	bne.n	8004016 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e3ca      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004016:	4b97      	ldr	r3, [pc, #604]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	f003 030c 	and.w	r3, r3, #12
 800401e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004020:	4b94      	ldr	r3, [pc, #592]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	f003 0303 	and.w	r3, r3, #3
 8004028:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0310 	and.w	r3, r3, #16
 8004032:	2b00      	cmp	r3, #0
 8004034:	f000 80e4 	beq.w	8004200 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004038:	69bb      	ldr	r3, [r7, #24]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d007      	beq.n	800404e <HAL_RCC_OscConfig+0x4a>
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	2b0c      	cmp	r3, #12
 8004042:	f040 808b 	bne.w	800415c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	2b01      	cmp	r3, #1
 800404a:	f040 8087 	bne.w	800415c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800404e:	4b89      	ldr	r3, [pc, #548]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d005      	beq.n	8004066 <HAL_RCC_OscConfig+0x62>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	699b      	ldr	r3, [r3, #24]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d101      	bne.n	8004066 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e3a2      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a1a      	ldr	r2, [r3, #32]
 800406a:	4b82      	ldr	r3, [pc, #520]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0308 	and.w	r3, r3, #8
 8004072:	2b00      	cmp	r3, #0
 8004074:	d004      	beq.n	8004080 <HAL_RCC_OscConfig+0x7c>
 8004076:	4b7f      	ldr	r3, [pc, #508]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800407e:	e005      	b.n	800408c <HAL_RCC_OscConfig+0x88>
 8004080:	4b7c      	ldr	r3, [pc, #496]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 8004082:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004086:	091b      	lsrs	r3, r3, #4
 8004088:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800408c:	4293      	cmp	r3, r2
 800408e:	d223      	bcs.n	80040d8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6a1b      	ldr	r3, [r3, #32]
 8004094:	4618      	mov	r0, r3
 8004096:	f000 fd87 	bl	8004ba8 <RCC_SetFlashLatencyFromMSIRange>
 800409a:	4603      	mov	r3, r0
 800409c:	2b00      	cmp	r3, #0
 800409e:	d001      	beq.n	80040a4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e383      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040a4:	4b73      	ldr	r3, [pc, #460]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a72      	ldr	r2, [pc, #456]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80040aa:	f043 0308 	orr.w	r3, r3, #8
 80040ae:	6013      	str	r3, [r2, #0]
 80040b0:	4b70      	ldr	r3, [pc, #448]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6a1b      	ldr	r3, [r3, #32]
 80040bc:	496d      	ldr	r1, [pc, #436]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040c2:	4b6c      	ldr	r3, [pc, #432]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	69db      	ldr	r3, [r3, #28]
 80040ce:	021b      	lsls	r3, r3, #8
 80040d0:	4968      	ldr	r1, [pc, #416]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80040d2:	4313      	orrs	r3, r2
 80040d4:	604b      	str	r3, [r1, #4]
 80040d6:	e025      	b.n	8004124 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040d8:	4b66      	ldr	r3, [pc, #408]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a65      	ldr	r2, [pc, #404]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80040de:	f043 0308 	orr.w	r3, r3, #8
 80040e2:	6013      	str	r3, [r2, #0]
 80040e4:	4b63      	ldr	r3, [pc, #396]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a1b      	ldr	r3, [r3, #32]
 80040f0:	4960      	ldr	r1, [pc, #384]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040f6:	4b5f      	ldr	r3, [pc, #380]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	69db      	ldr	r3, [r3, #28]
 8004102:	021b      	lsls	r3, r3, #8
 8004104:	495b      	ldr	r1, [pc, #364]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 8004106:	4313      	orrs	r3, r2
 8004108:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800410a:	69bb      	ldr	r3, [r7, #24]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d109      	bne.n	8004124 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6a1b      	ldr	r3, [r3, #32]
 8004114:	4618      	mov	r0, r3
 8004116:	f000 fd47 	bl	8004ba8 <RCC_SetFlashLatencyFromMSIRange>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d001      	beq.n	8004124 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e343      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004124:	f000 fc4a 	bl	80049bc <HAL_RCC_GetSysClockFreq>
 8004128:	4602      	mov	r2, r0
 800412a:	4b52      	ldr	r3, [pc, #328]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	091b      	lsrs	r3, r3, #4
 8004130:	f003 030f 	and.w	r3, r3, #15
 8004134:	4950      	ldr	r1, [pc, #320]	; (8004278 <HAL_RCC_OscConfig+0x274>)
 8004136:	5ccb      	ldrb	r3, [r1, r3]
 8004138:	f003 031f 	and.w	r3, r3, #31
 800413c:	fa22 f303 	lsr.w	r3, r2, r3
 8004140:	4a4e      	ldr	r2, [pc, #312]	; (800427c <HAL_RCC_OscConfig+0x278>)
 8004142:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004144:	4b4e      	ldr	r3, [pc, #312]	; (8004280 <HAL_RCC_OscConfig+0x27c>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4618      	mov	r0, r3
 800414a:	f7fd fb0b 	bl	8001764 <HAL_InitTick>
 800414e:	4603      	mov	r3, r0
 8004150:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004152:	7bfb      	ldrb	r3, [r7, #15]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d052      	beq.n	80041fe <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004158:	7bfb      	ldrb	r3, [r7, #15]
 800415a:	e327      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	699b      	ldr	r3, [r3, #24]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d032      	beq.n	80041ca <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004164:	4b43      	ldr	r3, [pc, #268]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a42      	ldr	r2, [pc, #264]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 800416a:	f043 0301 	orr.w	r3, r3, #1
 800416e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004170:	f7fe fcc8 	bl	8002b04 <HAL_GetTick>
 8004174:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004176:	e008      	b.n	800418a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004178:	f7fe fcc4 	bl	8002b04 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	2b02      	cmp	r3, #2
 8004184:	d901      	bls.n	800418a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e310      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800418a:	4b3a      	ldr	r3, [pc, #232]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	2b00      	cmp	r3, #0
 8004194:	d0f0      	beq.n	8004178 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004196:	4b37      	ldr	r3, [pc, #220]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a36      	ldr	r2, [pc, #216]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 800419c:	f043 0308 	orr.w	r3, r3, #8
 80041a0:	6013      	str	r3, [r2, #0]
 80041a2:	4b34      	ldr	r3, [pc, #208]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a1b      	ldr	r3, [r3, #32]
 80041ae:	4931      	ldr	r1, [pc, #196]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041b4:	4b2f      	ldr	r3, [pc, #188]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	69db      	ldr	r3, [r3, #28]
 80041c0:	021b      	lsls	r3, r3, #8
 80041c2:	492c      	ldr	r1, [pc, #176]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	604b      	str	r3, [r1, #4]
 80041c8:	e01a      	b.n	8004200 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80041ca:	4b2a      	ldr	r3, [pc, #168]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a29      	ldr	r2, [pc, #164]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80041d0:	f023 0301 	bic.w	r3, r3, #1
 80041d4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80041d6:	f7fe fc95 	bl	8002b04 <HAL_GetTick>
 80041da:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80041dc:	e008      	b.n	80041f0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80041de:	f7fe fc91 	bl	8002b04 <HAL_GetTick>
 80041e2:	4602      	mov	r2, r0
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d901      	bls.n	80041f0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80041ec:	2303      	movs	r3, #3
 80041ee:	e2dd      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80041f0:	4b20      	ldr	r3, [pc, #128]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0302 	and.w	r3, r3, #2
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d1f0      	bne.n	80041de <HAL_RCC_OscConfig+0x1da>
 80041fc:	e000      	b.n	8004200 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80041fe:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0301 	and.w	r3, r3, #1
 8004208:	2b00      	cmp	r3, #0
 800420a:	d074      	beq.n	80042f6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	2b08      	cmp	r3, #8
 8004210:	d005      	beq.n	800421e <HAL_RCC_OscConfig+0x21a>
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	2b0c      	cmp	r3, #12
 8004216:	d10e      	bne.n	8004236 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	2b03      	cmp	r3, #3
 800421c:	d10b      	bne.n	8004236 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800421e:	4b15      	ldr	r3, [pc, #84]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d064      	beq.n	80042f4 <HAL_RCC_OscConfig+0x2f0>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d160      	bne.n	80042f4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e2ba      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800423e:	d106      	bne.n	800424e <HAL_RCC_OscConfig+0x24a>
 8004240:	4b0c      	ldr	r3, [pc, #48]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a0b      	ldr	r2, [pc, #44]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 8004246:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800424a:	6013      	str	r3, [r2, #0]
 800424c:	e026      	b.n	800429c <HAL_RCC_OscConfig+0x298>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004256:	d115      	bne.n	8004284 <HAL_RCC_OscConfig+0x280>
 8004258:	4b06      	ldr	r3, [pc, #24]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a05      	ldr	r2, [pc, #20]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 800425e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004262:	6013      	str	r3, [r2, #0]
 8004264:	4b03      	ldr	r3, [pc, #12]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a02      	ldr	r2, [pc, #8]	; (8004274 <HAL_RCC_OscConfig+0x270>)
 800426a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800426e:	6013      	str	r3, [r2, #0]
 8004270:	e014      	b.n	800429c <HAL_RCC_OscConfig+0x298>
 8004272:	bf00      	nop
 8004274:	40021000 	.word	0x40021000
 8004278:	0800af9c 	.word	0x0800af9c
 800427c:	20000000 	.word	0x20000000
 8004280:	200000c8 	.word	0x200000c8
 8004284:	4ba0      	ldr	r3, [pc, #640]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a9f      	ldr	r2, [pc, #636]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 800428a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800428e:	6013      	str	r3, [r2, #0]
 8004290:	4b9d      	ldr	r3, [pc, #628]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a9c      	ldr	r2, [pc, #624]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 8004296:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800429a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d013      	beq.n	80042cc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042a4:	f7fe fc2e 	bl	8002b04 <HAL_GetTick>
 80042a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042aa:	e008      	b.n	80042be <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042ac:	f7fe fc2a 	bl	8002b04 <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	2b64      	cmp	r3, #100	; 0x64
 80042b8:	d901      	bls.n	80042be <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e276      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042be:	4b92      	ldr	r3, [pc, #584]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d0f0      	beq.n	80042ac <HAL_RCC_OscConfig+0x2a8>
 80042ca:	e014      	b.n	80042f6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042cc:	f7fe fc1a 	bl	8002b04 <HAL_GetTick>
 80042d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042d2:	e008      	b.n	80042e6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042d4:	f7fe fc16 	bl	8002b04 <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	2b64      	cmp	r3, #100	; 0x64
 80042e0:	d901      	bls.n	80042e6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e262      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042e6:	4b88      	ldr	r3, [pc, #544]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d1f0      	bne.n	80042d4 <HAL_RCC_OscConfig+0x2d0>
 80042f2:	e000      	b.n	80042f6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d060      	beq.n	80043c4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004302:	69bb      	ldr	r3, [r7, #24]
 8004304:	2b04      	cmp	r3, #4
 8004306:	d005      	beq.n	8004314 <HAL_RCC_OscConfig+0x310>
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	2b0c      	cmp	r3, #12
 800430c:	d119      	bne.n	8004342 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	2b02      	cmp	r3, #2
 8004312:	d116      	bne.n	8004342 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004314:	4b7c      	ldr	r3, [pc, #496]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800431c:	2b00      	cmp	r3, #0
 800431e:	d005      	beq.n	800432c <HAL_RCC_OscConfig+0x328>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d101      	bne.n	800432c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e23f      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800432c:	4b76      	ldr	r3, [pc, #472]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	691b      	ldr	r3, [r3, #16]
 8004338:	061b      	lsls	r3, r3, #24
 800433a:	4973      	ldr	r1, [pc, #460]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 800433c:	4313      	orrs	r3, r2
 800433e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004340:	e040      	b.n	80043c4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d023      	beq.n	8004392 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800434a:	4b6f      	ldr	r3, [pc, #444]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a6e      	ldr	r2, [pc, #440]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 8004350:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004354:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004356:	f7fe fbd5 	bl	8002b04 <HAL_GetTick>
 800435a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800435c:	e008      	b.n	8004370 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800435e:	f7fe fbd1 	bl	8002b04 <HAL_GetTick>
 8004362:	4602      	mov	r2, r0
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	2b02      	cmp	r3, #2
 800436a:	d901      	bls.n	8004370 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e21d      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004370:	4b65      	ldr	r3, [pc, #404]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004378:	2b00      	cmp	r3, #0
 800437a:	d0f0      	beq.n	800435e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800437c:	4b62      	ldr	r3, [pc, #392]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	061b      	lsls	r3, r3, #24
 800438a:	495f      	ldr	r1, [pc, #380]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 800438c:	4313      	orrs	r3, r2
 800438e:	604b      	str	r3, [r1, #4]
 8004390:	e018      	b.n	80043c4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004392:	4b5d      	ldr	r3, [pc, #372]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a5c      	ldr	r2, [pc, #368]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 8004398:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800439c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800439e:	f7fe fbb1 	bl	8002b04 <HAL_GetTick>
 80043a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043a4:	e008      	b.n	80043b8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043a6:	f7fe fbad 	bl	8002b04 <HAL_GetTick>
 80043aa:	4602      	mov	r2, r0
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	2b02      	cmp	r3, #2
 80043b2:	d901      	bls.n	80043b8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80043b4:	2303      	movs	r3, #3
 80043b6:	e1f9      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043b8:	4b53      	ldr	r3, [pc, #332]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d1f0      	bne.n	80043a6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0308 	and.w	r3, r3, #8
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d03c      	beq.n	800444a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	695b      	ldr	r3, [r3, #20]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d01c      	beq.n	8004412 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043d8:	4b4b      	ldr	r3, [pc, #300]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 80043da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043de:	4a4a      	ldr	r2, [pc, #296]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 80043e0:	f043 0301 	orr.w	r3, r3, #1
 80043e4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043e8:	f7fe fb8c 	bl	8002b04 <HAL_GetTick>
 80043ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80043ee:	e008      	b.n	8004402 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043f0:	f7fe fb88 	bl	8002b04 <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	2b02      	cmp	r3, #2
 80043fc:	d901      	bls.n	8004402 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e1d4      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004402:	4b41      	ldr	r3, [pc, #260]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 8004404:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004408:	f003 0302 	and.w	r3, r3, #2
 800440c:	2b00      	cmp	r3, #0
 800440e:	d0ef      	beq.n	80043f0 <HAL_RCC_OscConfig+0x3ec>
 8004410:	e01b      	b.n	800444a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004412:	4b3d      	ldr	r3, [pc, #244]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 8004414:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004418:	4a3b      	ldr	r2, [pc, #236]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 800441a:	f023 0301 	bic.w	r3, r3, #1
 800441e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004422:	f7fe fb6f 	bl	8002b04 <HAL_GetTick>
 8004426:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004428:	e008      	b.n	800443c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800442a:	f7fe fb6b 	bl	8002b04 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d901      	bls.n	800443c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e1b7      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800443c:	4b32      	ldr	r3, [pc, #200]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 800443e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004442:	f003 0302 	and.w	r3, r3, #2
 8004446:	2b00      	cmp	r3, #0
 8004448:	d1ef      	bne.n	800442a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0304 	and.w	r3, r3, #4
 8004452:	2b00      	cmp	r3, #0
 8004454:	f000 80a6 	beq.w	80045a4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004458:	2300      	movs	r3, #0
 800445a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800445c:	4b2a      	ldr	r3, [pc, #168]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 800445e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004460:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004464:	2b00      	cmp	r3, #0
 8004466:	d10d      	bne.n	8004484 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004468:	4b27      	ldr	r3, [pc, #156]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 800446a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800446c:	4a26      	ldr	r2, [pc, #152]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 800446e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004472:	6593      	str	r3, [r2, #88]	; 0x58
 8004474:	4b24      	ldr	r3, [pc, #144]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 8004476:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004478:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800447c:	60bb      	str	r3, [r7, #8]
 800447e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004480:	2301      	movs	r3, #1
 8004482:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004484:	4b21      	ldr	r3, [pc, #132]	; (800450c <HAL_RCC_OscConfig+0x508>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800448c:	2b00      	cmp	r3, #0
 800448e:	d118      	bne.n	80044c2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004490:	4b1e      	ldr	r3, [pc, #120]	; (800450c <HAL_RCC_OscConfig+0x508>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a1d      	ldr	r2, [pc, #116]	; (800450c <HAL_RCC_OscConfig+0x508>)
 8004496:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800449a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800449c:	f7fe fb32 	bl	8002b04 <HAL_GetTick>
 80044a0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044a2:	e008      	b.n	80044b6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044a4:	f7fe fb2e 	bl	8002b04 <HAL_GetTick>
 80044a8:	4602      	mov	r2, r0
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d901      	bls.n	80044b6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e17a      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044b6:	4b15      	ldr	r3, [pc, #84]	; (800450c <HAL_RCC_OscConfig+0x508>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d0f0      	beq.n	80044a4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d108      	bne.n	80044dc <HAL_RCC_OscConfig+0x4d8>
 80044ca:	4b0f      	ldr	r3, [pc, #60]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 80044cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044d0:	4a0d      	ldr	r2, [pc, #52]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 80044d2:	f043 0301 	orr.w	r3, r3, #1
 80044d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80044da:	e029      	b.n	8004530 <HAL_RCC_OscConfig+0x52c>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	2b05      	cmp	r3, #5
 80044e2:	d115      	bne.n	8004510 <HAL_RCC_OscConfig+0x50c>
 80044e4:	4b08      	ldr	r3, [pc, #32]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 80044e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044ea:	4a07      	ldr	r2, [pc, #28]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 80044ec:	f043 0304 	orr.w	r3, r3, #4
 80044f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80044f4:	4b04      	ldr	r3, [pc, #16]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 80044f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044fa:	4a03      	ldr	r2, [pc, #12]	; (8004508 <HAL_RCC_OscConfig+0x504>)
 80044fc:	f043 0301 	orr.w	r3, r3, #1
 8004500:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004504:	e014      	b.n	8004530 <HAL_RCC_OscConfig+0x52c>
 8004506:	bf00      	nop
 8004508:	40021000 	.word	0x40021000
 800450c:	40007000 	.word	0x40007000
 8004510:	4b9c      	ldr	r3, [pc, #624]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 8004512:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004516:	4a9b      	ldr	r2, [pc, #620]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 8004518:	f023 0301 	bic.w	r3, r3, #1
 800451c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004520:	4b98      	ldr	r3, [pc, #608]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 8004522:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004526:	4a97      	ldr	r2, [pc, #604]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 8004528:	f023 0304 	bic.w	r3, r3, #4
 800452c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d016      	beq.n	8004566 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004538:	f7fe fae4 	bl	8002b04 <HAL_GetTick>
 800453c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800453e:	e00a      	b.n	8004556 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004540:	f7fe fae0 	bl	8002b04 <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	f241 3288 	movw	r2, #5000	; 0x1388
 800454e:	4293      	cmp	r3, r2
 8004550:	d901      	bls.n	8004556 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004552:	2303      	movs	r3, #3
 8004554:	e12a      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004556:	4b8b      	ldr	r3, [pc, #556]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 8004558:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800455c:	f003 0302 	and.w	r3, r3, #2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d0ed      	beq.n	8004540 <HAL_RCC_OscConfig+0x53c>
 8004564:	e015      	b.n	8004592 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004566:	f7fe facd 	bl	8002b04 <HAL_GetTick>
 800456a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800456c:	e00a      	b.n	8004584 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800456e:	f7fe fac9 	bl	8002b04 <HAL_GetTick>
 8004572:	4602      	mov	r2, r0
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	f241 3288 	movw	r2, #5000	; 0x1388
 800457c:	4293      	cmp	r3, r2
 800457e:	d901      	bls.n	8004584 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	e113      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004584:	4b7f      	ldr	r3, [pc, #508]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 8004586:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b00      	cmp	r3, #0
 8004590:	d1ed      	bne.n	800456e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004592:	7ffb      	ldrb	r3, [r7, #31]
 8004594:	2b01      	cmp	r3, #1
 8004596:	d105      	bne.n	80045a4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004598:	4b7a      	ldr	r3, [pc, #488]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 800459a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800459c:	4a79      	ldr	r2, [pc, #484]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 800459e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045a2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	f000 80fe 	beq.w	80047aa <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	f040 80d0 	bne.w	8004758 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80045b8:	4b72      	ldr	r3, [pc, #456]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	f003 0203 	and.w	r2, r3, #3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d130      	bne.n	800462e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d6:	3b01      	subs	r3, #1
 80045d8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80045da:	429a      	cmp	r2, r3
 80045dc:	d127      	bne.n	800462e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045e8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d11f      	bne.n	800462e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80045f8:	2a07      	cmp	r2, #7
 80045fa:	bf14      	ite	ne
 80045fc:	2201      	movne	r2, #1
 80045fe:	2200      	moveq	r2, #0
 8004600:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004602:	4293      	cmp	r3, r2
 8004604:	d113      	bne.n	800462e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004610:	085b      	lsrs	r3, r3, #1
 8004612:	3b01      	subs	r3, #1
 8004614:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004616:	429a      	cmp	r2, r3
 8004618:	d109      	bne.n	800462e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004624:	085b      	lsrs	r3, r3, #1
 8004626:	3b01      	subs	r3, #1
 8004628:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800462a:	429a      	cmp	r2, r3
 800462c:	d06e      	beq.n	800470c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	2b0c      	cmp	r3, #12
 8004632:	d069      	beq.n	8004708 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004634:	4b53      	ldr	r3, [pc, #332]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800463c:	2b00      	cmp	r3, #0
 800463e:	d105      	bne.n	800464c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004640:	4b50      	ldr	r3, [pc, #320]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004648:	2b00      	cmp	r3, #0
 800464a:	d001      	beq.n	8004650 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	e0ad      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004650:	4b4c      	ldr	r3, [pc, #304]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a4b      	ldr	r2, [pc, #300]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 8004656:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800465a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800465c:	f7fe fa52 	bl	8002b04 <HAL_GetTick>
 8004660:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004662:	e008      	b.n	8004676 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004664:	f7fe fa4e 	bl	8002b04 <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	2b02      	cmp	r3, #2
 8004670:	d901      	bls.n	8004676 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e09a      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004676:	4b43      	ldr	r3, [pc, #268]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d1f0      	bne.n	8004664 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004682:	4b40      	ldr	r3, [pc, #256]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 8004684:	68da      	ldr	r2, [r3, #12]
 8004686:	4b40      	ldr	r3, [pc, #256]	; (8004788 <HAL_RCC_OscConfig+0x784>)
 8004688:	4013      	ands	r3, r2
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004692:	3a01      	subs	r2, #1
 8004694:	0112      	lsls	r2, r2, #4
 8004696:	4311      	orrs	r1, r2
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800469c:	0212      	lsls	r2, r2, #8
 800469e:	4311      	orrs	r1, r2
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80046a4:	0852      	lsrs	r2, r2, #1
 80046a6:	3a01      	subs	r2, #1
 80046a8:	0552      	lsls	r2, r2, #21
 80046aa:	4311      	orrs	r1, r2
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80046b0:	0852      	lsrs	r2, r2, #1
 80046b2:	3a01      	subs	r2, #1
 80046b4:	0652      	lsls	r2, r2, #25
 80046b6:	4311      	orrs	r1, r2
 80046b8:	687a      	ldr	r2, [r7, #4]
 80046ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80046bc:	0912      	lsrs	r2, r2, #4
 80046be:	0452      	lsls	r2, r2, #17
 80046c0:	430a      	orrs	r2, r1
 80046c2:	4930      	ldr	r1, [pc, #192]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 80046c4:	4313      	orrs	r3, r2
 80046c6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80046c8:	4b2e      	ldr	r3, [pc, #184]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a2d      	ldr	r2, [pc, #180]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 80046ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046d2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80046d4:	4b2b      	ldr	r3, [pc, #172]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	4a2a      	ldr	r2, [pc, #168]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 80046da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046de:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80046e0:	f7fe fa10 	bl	8002b04 <HAL_GetTick>
 80046e4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046e6:	e008      	b.n	80046fa <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046e8:	f7fe fa0c 	bl	8002b04 <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e058      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046fa:	4b22      	ldr	r3, [pc, #136]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d0f0      	beq.n	80046e8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004706:	e050      	b.n	80047aa <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e04f      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800470c:	4b1d      	ldr	r3, [pc, #116]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004714:	2b00      	cmp	r3, #0
 8004716:	d148      	bne.n	80047aa <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004718:	4b1a      	ldr	r3, [pc, #104]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a19      	ldr	r2, [pc, #100]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 800471e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004722:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004724:	4b17      	ldr	r3, [pc, #92]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	4a16      	ldr	r2, [pc, #88]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 800472a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800472e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004730:	f7fe f9e8 	bl	8002b04 <HAL_GetTick>
 8004734:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004736:	e008      	b.n	800474a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004738:	f7fe f9e4 	bl	8002b04 <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	2b02      	cmp	r3, #2
 8004744:	d901      	bls.n	800474a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e030      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800474a:	4b0e      	ldr	r3, [pc, #56]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d0f0      	beq.n	8004738 <HAL_RCC_OscConfig+0x734>
 8004756:	e028      	b.n	80047aa <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004758:	69bb      	ldr	r3, [r7, #24]
 800475a:	2b0c      	cmp	r3, #12
 800475c:	d023      	beq.n	80047a6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800475e:	4b09      	ldr	r3, [pc, #36]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a08      	ldr	r2, [pc, #32]	; (8004784 <HAL_RCC_OscConfig+0x780>)
 8004764:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004768:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800476a:	f7fe f9cb 	bl	8002b04 <HAL_GetTick>
 800476e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004770:	e00c      	b.n	800478c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004772:	f7fe f9c7 	bl	8002b04 <HAL_GetTick>
 8004776:	4602      	mov	r2, r0
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	2b02      	cmp	r3, #2
 800477e:	d905      	bls.n	800478c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e013      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
 8004784:	40021000 	.word	0x40021000
 8004788:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800478c:	4b09      	ldr	r3, [pc, #36]	; (80047b4 <HAL_RCC_OscConfig+0x7b0>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004794:	2b00      	cmp	r3, #0
 8004796:	d1ec      	bne.n	8004772 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004798:	4b06      	ldr	r3, [pc, #24]	; (80047b4 <HAL_RCC_OscConfig+0x7b0>)
 800479a:	68da      	ldr	r2, [r3, #12]
 800479c:	4905      	ldr	r1, [pc, #20]	; (80047b4 <HAL_RCC_OscConfig+0x7b0>)
 800479e:	4b06      	ldr	r3, [pc, #24]	; (80047b8 <HAL_RCC_OscConfig+0x7b4>)
 80047a0:	4013      	ands	r3, r2
 80047a2:	60cb      	str	r3, [r1, #12]
 80047a4:	e001      	b.n	80047aa <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e000      	b.n	80047ac <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80047aa:	2300      	movs	r3, #0
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3720      	adds	r7, #32
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	40021000 	.word	0x40021000
 80047b8:	feeefffc 	.word	0xfeeefffc

080047bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d101      	bne.n	80047d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e0e7      	b.n	80049a0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047d0:	4b75      	ldr	r3, [pc, #468]	; (80049a8 <HAL_RCC_ClockConfig+0x1ec>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 0307 	and.w	r3, r3, #7
 80047d8:	683a      	ldr	r2, [r7, #0]
 80047da:	429a      	cmp	r2, r3
 80047dc:	d910      	bls.n	8004800 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047de:	4b72      	ldr	r3, [pc, #456]	; (80049a8 <HAL_RCC_ClockConfig+0x1ec>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f023 0207 	bic.w	r2, r3, #7
 80047e6:	4970      	ldr	r1, [pc, #448]	; (80049a8 <HAL_RCC_ClockConfig+0x1ec>)
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047ee:	4b6e      	ldr	r3, [pc, #440]	; (80049a8 <HAL_RCC_ClockConfig+0x1ec>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0307 	and.w	r3, r3, #7
 80047f6:	683a      	ldr	r2, [r7, #0]
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d001      	beq.n	8004800 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	e0cf      	b.n	80049a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0302 	and.w	r3, r3, #2
 8004808:	2b00      	cmp	r3, #0
 800480a:	d010      	beq.n	800482e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689a      	ldr	r2, [r3, #8]
 8004810:	4b66      	ldr	r3, [pc, #408]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004818:	429a      	cmp	r2, r3
 800481a:	d908      	bls.n	800482e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800481c:	4b63      	ldr	r3, [pc, #396]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	4960      	ldr	r1, [pc, #384]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 800482a:	4313      	orrs	r3, r2
 800482c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0301 	and.w	r3, r3, #1
 8004836:	2b00      	cmp	r3, #0
 8004838:	d04c      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	2b03      	cmp	r3, #3
 8004840:	d107      	bne.n	8004852 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004842:	4b5a      	ldr	r3, [pc, #360]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d121      	bne.n	8004892 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e0a6      	b.n	80049a0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	2b02      	cmp	r3, #2
 8004858:	d107      	bne.n	800486a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800485a:	4b54      	ldr	r3, [pc, #336]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d115      	bne.n	8004892 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e09a      	b.n	80049a0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d107      	bne.n	8004882 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004872:	4b4e      	ldr	r3, [pc, #312]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0302 	and.w	r3, r3, #2
 800487a:	2b00      	cmp	r3, #0
 800487c:	d109      	bne.n	8004892 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e08e      	b.n	80049a0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004882:	4b4a      	ldr	r3, [pc, #296]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800488a:	2b00      	cmp	r3, #0
 800488c:	d101      	bne.n	8004892 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e086      	b.n	80049a0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004892:	4b46      	ldr	r3, [pc, #280]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	f023 0203 	bic.w	r2, r3, #3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	4943      	ldr	r1, [pc, #268]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 80048a0:	4313      	orrs	r3, r2
 80048a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048a4:	f7fe f92e 	bl	8002b04 <HAL_GetTick>
 80048a8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048aa:	e00a      	b.n	80048c2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048ac:	f7fe f92a 	bl	8002b04 <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d901      	bls.n	80048c2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e06e      	b.n	80049a0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048c2:	4b3a      	ldr	r3, [pc, #232]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f003 020c 	and.w	r2, r3, #12
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d1eb      	bne.n	80048ac <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0302 	and.w	r3, r3, #2
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d010      	beq.n	8004902 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	689a      	ldr	r2, [r3, #8]
 80048e4:	4b31      	ldr	r3, [pc, #196]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d208      	bcs.n	8004902 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048f0:	4b2e      	ldr	r3, [pc, #184]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	492b      	ldr	r1, [pc, #172]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 80048fe:	4313      	orrs	r3, r2
 8004900:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004902:	4b29      	ldr	r3, [pc, #164]	; (80049a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 0307 	and.w	r3, r3, #7
 800490a:	683a      	ldr	r2, [r7, #0]
 800490c:	429a      	cmp	r2, r3
 800490e:	d210      	bcs.n	8004932 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004910:	4b25      	ldr	r3, [pc, #148]	; (80049a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f023 0207 	bic.w	r2, r3, #7
 8004918:	4923      	ldr	r1, [pc, #140]	; (80049a8 <HAL_RCC_ClockConfig+0x1ec>)
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	4313      	orrs	r3, r2
 800491e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004920:	4b21      	ldr	r3, [pc, #132]	; (80049a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0307 	and.w	r3, r3, #7
 8004928:	683a      	ldr	r2, [r7, #0]
 800492a:	429a      	cmp	r2, r3
 800492c:	d001      	beq.n	8004932 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e036      	b.n	80049a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0304 	and.w	r3, r3, #4
 800493a:	2b00      	cmp	r3, #0
 800493c:	d008      	beq.n	8004950 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800493e:	4b1b      	ldr	r3, [pc, #108]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	4918      	ldr	r1, [pc, #96]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 800494c:	4313      	orrs	r3, r2
 800494e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 0308 	and.w	r3, r3, #8
 8004958:	2b00      	cmp	r3, #0
 800495a:	d009      	beq.n	8004970 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800495c:	4b13      	ldr	r3, [pc, #76]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	691b      	ldr	r3, [r3, #16]
 8004968:	00db      	lsls	r3, r3, #3
 800496a:	4910      	ldr	r1, [pc, #64]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 800496c:	4313      	orrs	r3, r2
 800496e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004970:	f000 f824 	bl	80049bc <HAL_RCC_GetSysClockFreq>
 8004974:	4602      	mov	r2, r0
 8004976:	4b0d      	ldr	r3, [pc, #52]	; (80049ac <HAL_RCC_ClockConfig+0x1f0>)
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	091b      	lsrs	r3, r3, #4
 800497c:	f003 030f 	and.w	r3, r3, #15
 8004980:	490b      	ldr	r1, [pc, #44]	; (80049b0 <HAL_RCC_ClockConfig+0x1f4>)
 8004982:	5ccb      	ldrb	r3, [r1, r3]
 8004984:	f003 031f 	and.w	r3, r3, #31
 8004988:	fa22 f303 	lsr.w	r3, r2, r3
 800498c:	4a09      	ldr	r2, [pc, #36]	; (80049b4 <HAL_RCC_ClockConfig+0x1f8>)
 800498e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004990:	4b09      	ldr	r3, [pc, #36]	; (80049b8 <HAL_RCC_ClockConfig+0x1fc>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4618      	mov	r0, r3
 8004996:	f7fc fee5 	bl	8001764 <HAL_InitTick>
 800499a:	4603      	mov	r3, r0
 800499c:	72fb      	strb	r3, [r7, #11]

  return status;
 800499e:	7afb      	ldrb	r3, [r7, #11]
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3710      	adds	r7, #16
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	40022000 	.word	0x40022000
 80049ac:	40021000 	.word	0x40021000
 80049b0:	0800af9c 	.word	0x0800af9c
 80049b4:	20000000 	.word	0x20000000
 80049b8:	200000c8 	.word	0x200000c8

080049bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049bc:	b480      	push	{r7}
 80049be:	b089      	sub	sp, #36	; 0x24
 80049c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80049c2:	2300      	movs	r3, #0
 80049c4:	61fb      	str	r3, [r7, #28]
 80049c6:	2300      	movs	r3, #0
 80049c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049ca:	4b3e      	ldr	r3, [pc, #248]	; (8004ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	f003 030c 	and.w	r3, r3, #12
 80049d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80049d4:	4b3b      	ldr	r3, [pc, #236]	; (8004ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	f003 0303 	and.w	r3, r3, #3
 80049dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d005      	beq.n	80049f0 <HAL_RCC_GetSysClockFreq+0x34>
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	2b0c      	cmp	r3, #12
 80049e8:	d121      	bne.n	8004a2e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d11e      	bne.n	8004a2e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80049f0:	4b34      	ldr	r3, [pc, #208]	; (8004ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0308 	and.w	r3, r3, #8
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d107      	bne.n	8004a0c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80049fc:	4b31      	ldr	r3, [pc, #196]	; (8004ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 80049fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a02:	0a1b      	lsrs	r3, r3, #8
 8004a04:	f003 030f 	and.w	r3, r3, #15
 8004a08:	61fb      	str	r3, [r7, #28]
 8004a0a:	e005      	b.n	8004a18 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004a0c:	4b2d      	ldr	r3, [pc, #180]	; (8004ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	091b      	lsrs	r3, r3, #4
 8004a12:	f003 030f 	and.w	r3, r3, #15
 8004a16:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004a18:	4a2b      	ldr	r2, [pc, #172]	; (8004ac8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a20:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d10d      	bne.n	8004a44 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004a28:	69fb      	ldr	r3, [r7, #28]
 8004a2a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a2c:	e00a      	b.n	8004a44 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	2b04      	cmp	r3, #4
 8004a32:	d102      	bne.n	8004a3a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004a34:	4b25      	ldr	r3, [pc, #148]	; (8004acc <HAL_RCC_GetSysClockFreq+0x110>)
 8004a36:	61bb      	str	r3, [r7, #24]
 8004a38:	e004      	b.n	8004a44 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	2b08      	cmp	r3, #8
 8004a3e:	d101      	bne.n	8004a44 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004a40:	4b23      	ldr	r3, [pc, #140]	; (8004ad0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004a42:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	2b0c      	cmp	r3, #12
 8004a48:	d134      	bne.n	8004ab4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004a4a:	4b1e      	ldr	r3, [pc, #120]	; (8004ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a4c:	68db      	ldr	r3, [r3, #12]
 8004a4e:	f003 0303 	and.w	r3, r3, #3
 8004a52:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d003      	beq.n	8004a62 <HAL_RCC_GetSysClockFreq+0xa6>
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	2b03      	cmp	r3, #3
 8004a5e:	d003      	beq.n	8004a68 <HAL_RCC_GetSysClockFreq+0xac>
 8004a60:	e005      	b.n	8004a6e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004a62:	4b1a      	ldr	r3, [pc, #104]	; (8004acc <HAL_RCC_GetSysClockFreq+0x110>)
 8004a64:	617b      	str	r3, [r7, #20]
      break;
 8004a66:	e005      	b.n	8004a74 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004a68:	4b19      	ldr	r3, [pc, #100]	; (8004ad0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004a6a:	617b      	str	r3, [r7, #20]
      break;
 8004a6c:	e002      	b.n	8004a74 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004a6e:	69fb      	ldr	r3, [r7, #28]
 8004a70:	617b      	str	r3, [r7, #20]
      break;
 8004a72:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a74:	4b13      	ldr	r3, [pc, #76]	; (8004ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	091b      	lsrs	r3, r3, #4
 8004a7a:	f003 0307 	and.w	r3, r3, #7
 8004a7e:	3301      	adds	r3, #1
 8004a80:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004a82:	4b10      	ldr	r3, [pc, #64]	; (8004ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	0a1b      	lsrs	r3, r3, #8
 8004a88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a8c:	697a      	ldr	r2, [r7, #20]
 8004a8e:	fb03 f202 	mul.w	r2, r3, r2
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a98:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004a9a:	4b0a      	ldr	r3, [pc, #40]	; (8004ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	0e5b      	lsrs	r3, r3, #25
 8004aa0:	f003 0303 	and.w	r3, r3, #3
 8004aa4:	3301      	adds	r3, #1
 8004aa6:	005b      	lsls	r3, r3, #1
 8004aa8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ab2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004ab4:	69bb      	ldr	r3, [r7, #24]
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3724      	adds	r7, #36	; 0x24
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
 8004ac2:	bf00      	nop
 8004ac4:	40021000 	.word	0x40021000
 8004ac8:	0800afb4 	.word	0x0800afb4
 8004acc:	00f42400 	.word	0x00f42400
 8004ad0:	007a1200 	.word	0x007a1200

08004ad4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ad8:	4b03      	ldr	r3, [pc, #12]	; (8004ae8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ada:	681b      	ldr	r3, [r3, #0]
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr
 8004ae6:	bf00      	nop
 8004ae8:	20000000 	.word	0x20000000

08004aec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004af0:	f7ff fff0 	bl	8004ad4 <HAL_RCC_GetHCLKFreq>
 8004af4:	4602      	mov	r2, r0
 8004af6:	4b06      	ldr	r3, [pc, #24]	; (8004b10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	0a1b      	lsrs	r3, r3, #8
 8004afc:	f003 0307 	and.w	r3, r3, #7
 8004b00:	4904      	ldr	r1, [pc, #16]	; (8004b14 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004b02:	5ccb      	ldrb	r3, [r1, r3]
 8004b04:	f003 031f 	and.w	r3, r3, #31
 8004b08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	40021000 	.word	0x40021000
 8004b14:	0800afac 	.word	0x0800afac

08004b18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004b1c:	f7ff ffda 	bl	8004ad4 <HAL_RCC_GetHCLKFreq>
 8004b20:	4602      	mov	r2, r0
 8004b22:	4b06      	ldr	r3, [pc, #24]	; (8004b3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	0adb      	lsrs	r3, r3, #11
 8004b28:	f003 0307 	and.w	r3, r3, #7
 8004b2c:	4904      	ldr	r1, [pc, #16]	; (8004b40 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004b2e:	5ccb      	ldrb	r3, [r1, r3]
 8004b30:	f003 031f 	and.w	r3, r3, #31
 8004b34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	bd80      	pop	{r7, pc}
 8004b3c:	40021000 	.word	0x40021000
 8004b40:	0800afac 	.word	0x0800afac

08004b44 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	220f      	movs	r2, #15
 8004b52:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004b54:	4b12      	ldr	r3, [pc, #72]	; (8004ba0 <HAL_RCC_GetClockConfig+0x5c>)
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	f003 0203 	and.w	r2, r3, #3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004b60:	4b0f      	ldr	r3, [pc, #60]	; (8004ba0 <HAL_RCC_GetClockConfig+0x5c>)
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004b6c:	4b0c      	ldr	r3, [pc, #48]	; (8004ba0 <HAL_RCC_GetClockConfig+0x5c>)
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004b78:	4b09      	ldr	r3, [pc, #36]	; (8004ba0 <HAL_RCC_GetClockConfig+0x5c>)
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	08db      	lsrs	r3, r3, #3
 8004b7e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004b86:	4b07      	ldr	r3, [pc, #28]	; (8004ba4 <HAL_RCC_GetClockConfig+0x60>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0207 	and.w	r2, r3, #7
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	601a      	str	r2, [r3, #0]
}
 8004b92:	bf00      	nop
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	40021000 	.word	0x40021000
 8004ba4:	40022000 	.word	0x40022000

08004ba8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b086      	sub	sp, #24
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004bb4:	4b2a      	ldr	r3, [pc, #168]	; (8004c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d003      	beq.n	8004bc8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004bc0:	f7ff f9bc 	bl	8003f3c <HAL_PWREx_GetVoltageRange>
 8004bc4:	6178      	str	r0, [r7, #20]
 8004bc6:	e014      	b.n	8004bf2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004bc8:	4b25      	ldr	r3, [pc, #148]	; (8004c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bcc:	4a24      	ldr	r2, [pc, #144]	; (8004c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bd2:	6593      	str	r3, [r2, #88]	; 0x58
 8004bd4:	4b22      	ldr	r3, [pc, #136]	; (8004c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bdc:	60fb      	str	r3, [r7, #12]
 8004bde:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004be0:	f7ff f9ac 	bl	8003f3c <HAL_PWREx_GetVoltageRange>
 8004be4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004be6:	4b1e      	ldr	r3, [pc, #120]	; (8004c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bea:	4a1d      	ldr	r2, [pc, #116]	; (8004c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bf0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bf8:	d10b      	bne.n	8004c12 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2b80      	cmp	r3, #128	; 0x80
 8004bfe:	d919      	bls.n	8004c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2ba0      	cmp	r3, #160	; 0xa0
 8004c04:	d902      	bls.n	8004c0c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c06:	2302      	movs	r3, #2
 8004c08:	613b      	str	r3, [r7, #16]
 8004c0a:	e013      	b.n	8004c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	613b      	str	r3, [r7, #16]
 8004c10:	e010      	b.n	8004c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2b80      	cmp	r3, #128	; 0x80
 8004c16:	d902      	bls.n	8004c1e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004c18:	2303      	movs	r3, #3
 8004c1a:	613b      	str	r3, [r7, #16]
 8004c1c:	e00a      	b.n	8004c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2b80      	cmp	r3, #128	; 0x80
 8004c22:	d102      	bne.n	8004c2a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c24:	2302      	movs	r3, #2
 8004c26:	613b      	str	r3, [r7, #16]
 8004c28:	e004      	b.n	8004c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2b70      	cmp	r3, #112	; 0x70
 8004c2e:	d101      	bne.n	8004c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c30:	2301      	movs	r3, #1
 8004c32:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004c34:	4b0b      	ldr	r3, [pc, #44]	; (8004c64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f023 0207 	bic.w	r2, r3, #7
 8004c3c:	4909      	ldr	r1, [pc, #36]	; (8004c64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004c44:	4b07      	ldr	r3, [pc, #28]	; (8004c64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0307 	and.w	r3, r3, #7
 8004c4c:	693a      	ldr	r2, [r7, #16]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d001      	beq.n	8004c56 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e000      	b.n	8004c58 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004c56:	2300      	movs	r3, #0
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	3718      	adds	r7, #24
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	40021000 	.word	0x40021000
 8004c64:	40022000 	.word	0x40022000

08004c68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b086      	sub	sp, #24
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004c70:	2300      	movs	r3, #0
 8004c72:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004c74:	2300      	movs	r3, #0
 8004c76:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d041      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c88:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004c8c:	d02a      	beq.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004c8e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004c92:	d824      	bhi.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004c94:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004c98:	d008      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004c9a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004c9e:	d81e      	bhi.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d00a      	beq.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004ca4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ca8:	d010      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004caa:	e018      	b.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004cac:	4b86      	ldr	r3, [pc, #536]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	4a85      	ldr	r2, [pc, #532]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cb6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004cb8:	e015      	b.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	3304      	adds	r3, #4
 8004cbe:	2100      	movs	r1, #0
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f000 facb 	bl	800525c <RCCEx_PLLSAI1_Config>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004cca:	e00c      	b.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	3320      	adds	r3, #32
 8004cd0:	2100      	movs	r1, #0
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f000 fbb6 	bl	8005444 <RCCEx_PLLSAI2_Config>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004cdc:	e003      	b.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	74fb      	strb	r3, [r7, #19]
      break;
 8004ce2:	e000      	b.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004ce4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ce6:	7cfb      	ldrb	r3, [r7, #19]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d10b      	bne.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004cec:	4b76      	ldr	r3, [pc, #472]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cf2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004cfa:	4973      	ldr	r1, [pc, #460]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004d02:	e001      	b.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d04:	7cfb      	ldrb	r3, [r7, #19]
 8004d06:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d041      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d18:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004d1c:	d02a      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004d1e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004d22:	d824      	bhi.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d24:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d28:	d008      	beq.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004d2a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d2e:	d81e      	bhi.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d00a      	beq.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004d34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004d38:	d010      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004d3a:	e018      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d3c:	4b62      	ldr	r3, [pc, #392]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	4a61      	ldr	r2, [pc, #388]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d46:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d48:	e015      	b.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	3304      	adds	r3, #4
 8004d4e:	2100      	movs	r1, #0
 8004d50:	4618      	mov	r0, r3
 8004d52:	f000 fa83 	bl	800525c <RCCEx_PLLSAI1_Config>
 8004d56:	4603      	mov	r3, r0
 8004d58:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d5a:	e00c      	b.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	3320      	adds	r3, #32
 8004d60:	2100      	movs	r1, #0
 8004d62:	4618      	mov	r0, r3
 8004d64:	f000 fb6e 	bl	8005444 <RCCEx_PLLSAI2_Config>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d6c:	e003      	b.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	74fb      	strb	r3, [r7, #19]
      break;
 8004d72:	e000      	b.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004d74:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d76:	7cfb      	ldrb	r3, [r7, #19]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d10b      	bne.n	8004d94 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004d7c:	4b52      	ldr	r3, [pc, #328]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d82:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d8a:	494f      	ldr	r1, [pc, #316]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004d92:	e001      	b.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d94:	7cfb      	ldrb	r3, [r7, #19]
 8004d96:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	f000 80a0 	beq.w	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004da6:	2300      	movs	r3, #0
 8004da8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004daa:	4b47      	ldr	r3, [pc, #284]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d101      	bne.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004db6:	2301      	movs	r3, #1
 8004db8:	e000      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004dba:	2300      	movs	r3, #0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d00d      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dc0:	4b41      	ldr	r3, [pc, #260]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dc4:	4a40      	ldr	r2, [pc, #256]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004dca:	6593      	str	r3, [r2, #88]	; 0x58
 8004dcc:	4b3e      	ldr	r3, [pc, #248]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dd4:	60bb      	str	r3, [r7, #8]
 8004dd6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ddc:	4b3b      	ldr	r3, [pc, #236]	; (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a3a      	ldr	r2, [pc, #232]	; (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004de2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004de6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004de8:	f7fd fe8c 	bl	8002b04 <HAL_GetTick>
 8004dec:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004dee:	e009      	b.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004df0:	f7fd fe88 	bl	8002b04 <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d902      	bls.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	74fb      	strb	r3, [r7, #19]
        break;
 8004e02:	e005      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e04:	4b31      	ldr	r3, [pc, #196]	; (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d0ef      	beq.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004e10:	7cfb      	ldrb	r3, [r7, #19]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d15c      	bne.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004e16:	4b2c      	ldr	r3, [pc, #176]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e20:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d01f      	beq.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e2e:	697a      	ldr	r2, [r7, #20]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d019      	beq.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e34:	4b24      	ldr	r3, [pc, #144]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e3e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e40:	4b21      	ldr	r3, [pc, #132]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e46:	4a20      	ldr	r2, [pc, #128]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e50:	4b1d      	ldr	r3, [pc, #116]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e56:	4a1c      	ldr	r2, [pc, #112]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004e60:	4a19      	ldr	r2, [pc, #100]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	f003 0301 	and.w	r3, r3, #1
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d016      	beq.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e72:	f7fd fe47 	bl	8002b04 <HAL_GetTick>
 8004e76:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e78:	e00b      	b.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e7a:	f7fd fe43 	bl	8002b04 <HAL_GetTick>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d902      	bls.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004e8c:	2303      	movs	r3, #3
 8004e8e:	74fb      	strb	r3, [r7, #19]
            break;
 8004e90:	e006      	b.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e92:	4b0d      	ldr	r3, [pc, #52]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e98:	f003 0302 	and.w	r3, r3, #2
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d0ec      	beq.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004ea0:	7cfb      	ldrb	r3, [r7, #19]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d10c      	bne.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ea6:	4b08      	ldr	r3, [pc, #32]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004eb6:	4904      	ldr	r1, [pc, #16]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004ebe:	e009      	b.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004ec0:	7cfb      	ldrb	r3, [r7, #19]
 8004ec2:	74bb      	strb	r3, [r7, #18]
 8004ec4:	e006      	b.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004ec6:	bf00      	nop
 8004ec8:	40021000 	.word	0x40021000
 8004ecc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ed0:	7cfb      	ldrb	r3, [r7, #19]
 8004ed2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ed4:	7c7b      	ldrb	r3, [r7, #17]
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d105      	bne.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004eda:	4b9e      	ldr	r3, [pc, #632]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004edc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ede:	4a9d      	ldr	r2, [pc, #628]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ee0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ee4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00a      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ef2:	4b98      	ldr	r3, [pc, #608]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ef8:	f023 0203 	bic.w	r2, r3, #3
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f00:	4994      	ldr	r1, [pc, #592]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0302 	and.w	r3, r3, #2
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d00a      	beq.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f14:	4b8f      	ldr	r3, [pc, #572]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f1a:	f023 020c 	bic.w	r2, r3, #12
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f22:	498c      	ldr	r1, [pc, #560]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0304 	and.w	r3, r3, #4
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d00a      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f36:	4b87      	ldr	r3, [pc, #540]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f3c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f44:	4983      	ldr	r1, [pc, #524]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0308 	and.w	r3, r3, #8
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d00a      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f58:	4b7e      	ldr	r3, [pc, #504]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f5e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f66:	497b      	ldr	r1, [pc, #492]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 0310 	and.w	r3, r3, #16
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d00a      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004f7a:	4b76      	ldr	r3, [pc, #472]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f88:	4972      	ldr	r1, [pc, #456]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0320 	and.w	r3, r3, #32
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d00a      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f9c:	4b6d      	ldr	r3, [pc, #436]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fa2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004faa:	496a      	ldr	r1, [pc, #424]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00a      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004fbe:	4b65      	ldr	r3, [pc, #404]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fc4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fcc:	4961      	ldr	r1, [pc, #388]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00a      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004fe0:	4b5c      	ldr	r3, [pc, #368]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fe6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fee:	4959      	ldr	r1, [pc, #356]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00a      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005002:	4b54      	ldr	r3, [pc, #336]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005004:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005008:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005010:	4950      	ldr	r1, [pc, #320]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005012:	4313      	orrs	r3, r2
 8005014:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005020:	2b00      	cmp	r3, #0
 8005022:	d00a      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005024:	4b4b      	ldr	r3, [pc, #300]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800502a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005032:	4948      	ldr	r1, [pc, #288]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005034:	4313      	orrs	r3, r2
 8005036:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00a      	beq.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005046:	4b43      	ldr	r3, [pc, #268]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005048:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800504c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005054:	493f      	ldr	r1, [pc, #252]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005056:	4313      	orrs	r3, r2
 8005058:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005064:	2b00      	cmp	r3, #0
 8005066:	d028      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005068:	4b3a      	ldr	r3, [pc, #232]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800506a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800506e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005076:	4937      	ldr	r1, [pc, #220]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005078:	4313      	orrs	r3, r2
 800507a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005082:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005086:	d106      	bne.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005088:	4b32      	ldr	r3, [pc, #200]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	4a31      	ldr	r2, [pc, #196]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800508e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005092:	60d3      	str	r3, [r2, #12]
 8005094:	e011      	b.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800509a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800509e:	d10c      	bne.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	3304      	adds	r3, #4
 80050a4:	2101      	movs	r1, #1
 80050a6:	4618      	mov	r0, r3
 80050a8:	f000 f8d8 	bl	800525c <RCCEx_PLLSAI1_Config>
 80050ac:	4603      	mov	r3, r0
 80050ae:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80050b0:	7cfb      	ldrb	r3, [r7, #19]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d001      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80050b6:	7cfb      	ldrb	r3, [r7, #19]
 80050b8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d028      	beq.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80050c6:	4b23      	ldr	r3, [pc, #140]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050cc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050d4:	491f      	ldr	r1, [pc, #124]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050d6:	4313      	orrs	r3, r2
 80050d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050e4:	d106      	bne.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050e6:	4b1b      	ldr	r3, [pc, #108]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	4a1a      	ldr	r2, [pc, #104]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80050f0:	60d3      	str	r3, [r2, #12]
 80050f2:	e011      	b.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050f8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80050fc:	d10c      	bne.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	3304      	adds	r3, #4
 8005102:	2101      	movs	r1, #1
 8005104:	4618      	mov	r0, r3
 8005106:	f000 f8a9 	bl	800525c <RCCEx_PLLSAI1_Config>
 800510a:	4603      	mov	r3, r0
 800510c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800510e:	7cfb      	ldrb	r3, [r7, #19]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d001      	beq.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005114:	7cfb      	ldrb	r3, [r7, #19]
 8005116:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005120:	2b00      	cmp	r3, #0
 8005122:	d02b      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005124:	4b0b      	ldr	r3, [pc, #44]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800512a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005132:	4908      	ldr	r1, [pc, #32]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005134:	4313      	orrs	r3, r2
 8005136:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800513e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005142:	d109      	bne.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005144:	4b03      	ldr	r3, [pc, #12]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	4a02      	ldr	r2, [pc, #8]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800514a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800514e:	60d3      	str	r3, [r2, #12]
 8005150:	e014      	b.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005152:	bf00      	nop
 8005154:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800515c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005160:	d10c      	bne.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	3304      	adds	r3, #4
 8005166:	2101      	movs	r1, #1
 8005168:	4618      	mov	r0, r3
 800516a:	f000 f877 	bl	800525c <RCCEx_PLLSAI1_Config>
 800516e:	4603      	mov	r3, r0
 8005170:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005172:	7cfb      	ldrb	r3, [r7, #19]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d001      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005178:	7cfb      	ldrb	r3, [r7, #19]
 800517a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005184:	2b00      	cmp	r3, #0
 8005186:	d02f      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005188:	4b2b      	ldr	r3, [pc, #172]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800518a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800518e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005196:	4928      	ldr	r1, [pc, #160]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005198:	4313      	orrs	r3, r2
 800519a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80051a6:	d10d      	bne.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	3304      	adds	r3, #4
 80051ac:	2102      	movs	r1, #2
 80051ae:	4618      	mov	r0, r3
 80051b0:	f000 f854 	bl	800525c <RCCEx_PLLSAI1_Config>
 80051b4:	4603      	mov	r3, r0
 80051b6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051b8:	7cfb      	ldrb	r3, [r7, #19]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d014      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80051be:	7cfb      	ldrb	r3, [r7, #19]
 80051c0:	74bb      	strb	r3, [r7, #18]
 80051c2:	e011      	b.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80051cc:	d10c      	bne.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	3320      	adds	r3, #32
 80051d2:	2102      	movs	r1, #2
 80051d4:	4618      	mov	r0, r3
 80051d6:	f000 f935 	bl	8005444 <RCCEx_PLLSAI2_Config>
 80051da:	4603      	mov	r3, r0
 80051dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051de:	7cfb      	ldrb	r3, [r7, #19]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d001      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80051e4:	7cfb      	ldrb	r3, [r7, #19]
 80051e6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d00a      	beq.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80051f4:	4b10      	ldr	r3, [pc, #64]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051fa:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005202:	490d      	ldr	r1, [pc, #52]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005204:	4313      	orrs	r3, r2
 8005206:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00b      	beq.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005216:	4b08      	ldr	r3, [pc, #32]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005218:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800521c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005226:	4904      	ldr	r1, [pc, #16]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005228:	4313      	orrs	r3, r2
 800522a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800522e:	7cbb      	ldrb	r3, [r7, #18]
}
 8005230:	4618      	mov	r0, r3
 8005232:	3718      	adds	r7, #24
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}
 8005238:	40021000 	.word	0x40021000

0800523c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800523c:	b480      	push	{r7}
 800523e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005240:	4b05      	ldr	r3, [pc, #20]	; (8005258 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a04      	ldr	r2, [pc, #16]	; (8005258 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005246:	f043 0304 	orr.w	r3, r3, #4
 800524a:	6013      	str	r3, [r2, #0]
}
 800524c:	bf00      	nop
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop
 8005258:	40021000 	.word	0x40021000

0800525c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b084      	sub	sp, #16
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005266:	2300      	movs	r3, #0
 8005268:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800526a:	4b75      	ldr	r3, [pc, #468]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	f003 0303 	and.w	r3, r3, #3
 8005272:	2b00      	cmp	r3, #0
 8005274:	d018      	beq.n	80052a8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005276:	4b72      	ldr	r3, [pc, #456]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	f003 0203 	and.w	r2, r3, #3
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	429a      	cmp	r2, r3
 8005284:	d10d      	bne.n	80052a2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
       ||
 800528a:	2b00      	cmp	r3, #0
 800528c:	d009      	beq.n	80052a2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800528e:	4b6c      	ldr	r3, [pc, #432]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005290:	68db      	ldr	r3, [r3, #12]
 8005292:	091b      	lsrs	r3, r3, #4
 8005294:	f003 0307 	and.w	r3, r3, #7
 8005298:	1c5a      	adds	r2, r3, #1
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
       ||
 800529e:	429a      	cmp	r2, r3
 80052a0:	d047      	beq.n	8005332 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	73fb      	strb	r3, [r7, #15]
 80052a6:	e044      	b.n	8005332 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2b03      	cmp	r3, #3
 80052ae:	d018      	beq.n	80052e2 <RCCEx_PLLSAI1_Config+0x86>
 80052b0:	2b03      	cmp	r3, #3
 80052b2:	d825      	bhi.n	8005300 <RCCEx_PLLSAI1_Config+0xa4>
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d002      	beq.n	80052be <RCCEx_PLLSAI1_Config+0x62>
 80052b8:	2b02      	cmp	r3, #2
 80052ba:	d009      	beq.n	80052d0 <RCCEx_PLLSAI1_Config+0x74>
 80052bc:	e020      	b.n	8005300 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80052be:	4b60      	ldr	r3, [pc, #384]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f003 0302 	and.w	r3, r3, #2
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d11d      	bne.n	8005306 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052ce:	e01a      	b.n	8005306 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80052d0:	4b5b      	ldr	r3, [pc, #364]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d116      	bne.n	800530a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052e0:	e013      	b.n	800530a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80052e2:	4b57      	ldr	r3, [pc, #348]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d10f      	bne.n	800530e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80052ee:	4b54      	ldr	r3, [pc, #336]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d109      	bne.n	800530e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80052fe:	e006      	b.n	800530e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	73fb      	strb	r3, [r7, #15]
      break;
 8005304:	e004      	b.n	8005310 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005306:	bf00      	nop
 8005308:	e002      	b.n	8005310 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800530a:	bf00      	nop
 800530c:	e000      	b.n	8005310 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800530e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005310:	7bfb      	ldrb	r3, [r7, #15]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d10d      	bne.n	8005332 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005316:	4b4a      	ldr	r3, [pc, #296]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005318:	68db      	ldr	r3, [r3, #12]
 800531a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6819      	ldr	r1, [r3, #0]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	3b01      	subs	r3, #1
 8005328:	011b      	lsls	r3, r3, #4
 800532a:	430b      	orrs	r3, r1
 800532c:	4944      	ldr	r1, [pc, #272]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 800532e:	4313      	orrs	r3, r2
 8005330:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005332:	7bfb      	ldrb	r3, [r7, #15]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d17d      	bne.n	8005434 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005338:	4b41      	ldr	r3, [pc, #260]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a40      	ldr	r2, [pc, #256]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 800533e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005342:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005344:	f7fd fbde 	bl	8002b04 <HAL_GetTick>
 8005348:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800534a:	e009      	b.n	8005360 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800534c:	f7fd fbda 	bl	8002b04 <HAL_GetTick>
 8005350:	4602      	mov	r2, r0
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	1ad3      	subs	r3, r2, r3
 8005356:	2b02      	cmp	r3, #2
 8005358:	d902      	bls.n	8005360 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	73fb      	strb	r3, [r7, #15]
        break;
 800535e:	e005      	b.n	800536c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005360:	4b37      	ldr	r3, [pc, #220]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005368:	2b00      	cmp	r3, #0
 800536a:	d1ef      	bne.n	800534c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800536c:	7bfb      	ldrb	r3, [r7, #15]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d160      	bne.n	8005434 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d111      	bne.n	800539c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005378:	4b31      	ldr	r3, [pc, #196]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 800537a:	691b      	ldr	r3, [r3, #16]
 800537c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005380:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	6892      	ldr	r2, [r2, #8]
 8005388:	0211      	lsls	r1, r2, #8
 800538a:	687a      	ldr	r2, [r7, #4]
 800538c:	68d2      	ldr	r2, [r2, #12]
 800538e:	0912      	lsrs	r2, r2, #4
 8005390:	0452      	lsls	r2, r2, #17
 8005392:	430a      	orrs	r2, r1
 8005394:	492a      	ldr	r1, [pc, #168]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005396:	4313      	orrs	r3, r2
 8005398:	610b      	str	r3, [r1, #16]
 800539a:	e027      	b.n	80053ec <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d112      	bne.n	80053c8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053a2:	4b27      	ldr	r3, [pc, #156]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80053aa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	6892      	ldr	r2, [r2, #8]
 80053b2:	0211      	lsls	r1, r2, #8
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	6912      	ldr	r2, [r2, #16]
 80053b8:	0852      	lsrs	r2, r2, #1
 80053ba:	3a01      	subs	r2, #1
 80053bc:	0552      	lsls	r2, r2, #21
 80053be:	430a      	orrs	r2, r1
 80053c0:	491f      	ldr	r1, [pc, #124]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053c2:	4313      	orrs	r3, r2
 80053c4:	610b      	str	r3, [r1, #16]
 80053c6:	e011      	b.n	80053ec <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053c8:	4b1d      	ldr	r3, [pc, #116]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ca:	691b      	ldr	r3, [r3, #16]
 80053cc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80053d0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80053d4:	687a      	ldr	r2, [r7, #4]
 80053d6:	6892      	ldr	r2, [r2, #8]
 80053d8:	0211      	lsls	r1, r2, #8
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	6952      	ldr	r2, [r2, #20]
 80053de:	0852      	lsrs	r2, r2, #1
 80053e0:	3a01      	subs	r2, #1
 80053e2:	0652      	lsls	r2, r2, #25
 80053e4:	430a      	orrs	r2, r1
 80053e6:	4916      	ldr	r1, [pc, #88]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053e8:	4313      	orrs	r3, r2
 80053ea:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80053ec:	4b14      	ldr	r3, [pc, #80]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a13      	ldr	r2, [pc, #76]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053f2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80053f6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053f8:	f7fd fb84 	bl	8002b04 <HAL_GetTick>
 80053fc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80053fe:	e009      	b.n	8005414 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005400:	f7fd fb80 	bl	8002b04 <HAL_GetTick>
 8005404:	4602      	mov	r2, r0
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	2b02      	cmp	r3, #2
 800540c:	d902      	bls.n	8005414 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	73fb      	strb	r3, [r7, #15]
          break;
 8005412:	e005      	b.n	8005420 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005414:	4b0a      	ldr	r3, [pc, #40]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800541c:	2b00      	cmp	r3, #0
 800541e:	d0ef      	beq.n	8005400 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005420:	7bfb      	ldrb	r3, [r7, #15]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d106      	bne.n	8005434 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005426:	4b06      	ldr	r3, [pc, #24]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005428:	691a      	ldr	r2, [r3, #16]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	699b      	ldr	r3, [r3, #24]
 800542e:	4904      	ldr	r1, [pc, #16]	; (8005440 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005430:	4313      	orrs	r3, r2
 8005432:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005434:	7bfb      	ldrb	r3, [r7, #15]
}
 8005436:	4618      	mov	r0, r3
 8005438:	3710      	adds	r7, #16
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
 800543e:	bf00      	nop
 8005440:	40021000 	.word	0x40021000

08005444 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b084      	sub	sp, #16
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
 800544c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800544e:	2300      	movs	r3, #0
 8005450:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005452:	4b6a      	ldr	r3, [pc, #424]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	f003 0303 	and.w	r3, r3, #3
 800545a:	2b00      	cmp	r3, #0
 800545c:	d018      	beq.n	8005490 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800545e:	4b67      	ldr	r3, [pc, #412]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005460:	68db      	ldr	r3, [r3, #12]
 8005462:	f003 0203 	and.w	r2, r3, #3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	429a      	cmp	r2, r3
 800546c:	d10d      	bne.n	800548a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
       ||
 8005472:	2b00      	cmp	r3, #0
 8005474:	d009      	beq.n	800548a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005476:	4b61      	ldr	r3, [pc, #388]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005478:	68db      	ldr	r3, [r3, #12]
 800547a:	091b      	lsrs	r3, r3, #4
 800547c:	f003 0307 	and.w	r3, r3, #7
 8005480:	1c5a      	adds	r2, r3, #1
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	685b      	ldr	r3, [r3, #4]
       ||
 8005486:	429a      	cmp	r2, r3
 8005488:	d047      	beq.n	800551a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	73fb      	strb	r3, [r7, #15]
 800548e:	e044      	b.n	800551a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2b03      	cmp	r3, #3
 8005496:	d018      	beq.n	80054ca <RCCEx_PLLSAI2_Config+0x86>
 8005498:	2b03      	cmp	r3, #3
 800549a:	d825      	bhi.n	80054e8 <RCCEx_PLLSAI2_Config+0xa4>
 800549c:	2b01      	cmp	r3, #1
 800549e:	d002      	beq.n	80054a6 <RCCEx_PLLSAI2_Config+0x62>
 80054a0:	2b02      	cmp	r3, #2
 80054a2:	d009      	beq.n	80054b8 <RCCEx_PLLSAI2_Config+0x74>
 80054a4:	e020      	b.n	80054e8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80054a6:	4b55      	ldr	r3, [pc, #340]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0302 	and.w	r3, r3, #2
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d11d      	bne.n	80054ee <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054b6:	e01a      	b.n	80054ee <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80054b8:	4b50      	ldr	r3, [pc, #320]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d116      	bne.n	80054f2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054c8:	e013      	b.n	80054f2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80054ca:	4b4c      	ldr	r3, [pc, #304]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d10f      	bne.n	80054f6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80054d6:	4b49      	ldr	r3, [pc, #292]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d109      	bne.n	80054f6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80054e6:	e006      	b.n	80054f6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	73fb      	strb	r3, [r7, #15]
      break;
 80054ec:	e004      	b.n	80054f8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80054ee:	bf00      	nop
 80054f0:	e002      	b.n	80054f8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80054f2:	bf00      	nop
 80054f4:	e000      	b.n	80054f8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80054f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80054f8:	7bfb      	ldrb	r3, [r7, #15]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d10d      	bne.n	800551a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80054fe:	4b3f      	ldr	r3, [pc, #252]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6819      	ldr	r1, [r3, #0]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	3b01      	subs	r3, #1
 8005510:	011b      	lsls	r3, r3, #4
 8005512:	430b      	orrs	r3, r1
 8005514:	4939      	ldr	r1, [pc, #228]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005516:	4313      	orrs	r3, r2
 8005518:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800551a:	7bfb      	ldrb	r3, [r7, #15]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d167      	bne.n	80055f0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005520:	4b36      	ldr	r3, [pc, #216]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a35      	ldr	r2, [pc, #212]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005526:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800552a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800552c:	f7fd faea 	bl	8002b04 <HAL_GetTick>
 8005530:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005532:	e009      	b.n	8005548 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005534:	f7fd fae6 	bl	8002b04 <HAL_GetTick>
 8005538:	4602      	mov	r2, r0
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	2b02      	cmp	r3, #2
 8005540:	d902      	bls.n	8005548 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	73fb      	strb	r3, [r7, #15]
        break;
 8005546:	e005      	b.n	8005554 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005548:	4b2c      	ldr	r3, [pc, #176]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005550:	2b00      	cmp	r3, #0
 8005552:	d1ef      	bne.n	8005534 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005554:	7bfb      	ldrb	r3, [r7, #15]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d14a      	bne.n	80055f0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d111      	bne.n	8005584 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005560:	4b26      	ldr	r3, [pc, #152]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005562:	695b      	ldr	r3, [r3, #20]
 8005564:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005568:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	6892      	ldr	r2, [r2, #8]
 8005570:	0211      	lsls	r1, r2, #8
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	68d2      	ldr	r2, [r2, #12]
 8005576:	0912      	lsrs	r2, r2, #4
 8005578:	0452      	lsls	r2, r2, #17
 800557a:	430a      	orrs	r2, r1
 800557c:	491f      	ldr	r1, [pc, #124]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 800557e:	4313      	orrs	r3, r2
 8005580:	614b      	str	r3, [r1, #20]
 8005582:	e011      	b.n	80055a8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005584:	4b1d      	ldr	r3, [pc, #116]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005586:	695b      	ldr	r3, [r3, #20]
 8005588:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800558c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	6892      	ldr	r2, [r2, #8]
 8005594:	0211      	lsls	r1, r2, #8
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	6912      	ldr	r2, [r2, #16]
 800559a:	0852      	lsrs	r2, r2, #1
 800559c:	3a01      	subs	r2, #1
 800559e:	0652      	lsls	r2, r2, #25
 80055a0:	430a      	orrs	r2, r1
 80055a2:	4916      	ldr	r1, [pc, #88]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80055a4:	4313      	orrs	r3, r2
 80055a6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80055a8:	4b14      	ldr	r3, [pc, #80]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a13      	ldr	r2, [pc, #76]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80055ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055b2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055b4:	f7fd faa6 	bl	8002b04 <HAL_GetTick>
 80055b8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80055ba:	e009      	b.n	80055d0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80055bc:	f7fd faa2 	bl	8002b04 <HAL_GetTick>
 80055c0:	4602      	mov	r2, r0
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	1ad3      	subs	r3, r2, r3
 80055c6:	2b02      	cmp	r3, #2
 80055c8:	d902      	bls.n	80055d0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80055ca:	2303      	movs	r3, #3
 80055cc:	73fb      	strb	r3, [r7, #15]
          break;
 80055ce:	e005      	b.n	80055dc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80055d0:	4b0a      	ldr	r3, [pc, #40]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d0ef      	beq.n	80055bc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80055dc:	7bfb      	ldrb	r3, [r7, #15]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d106      	bne.n	80055f0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80055e2:	4b06      	ldr	r3, [pc, #24]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80055e4:	695a      	ldr	r2, [r3, #20]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	695b      	ldr	r3, [r3, #20]
 80055ea:	4904      	ldr	r1, [pc, #16]	; (80055fc <RCCEx_PLLSAI2_Config+0x1b8>)
 80055ec:	4313      	orrs	r3, r2
 80055ee:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80055f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	3710      	adds	r7, #16
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}
 80055fa:	bf00      	nop
 80055fc:	40021000 	.word	0x40021000

08005600 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b082      	sub	sp, #8
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d101      	bne.n	8005612 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e049      	b.n	80056a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005618:	b2db      	uxtb	r3, r3
 800561a:	2b00      	cmp	r3, #0
 800561c:	d106      	bne.n	800562c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 f841 	bl	80056ae <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2202      	movs	r2, #2
 8005630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	3304      	adds	r3, #4
 800563c:	4619      	mov	r1, r3
 800563e:	4610      	mov	r0, r2
 8005640:	f000 f9f8 	bl	8005a34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80056a4:	2300      	movs	r3, #0
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3708      	adds	r7, #8
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}

080056ae <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80056ae:	b480      	push	{r7}
 80056b0:	b083      	sub	sp, #12
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80056b6:	bf00      	nop
 80056b8:	370c      	adds	r7, #12
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
	...

080056c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b085      	sub	sp, #20
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d001      	beq.n	80056dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e04f      	b.n	800577c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2202      	movs	r2, #2
 80056e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68da      	ldr	r2, [r3, #12]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f042 0201 	orr.w	r2, r2, #1
 80056f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a23      	ldr	r2, [pc, #140]	; (8005788 <HAL_TIM_Base_Start_IT+0xc4>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d01d      	beq.n	800573a <HAL_TIM_Base_Start_IT+0x76>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005706:	d018      	beq.n	800573a <HAL_TIM_Base_Start_IT+0x76>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a1f      	ldr	r2, [pc, #124]	; (800578c <HAL_TIM_Base_Start_IT+0xc8>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d013      	beq.n	800573a <HAL_TIM_Base_Start_IT+0x76>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a1e      	ldr	r2, [pc, #120]	; (8005790 <HAL_TIM_Base_Start_IT+0xcc>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d00e      	beq.n	800573a <HAL_TIM_Base_Start_IT+0x76>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a1c      	ldr	r2, [pc, #112]	; (8005794 <HAL_TIM_Base_Start_IT+0xd0>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d009      	beq.n	800573a <HAL_TIM_Base_Start_IT+0x76>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a1b      	ldr	r2, [pc, #108]	; (8005798 <HAL_TIM_Base_Start_IT+0xd4>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d004      	beq.n	800573a <HAL_TIM_Base_Start_IT+0x76>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a19      	ldr	r2, [pc, #100]	; (800579c <HAL_TIM_Base_Start_IT+0xd8>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d115      	bne.n	8005766 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	689a      	ldr	r2, [r3, #8]
 8005740:	4b17      	ldr	r3, [pc, #92]	; (80057a0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005742:	4013      	ands	r3, r2
 8005744:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2b06      	cmp	r3, #6
 800574a:	d015      	beq.n	8005778 <HAL_TIM_Base_Start_IT+0xb4>
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005752:	d011      	beq.n	8005778 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	681a      	ldr	r2, [r3, #0]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f042 0201 	orr.w	r2, r2, #1
 8005762:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005764:	e008      	b.n	8005778 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f042 0201 	orr.w	r2, r2, #1
 8005774:	601a      	str	r2, [r3, #0]
 8005776:	e000      	b.n	800577a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005778:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800577a:	2300      	movs	r3, #0
}
 800577c:	4618      	mov	r0, r3
 800577e:	3714      	adds	r7, #20
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr
 8005788:	40012c00 	.word	0x40012c00
 800578c:	40000400 	.word	0x40000400
 8005790:	40000800 	.word	0x40000800
 8005794:	40000c00 	.word	0x40000c00
 8005798:	40013400 	.word	0x40013400
 800579c:	40014000 	.word	0x40014000
 80057a0:	00010007 	.word	0x00010007

080057a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b082      	sub	sp, #8
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	f003 0302 	and.w	r3, r3, #2
 80057b6:	2b02      	cmp	r3, #2
 80057b8:	d122      	bne.n	8005800 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	f003 0302 	and.w	r3, r3, #2
 80057c4:	2b02      	cmp	r3, #2
 80057c6:	d11b      	bne.n	8005800 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f06f 0202 	mvn.w	r2, #2
 80057d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2201      	movs	r2, #1
 80057d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	699b      	ldr	r3, [r3, #24]
 80057de:	f003 0303 	and.w	r3, r3, #3
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d003      	beq.n	80057ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 f905 	bl	80059f6 <HAL_TIM_IC_CaptureCallback>
 80057ec:	e005      	b.n	80057fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 f8f7 	bl	80059e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 f908 	bl	8005a0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	f003 0304 	and.w	r3, r3, #4
 800580a:	2b04      	cmp	r3, #4
 800580c:	d122      	bne.n	8005854 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	f003 0304 	and.w	r3, r3, #4
 8005818:	2b04      	cmp	r3, #4
 800581a:	d11b      	bne.n	8005854 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f06f 0204 	mvn.w	r2, #4
 8005824:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2202      	movs	r2, #2
 800582a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	699b      	ldr	r3, [r3, #24]
 8005832:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005836:	2b00      	cmp	r3, #0
 8005838:	d003      	beq.n	8005842 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 f8db 	bl	80059f6 <HAL_TIM_IC_CaptureCallback>
 8005840:	e005      	b.n	800584e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 f8cd 	bl	80059e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f000 f8de 	bl	8005a0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	f003 0308 	and.w	r3, r3, #8
 800585e:	2b08      	cmp	r3, #8
 8005860:	d122      	bne.n	80058a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	f003 0308 	and.w	r3, r3, #8
 800586c:	2b08      	cmp	r3, #8
 800586e:	d11b      	bne.n	80058a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f06f 0208 	mvn.w	r2, #8
 8005878:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2204      	movs	r2, #4
 800587e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	69db      	ldr	r3, [r3, #28]
 8005886:	f003 0303 	and.w	r3, r3, #3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d003      	beq.n	8005896 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f000 f8b1 	bl	80059f6 <HAL_TIM_IC_CaptureCallback>
 8005894:	e005      	b.n	80058a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 f8a3 	bl	80059e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f000 f8b4 	bl	8005a0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	691b      	ldr	r3, [r3, #16]
 80058ae:	f003 0310 	and.w	r3, r3, #16
 80058b2:	2b10      	cmp	r3, #16
 80058b4:	d122      	bne.n	80058fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	f003 0310 	and.w	r3, r3, #16
 80058c0:	2b10      	cmp	r3, #16
 80058c2:	d11b      	bne.n	80058fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f06f 0210 	mvn.w	r2, #16
 80058cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2208      	movs	r2, #8
 80058d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	69db      	ldr	r3, [r3, #28]
 80058da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d003      	beq.n	80058ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 f887 	bl	80059f6 <HAL_TIM_IC_CaptureCallback>
 80058e8:	e005      	b.n	80058f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 f879 	bl	80059e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f000 f88a 	bl	8005a0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	691b      	ldr	r3, [r3, #16]
 8005902:	f003 0301 	and.w	r3, r3, #1
 8005906:	2b01      	cmp	r3, #1
 8005908:	d10e      	bne.n	8005928 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	f003 0301 	and.w	r3, r3, #1
 8005914:	2b01      	cmp	r3, #1
 8005916:	d107      	bne.n	8005928 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f06f 0201 	mvn.w	r2, #1
 8005920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f7fb fdb0 	bl	8001488 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	691b      	ldr	r3, [r3, #16]
 800592e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005932:	2b80      	cmp	r3, #128	; 0x80
 8005934:	d10e      	bne.n	8005954 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	68db      	ldr	r3, [r3, #12]
 800593c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005940:	2b80      	cmp	r3, #128	; 0x80
 8005942:	d107      	bne.n	8005954 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800594c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f000 f914 	bl	8005b7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	691b      	ldr	r3, [r3, #16]
 800595a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800595e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005962:	d10e      	bne.n	8005982 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800596e:	2b80      	cmp	r3, #128	; 0x80
 8005970:	d107      	bne.n	8005982 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800597a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f000 f907 	bl	8005b90 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800598c:	2b40      	cmp	r3, #64	; 0x40
 800598e:	d10e      	bne.n	80059ae <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	68db      	ldr	r3, [r3, #12]
 8005996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800599a:	2b40      	cmp	r3, #64	; 0x40
 800599c:	d107      	bne.n	80059ae <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80059a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f000 f838 	bl	8005a1e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	691b      	ldr	r3, [r3, #16]
 80059b4:	f003 0320 	and.w	r3, r3, #32
 80059b8:	2b20      	cmp	r3, #32
 80059ba:	d10e      	bne.n	80059da <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	f003 0320 	and.w	r3, r3, #32
 80059c6:	2b20      	cmp	r3, #32
 80059c8:	d107      	bne.n	80059da <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f06f 0220 	mvn.w	r2, #32
 80059d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f000 f8c7 	bl	8005b68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80059da:	bf00      	nop
 80059dc:	3708      	adds	r7, #8
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}

080059e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059e2:	b480      	push	{r7}
 80059e4:	b083      	sub	sp, #12
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059ea:	bf00      	nop
 80059ec:	370c      	adds	r7, #12
 80059ee:	46bd      	mov	sp, r7
 80059f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f4:	4770      	bx	lr

080059f6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059f6:	b480      	push	{r7}
 80059f8:	b083      	sub	sp, #12
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059fe:	bf00      	nop
 8005a00:	370c      	adds	r7, #12
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr

08005a0a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a0a:	b480      	push	{r7}
 8005a0c:	b083      	sub	sp, #12
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a12:	bf00      	nop
 8005a14:	370c      	adds	r7, #12
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr

08005a1e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a1e:	b480      	push	{r7}
 8005a20:	b083      	sub	sp, #12
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a26:	bf00      	nop
 8005a28:	370c      	adds	r7, #12
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr
	...

08005a34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b085      	sub	sp, #20
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a40      	ldr	r2, [pc, #256]	; (8005b48 <TIM_Base_SetConfig+0x114>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d013      	beq.n	8005a74 <TIM_Base_SetConfig+0x40>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a52:	d00f      	beq.n	8005a74 <TIM_Base_SetConfig+0x40>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a3d      	ldr	r2, [pc, #244]	; (8005b4c <TIM_Base_SetConfig+0x118>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d00b      	beq.n	8005a74 <TIM_Base_SetConfig+0x40>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	4a3c      	ldr	r2, [pc, #240]	; (8005b50 <TIM_Base_SetConfig+0x11c>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d007      	beq.n	8005a74 <TIM_Base_SetConfig+0x40>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a3b      	ldr	r2, [pc, #236]	; (8005b54 <TIM_Base_SetConfig+0x120>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d003      	beq.n	8005a74 <TIM_Base_SetConfig+0x40>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a3a      	ldr	r2, [pc, #232]	; (8005b58 <TIM_Base_SetConfig+0x124>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d108      	bne.n	8005a86 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	68fa      	ldr	r2, [r7, #12]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a2f      	ldr	r2, [pc, #188]	; (8005b48 <TIM_Base_SetConfig+0x114>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d01f      	beq.n	8005ace <TIM_Base_SetConfig+0x9a>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a94:	d01b      	beq.n	8005ace <TIM_Base_SetConfig+0x9a>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a2c      	ldr	r2, [pc, #176]	; (8005b4c <TIM_Base_SetConfig+0x118>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d017      	beq.n	8005ace <TIM_Base_SetConfig+0x9a>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a2b      	ldr	r2, [pc, #172]	; (8005b50 <TIM_Base_SetConfig+0x11c>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d013      	beq.n	8005ace <TIM_Base_SetConfig+0x9a>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a2a      	ldr	r2, [pc, #168]	; (8005b54 <TIM_Base_SetConfig+0x120>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d00f      	beq.n	8005ace <TIM_Base_SetConfig+0x9a>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	4a29      	ldr	r2, [pc, #164]	; (8005b58 <TIM_Base_SetConfig+0x124>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d00b      	beq.n	8005ace <TIM_Base_SetConfig+0x9a>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	4a28      	ldr	r2, [pc, #160]	; (8005b5c <TIM_Base_SetConfig+0x128>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d007      	beq.n	8005ace <TIM_Base_SetConfig+0x9a>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	4a27      	ldr	r2, [pc, #156]	; (8005b60 <TIM_Base_SetConfig+0x12c>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d003      	beq.n	8005ace <TIM_Base_SetConfig+0x9a>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a26      	ldr	r2, [pc, #152]	; (8005b64 <TIM_Base_SetConfig+0x130>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d108      	bne.n	8005ae0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ad4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	68fa      	ldr	r2, [r7, #12]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	695b      	ldr	r3, [r3, #20]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	68fa      	ldr	r2, [r7, #12]
 8005af2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	689a      	ldr	r2, [r3, #8]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	4a10      	ldr	r2, [pc, #64]	; (8005b48 <TIM_Base_SetConfig+0x114>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d00f      	beq.n	8005b2c <TIM_Base_SetConfig+0xf8>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	4a12      	ldr	r2, [pc, #72]	; (8005b58 <TIM_Base_SetConfig+0x124>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d00b      	beq.n	8005b2c <TIM_Base_SetConfig+0xf8>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	4a11      	ldr	r2, [pc, #68]	; (8005b5c <TIM_Base_SetConfig+0x128>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d007      	beq.n	8005b2c <TIM_Base_SetConfig+0xf8>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	4a10      	ldr	r2, [pc, #64]	; (8005b60 <TIM_Base_SetConfig+0x12c>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d003      	beq.n	8005b2c <TIM_Base_SetConfig+0xf8>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a0f      	ldr	r2, [pc, #60]	; (8005b64 <TIM_Base_SetConfig+0x130>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d103      	bne.n	8005b34 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	691a      	ldr	r2, [r3, #16]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2201      	movs	r2, #1
 8005b38:	615a      	str	r2, [r3, #20]
}
 8005b3a:	bf00      	nop
 8005b3c:	3714      	adds	r7, #20
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr
 8005b46:	bf00      	nop
 8005b48:	40012c00 	.word	0x40012c00
 8005b4c:	40000400 	.word	0x40000400
 8005b50:	40000800 	.word	0x40000800
 8005b54:	40000c00 	.word	0x40000c00
 8005b58:	40013400 	.word	0x40013400
 8005b5c:	40014000 	.word	0x40014000
 8005b60:	40014400 	.word	0x40014400
 8005b64:	40014800 	.word	0x40014800

08005b68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b083      	sub	sp, #12
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b70:	bf00      	nop
 8005b72:	370c      	adds	r7, #12
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr

08005b7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b083      	sub	sp, #12
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b84:	bf00      	nop
 8005b86:	370c      	adds	r7, #12
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr

08005b90 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b083      	sub	sp, #12
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005b98:	bf00      	nop
 8005b9a:	370c      	adds	r7, #12
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba2:	4770      	bx	lr

08005ba4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b082      	sub	sp, #8
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d101      	bne.n	8005bb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e040      	b.n	8005c38 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d106      	bne.n	8005bcc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f7fb fd6e 	bl	80016a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2224      	movs	r2, #36	; 0x24
 8005bd0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f022 0201 	bic.w	r2, r2, #1
 8005be0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f000 f8c0 	bl	8005d68 <UART_SetConfig>
 8005be8:	4603      	mov	r3, r0
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d101      	bne.n	8005bf2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e022      	b.n	8005c38 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d002      	beq.n	8005c00 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f000 fb6c 	bl	80062d8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	685a      	ldr	r2, [r3, #4]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c0e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	689a      	ldr	r2, [r3, #8]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c1e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f042 0201 	orr.w	r2, r2, #1
 8005c2e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f000 fbf3 	bl	800641c <UART_CheckIdleState>
 8005c36:	4603      	mov	r3, r0
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3708      	adds	r7, #8
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b08a      	sub	sp, #40	; 0x28
 8005c44:	af02      	add	r7, sp, #8
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	60b9      	str	r1, [r7, #8]
 8005c4a:	603b      	str	r3, [r7, #0]
 8005c4c:	4613      	mov	r3, r2
 8005c4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005c54:	2b20      	cmp	r3, #32
 8005c56:	f040 8082 	bne.w	8005d5e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d002      	beq.n	8005c66 <HAL_UART_Transmit+0x26>
 8005c60:	88fb      	ldrh	r3, [r7, #6]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d101      	bne.n	8005c6a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e07a      	b.n	8005d60 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d101      	bne.n	8005c78 <HAL_UART_Transmit+0x38>
 8005c74:	2302      	movs	r3, #2
 8005c76:	e073      	b.n	8005d60 <HAL_UART_Transmit+0x120>
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2221      	movs	r2, #33	; 0x21
 8005c8c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c8e:	f7fc ff39 	bl	8002b04 <HAL_GetTick>
 8005c92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	88fa      	ldrh	r2, [r7, #6]
 8005c98:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	88fa      	ldrh	r2, [r7, #6]
 8005ca0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cac:	d108      	bne.n	8005cc0 <HAL_UART_Transmit+0x80>
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	691b      	ldr	r3, [r3, #16]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d104      	bne.n	8005cc0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	61bb      	str	r3, [r7, #24]
 8005cbe:	e003      	b.n	8005cc8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005cd0:	e02d      	b.n	8005d2e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	9300      	str	r3, [sp, #0]
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	2180      	movs	r1, #128	; 0x80
 8005cdc:	68f8      	ldr	r0, [r7, #12]
 8005cde:	f000 fbe6 	bl	80064ae <UART_WaitOnFlagUntilTimeout>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d001      	beq.n	8005cec <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005ce8:	2303      	movs	r3, #3
 8005cea:	e039      	b.n	8005d60 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005cec:	69fb      	ldr	r3, [r7, #28]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d10b      	bne.n	8005d0a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	881a      	ldrh	r2, [r3, #0]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cfe:	b292      	uxth	r2, r2
 8005d00:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005d02:	69bb      	ldr	r3, [r7, #24]
 8005d04:	3302      	adds	r3, #2
 8005d06:	61bb      	str	r3, [r7, #24]
 8005d08:	e008      	b.n	8005d1c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d0a:	69fb      	ldr	r3, [r7, #28]
 8005d0c:	781a      	ldrb	r2, [r3, #0]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	b292      	uxth	r2, r2
 8005d14:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	3301      	adds	r3, #1
 8005d1a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	3b01      	subs	r3, #1
 8005d26:	b29a      	uxth	r2, r3
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d1cb      	bne.n	8005cd2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	9300      	str	r3, [sp, #0]
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	2200      	movs	r2, #0
 8005d42:	2140      	movs	r1, #64	; 0x40
 8005d44:	68f8      	ldr	r0, [r7, #12]
 8005d46:	f000 fbb2 	bl	80064ae <UART_WaitOnFlagUntilTimeout>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d001      	beq.n	8005d54 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005d50:	2303      	movs	r3, #3
 8005d52:	e005      	b.n	8005d60 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2220      	movs	r2, #32
 8005d58:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	e000      	b.n	8005d60 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005d5e:	2302      	movs	r3, #2
  }
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3720      	adds	r7, #32
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d6c:	b08a      	sub	sp, #40	; 0x28
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005d72:	2300      	movs	r3, #0
 8005d74:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	689a      	ldr	r2, [r3, #8]
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	691b      	ldr	r3, [r3, #16]
 8005d80:	431a      	orrs	r2, r3
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	695b      	ldr	r3, [r3, #20]
 8005d86:	431a      	orrs	r2, r3
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	69db      	ldr	r3, [r3, #28]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	4ba4      	ldr	r3, [pc, #656]	; (8006028 <UART_SetConfig+0x2c0>)
 8005d98:	4013      	ands	r3, r2
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	6812      	ldr	r2, [r2, #0]
 8005d9e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005da0:	430b      	orrs	r3, r1
 8005da2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	68da      	ldr	r2, [r3, #12]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	430a      	orrs	r2, r1
 8005db8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	699b      	ldr	r3, [r3, #24]
 8005dbe:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a99      	ldr	r2, [pc, #612]	; (800602c <UART_SetConfig+0x2c4>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d004      	beq.n	8005dd4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	6a1b      	ldr	r3, [r3, #32]
 8005dce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005de4:	430a      	orrs	r2, r1
 8005de6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a90      	ldr	r2, [pc, #576]	; (8006030 <UART_SetConfig+0x2c8>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d126      	bne.n	8005e40 <UART_SetConfig+0xd8>
 8005df2:	4b90      	ldr	r3, [pc, #576]	; (8006034 <UART_SetConfig+0x2cc>)
 8005df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005df8:	f003 0303 	and.w	r3, r3, #3
 8005dfc:	2b03      	cmp	r3, #3
 8005dfe:	d81b      	bhi.n	8005e38 <UART_SetConfig+0xd0>
 8005e00:	a201      	add	r2, pc, #4	; (adr r2, 8005e08 <UART_SetConfig+0xa0>)
 8005e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e06:	bf00      	nop
 8005e08:	08005e19 	.word	0x08005e19
 8005e0c:	08005e29 	.word	0x08005e29
 8005e10:	08005e21 	.word	0x08005e21
 8005e14:	08005e31 	.word	0x08005e31
 8005e18:	2301      	movs	r3, #1
 8005e1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e1e:	e116      	b.n	800604e <UART_SetConfig+0x2e6>
 8005e20:	2302      	movs	r3, #2
 8005e22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e26:	e112      	b.n	800604e <UART_SetConfig+0x2e6>
 8005e28:	2304      	movs	r3, #4
 8005e2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e2e:	e10e      	b.n	800604e <UART_SetConfig+0x2e6>
 8005e30:	2308      	movs	r3, #8
 8005e32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e36:	e10a      	b.n	800604e <UART_SetConfig+0x2e6>
 8005e38:	2310      	movs	r3, #16
 8005e3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e3e:	e106      	b.n	800604e <UART_SetConfig+0x2e6>
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a7c      	ldr	r2, [pc, #496]	; (8006038 <UART_SetConfig+0x2d0>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d138      	bne.n	8005ebc <UART_SetConfig+0x154>
 8005e4a:	4b7a      	ldr	r3, [pc, #488]	; (8006034 <UART_SetConfig+0x2cc>)
 8005e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e50:	f003 030c 	and.w	r3, r3, #12
 8005e54:	2b0c      	cmp	r3, #12
 8005e56:	d82d      	bhi.n	8005eb4 <UART_SetConfig+0x14c>
 8005e58:	a201      	add	r2, pc, #4	; (adr r2, 8005e60 <UART_SetConfig+0xf8>)
 8005e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e5e:	bf00      	nop
 8005e60:	08005e95 	.word	0x08005e95
 8005e64:	08005eb5 	.word	0x08005eb5
 8005e68:	08005eb5 	.word	0x08005eb5
 8005e6c:	08005eb5 	.word	0x08005eb5
 8005e70:	08005ea5 	.word	0x08005ea5
 8005e74:	08005eb5 	.word	0x08005eb5
 8005e78:	08005eb5 	.word	0x08005eb5
 8005e7c:	08005eb5 	.word	0x08005eb5
 8005e80:	08005e9d 	.word	0x08005e9d
 8005e84:	08005eb5 	.word	0x08005eb5
 8005e88:	08005eb5 	.word	0x08005eb5
 8005e8c:	08005eb5 	.word	0x08005eb5
 8005e90:	08005ead 	.word	0x08005ead
 8005e94:	2300      	movs	r3, #0
 8005e96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e9a:	e0d8      	b.n	800604e <UART_SetConfig+0x2e6>
 8005e9c:	2302      	movs	r3, #2
 8005e9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ea2:	e0d4      	b.n	800604e <UART_SetConfig+0x2e6>
 8005ea4:	2304      	movs	r3, #4
 8005ea6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005eaa:	e0d0      	b.n	800604e <UART_SetConfig+0x2e6>
 8005eac:	2308      	movs	r3, #8
 8005eae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005eb2:	e0cc      	b.n	800604e <UART_SetConfig+0x2e6>
 8005eb4:	2310      	movs	r3, #16
 8005eb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005eba:	e0c8      	b.n	800604e <UART_SetConfig+0x2e6>
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a5e      	ldr	r2, [pc, #376]	; (800603c <UART_SetConfig+0x2d4>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d125      	bne.n	8005f12 <UART_SetConfig+0x1aa>
 8005ec6:	4b5b      	ldr	r3, [pc, #364]	; (8006034 <UART_SetConfig+0x2cc>)
 8005ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ecc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005ed0:	2b30      	cmp	r3, #48	; 0x30
 8005ed2:	d016      	beq.n	8005f02 <UART_SetConfig+0x19a>
 8005ed4:	2b30      	cmp	r3, #48	; 0x30
 8005ed6:	d818      	bhi.n	8005f0a <UART_SetConfig+0x1a2>
 8005ed8:	2b20      	cmp	r3, #32
 8005eda:	d00a      	beq.n	8005ef2 <UART_SetConfig+0x18a>
 8005edc:	2b20      	cmp	r3, #32
 8005ede:	d814      	bhi.n	8005f0a <UART_SetConfig+0x1a2>
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d002      	beq.n	8005eea <UART_SetConfig+0x182>
 8005ee4:	2b10      	cmp	r3, #16
 8005ee6:	d008      	beq.n	8005efa <UART_SetConfig+0x192>
 8005ee8:	e00f      	b.n	8005f0a <UART_SetConfig+0x1a2>
 8005eea:	2300      	movs	r3, #0
 8005eec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ef0:	e0ad      	b.n	800604e <UART_SetConfig+0x2e6>
 8005ef2:	2302      	movs	r3, #2
 8005ef4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ef8:	e0a9      	b.n	800604e <UART_SetConfig+0x2e6>
 8005efa:	2304      	movs	r3, #4
 8005efc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f00:	e0a5      	b.n	800604e <UART_SetConfig+0x2e6>
 8005f02:	2308      	movs	r3, #8
 8005f04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f08:	e0a1      	b.n	800604e <UART_SetConfig+0x2e6>
 8005f0a:	2310      	movs	r3, #16
 8005f0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f10:	e09d      	b.n	800604e <UART_SetConfig+0x2e6>
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a4a      	ldr	r2, [pc, #296]	; (8006040 <UART_SetConfig+0x2d8>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d125      	bne.n	8005f68 <UART_SetConfig+0x200>
 8005f1c:	4b45      	ldr	r3, [pc, #276]	; (8006034 <UART_SetConfig+0x2cc>)
 8005f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f22:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005f26:	2bc0      	cmp	r3, #192	; 0xc0
 8005f28:	d016      	beq.n	8005f58 <UART_SetConfig+0x1f0>
 8005f2a:	2bc0      	cmp	r3, #192	; 0xc0
 8005f2c:	d818      	bhi.n	8005f60 <UART_SetConfig+0x1f8>
 8005f2e:	2b80      	cmp	r3, #128	; 0x80
 8005f30:	d00a      	beq.n	8005f48 <UART_SetConfig+0x1e0>
 8005f32:	2b80      	cmp	r3, #128	; 0x80
 8005f34:	d814      	bhi.n	8005f60 <UART_SetConfig+0x1f8>
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d002      	beq.n	8005f40 <UART_SetConfig+0x1d8>
 8005f3a:	2b40      	cmp	r3, #64	; 0x40
 8005f3c:	d008      	beq.n	8005f50 <UART_SetConfig+0x1e8>
 8005f3e:	e00f      	b.n	8005f60 <UART_SetConfig+0x1f8>
 8005f40:	2300      	movs	r3, #0
 8005f42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f46:	e082      	b.n	800604e <UART_SetConfig+0x2e6>
 8005f48:	2302      	movs	r3, #2
 8005f4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f4e:	e07e      	b.n	800604e <UART_SetConfig+0x2e6>
 8005f50:	2304      	movs	r3, #4
 8005f52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f56:	e07a      	b.n	800604e <UART_SetConfig+0x2e6>
 8005f58:	2308      	movs	r3, #8
 8005f5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f5e:	e076      	b.n	800604e <UART_SetConfig+0x2e6>
 8005f60:	2310      	movs	r3, #16
 8005f62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f66:	e072      	b.n	800604e <UART_SetConfig+0x2e6>
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a35      	ldr	r2, [pc, #212]	; (8006044 <UART_SetConfig+0x2dc>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d12a      	bne.n	8005fc8 <UART_SetConfig+0x260>
 8005f72:	4b30      	ldr	r3, [pc, #192]	; (8006034 <UART_SetConfig+0x2cc>)
 8005f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f7c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f80:	d01a      	beq.n	8005fb8 <UART_SetConfig+0x250>
 8005f82:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f86:	d81b      	bhi.n	8005fc0 <UART_SetConfig+0x258>
 8005f88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f8c:	d00c      	beq.n	8005fa8 <UART_SetConfig+0x240>
 8005f8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f92:	d815      	bhi.n	8005fc0 <UART_SetConfig+0x258>
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d003      	beq.n	8005fa0 <UART_SetConfig+0x238>
 8005f98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f9c:	d008      	beq.n	8005fb0 <UART_SetConfig+0x248>
 8005f9e:	e00f      	b.n	8005fc0 <UART_SetConfig+0x258>
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fa6:	e052      	b.n	800604e <UART_SetConfig+0x2e6>
 8005fa8:	2302      	movs	r3, #2
 8005faa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fae:	e04e      	b.n	800604e <UART_SetConfig+0x2e6>
 8005fb0:	2304      	movs	r3, #4
 8005fb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fb6:	e04a      	b.n	800604e <UART_SetConfig+0x2e6>
 8005fb8:	2308      	movs	r3, #8
 8005fba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fbe:	e046      	b.n	800604e <UART_SetConfig+0x2e6>
 8005fc0:	2310      	movs	r3, #16
 8005fc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fc6:	e042      	b.n	800604e <UART_SetConfig+0x2e6>
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a17      	ldr	r2, [pc, #92]	; (800602c <UART_SetConfig+0x2c4>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d13a      	bne.n	8006048 <UART_SetConfig+0x2e0>
 8005fd2:	4b18      	ldr	r3, [pc, #96]	; (8006034 <UART_SetConfig+0x2cc>)
 8005fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fd8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005fdc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005fe0:	d01a      	beq.n	8006018 <UART_SetConfig+0x2b0>
 8005fe2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005fe6:	d81b      	bhi.n	8006020 <UART_SetConfig+0x2b8>
 8005fe8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fec:	d00c      	beq.n	8006008 <UART_SetConfig+0x2a0>
 8005fee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ff2:	d815      	bhi.n	8006020 <UART_SetConfig+0x2b8>
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d003      	beq.n	8006000 <UART_SetConfig+0x298>
 8005ff8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ffc:	d008      	beq.n	8006010 <UART_SetConfig+0x2a8>
 8005ffe:	e00f      	b.n	8006020 <UART_SetConfig+0x2b8>
 8006000:	2300      	movs	r3, #0
 8006002:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006006:	e022      	b.n	800604e <UART_SetConfig+0x2e6>
 8006008:	2302      	movs	r3, #2
 800600a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800600e:	e01e      	b.n	800604e <UART_SetConfig+0x2e6>
 8006010:	2304      	movs	r3, #4
 8006012:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006016:	e01a      	b.n	800604e <UART_SetConfig+0x2e6>
 8006018:	2308      	movs	r3, #8
 800601a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800601e:	e016      	b.n	800604e <UART_SetConfig+0x2e6>
 8006020:	2310      	movs	r3, #16
 8006022:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006026:	e012      	b.n	800604e <UART_SetConfig+0x2e6>
 8006028:	efff69f3 	.word	0xefff69f3
 800602c:	40008000 	.word	0x40008000
 8006030:	40013800 	.word	0x40013800
 8006034:	40021000 	.word	0x40021000
 8006038:	40004400 	.word	0x40004400
 800603c:	40004800 	.word	0x40004800
 8006040:	40004c00 	.word	0x40004c00
 8006044:	40005000 	.word	0x40005000
 8006048:	2310      	movs	r3, #16
 800604a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a9f      	ldr	r2, [pc, #636]	; (80062d0 <UART_SetConfig+0x568>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d17a      	bne.n	800614e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006058:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800605c:	2b08      	cmp	r3, #8
 800605e:	d824      	bhi.n	80060aa <UART_SetConfig+0x342>
 8006060:	a201      	add	r2, pc, #4	; (adr r2, 8006068 <UART_SetConfig+0x300>)
 8006062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006066:	bf00      	nop
 8006068:	0800608d 	.word	0x0800608d
 800606c:	080060ab 	.word	0x080060ab
 8006070:	08006095 	.word	0x08006095
 8006074:	080060ab 	.word	0x080060ab
 8006078:	0800609b 	.word	0x0800609b
 800607c:	080060ab 	.word	0x080060ab
 8006080:	080060ab 	.word	0x080060ab
 8006084:	080060ab 	.word	0x080060ab
 8006088:	080060a3 	.word	0x080060a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800608c:	f7fe fd2e 	bl	8004aec <HAL_RCC_GetPCLK1Freq>
 8006090:	61f8      	str	r0, [r7, #28]
        break;
 8006092:	e010      	b.n	80060b6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006094:	4b8f      	ldr	r3, [pc, #572]	; (80062d4 <UART_SetConfig+0x56c>)
 8006096:	61fb      	str	r3, [r7, #28]
        break;
 8006098:	e00d      	b.n	80060b6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800609a:	f7fe fc8f 	bl	80049bc <HAL_RCC_GetSysClockFreq>
 800609e:	61f8      	str	r0, [r7, #28]
        break;
 80060a0:	e009      	b.n	80060b6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060a6:	61fb      	str	r3, [r7, #28]
        break;
 80060a8:	e005      	b.n	80060b6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80060aa:	2300      	movs	r3, #0
 80060ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80060b4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	f000 80fb 	beq.w	80062b4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	685a      	ldr	r2, [r3, #4]
 80060c2:	4613      	mov	r3, r2
 80060c4:	005b      	lsls	r3, r3, #1
 80060c6:	4413      	add	r3, r2
 80060c8:	69fa      	ldr	r2, [r7, #28]
 80060ca:	429a      	cmp	r2, r3
 80060cc:	d305      	bcc.n	80060da <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80060d4:	69fa      	ldr	r2, [r7, #28]
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d903      	bls.n	80060e2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80060e0:	e0e8      	b.n	80062b4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80060e2:	69fb      	ldr	r3, [r7, #28]
 80060e4:	2200      	movs	r2, #0
 80060e6:	461c      	mov	r4, r3
 80060e8:	4615      	mov	r5, r2
 80060ea:	f04f 0200 	mov.w	r2, #0
 80060ee:	f04f 0300 	mov.w	r3, #0
 80060f2:	022b      	lsls	r3, r5, #8
 80060f4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80060f8:	0222      	lsls	r2, r4, #8
 80060fa:	68f9      	ldr	r1, [r7, #12]
 80060fc:	6849      	ldr	r1, [r1, #4]
 80060fe:	0849      	lsrs	r1, r1, #1
 8006100:	2000      	movs	r0, #0
 8006102:	4688      	mov	r8, r1
 8006104:	4681      	mov	r9, r0
 8006106:	eb12 0a08 	adds.w	sl, r2, r8
 800610a:	eb43 0b09 	adc.w	fp, r3, r9
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	2200      	movs	r2, #0
 8006114:	603b      	str	r3, [r7, #0]
 8006116:	607a      	str	r2, [r7, #4]
 8006118:	e9d7 2300 	ldrd	r2, r3, [r7]
 800611c:	4650      	mov	r0, sl
 800611e:	4659      	mov	r1, fp
 8006120:	f7fa fd42 	bl	8000ba8 <__aeabi_uldivmod>
 8006124:	4602      	mov	r2, r0
 8006126:	460b      	mov	r3, r1
 8006128:	4613      	mov	r3, r2
 800612a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800612c:	69bb      	ldr	r3, [r7, #24]
 800612e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006132:	d308      	bcc.n	8006146 <UART_SetConfig+0x3de>
 8006134:	69bb      	ldr	r3, [r7, #24]
 8006136:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800613a:	d204      	bcs.n	8006146 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	69ba      	ldr	r2, [r7, #24]
 8006142:	60da      	str	r2, [r3, #12]
 8006144:	e0b6      	b.n	80062b4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800614c:	e0b2      	b.n	80062b4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	69db      	ldr	r3, [r3, #28]
 8006152:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006156:	d15e      	bne.n	8006216 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006158:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800615c:	2b08      	cmp	r3, #8
 800615e:	d828      	bhi.n	80061b2 <UART_SetConfig+0x44a>
 8006160:	a201      	add	r2, pc, #4	; (adr r2, 8006168 <UART_SetConfig+0x400>)
 8006162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006166:	bf00      	nop
 8006168:	0800618d 	.word	0x0800618d
 800616c:	08006195 	.word	0x08006195
 8006170:	0800619d 	.word	0x0800619d
 8006174:	080061b3 	.word	0x080061b3
 8006178:	080061a3 	.word	0x080061a3
 800617c:	080061b3 	.word	0x080061b3
 8006180:	080061b3 	.word	0x080061b3
 8006184:	080061b3 	.word	0x080061b3
 8006188:	080061ab 	.word	0x080061ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800618c:	f7fe fcae 	bl	8004aec <HAL_RCC_GetPCLK1Freq>
 8006190:	61f8      	str	r0, [r7, #28]
        break;
 8006192:	e014      	b.n	80061be <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006194:	f7fe fcc0 	bl	8004b18 <HAL_RCC_GetPCLK2Freq>
 8006198:	61f8      	str	r0, [r7, #28]
        break;
 800619a:	e010      	b.n	80061be <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800619c:	4b4d      	ldr	r3, [pc, #308]	; (80062d4 <UART_SetConfig+0x56c>)
 800619e:	61fb      	str	r3, [r7, #28]
        break;
 80061a0:	e00d      	b.n	80061be <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061a2:	f7fe fc0b 	bl	80049bc <HAL_RCC_GetSysClockFreq>
 80061a6:	61f8      	str	r0, [r7, #28]
        break;
 80061a8:	e009      	b.n	80061be <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061ae:	61fb      	str	r3, [r7, #28]
        break;
 80061b0:	e005      	b.n	80061be <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80061b2:	2300      	movs	r3, #0
 80061b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80061bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80061be:	69fb      	ldr	r3, [r7, #28]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d077      	beq.n	80062b4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	005a      	lsls	r2, r3, #1
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	085b      	lsrs	r3, r3, #1
 80061ce:	441a      	add	r2, r3
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061d8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	2b0f      	cmp	r3, #15
 80061de:	d916      	bls.n	800620e <UART_SetConfig+0x4a6>
 80061e0:	69bb      	ldr	r3, [r7, #24]
 80061e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061e6:	d212      	bcs.n	800620e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80061e8:	69bb      	ldr	r3, [r7, #24]
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	f023 030f 	bic.w	r3, r3, #15
 80061f0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80061f2:	69bb      	ldr	r3, [r7, #24]
 80061f4:	085b      	lsrs	r3, r3, #1
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	f003 0307 	and.w	r3, r3, #7
 80061fc:	b29a      	uxth	r2, r3
 80061fe:	8afb      	ldrh	r3, [r7, #22]
 8006200:	4313      	orrs	r3, r2
 8006202:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	8afa      	ldrh	r2, [r7, #22]
 800620a:	60da      	str	r2, [r3, #12]
 800620c:	e052      	b.n	80062b4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800620e:	2301      	movs	r3, #1
 8006210:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006214:	e04e      	b.n	80062b4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006216:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800621a:	2b08      	cmp	r3, #8
 800621c:	d827      	bhi.n	800626e <UART_SetConfig+0x506>
 800621e:	a201      	add	r2, pc, #4	; (adr r2, 8006224 <UART_SetConfig+0x4bc>)
 8006220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006224:	08006249 	.word	0x08006249
 8006228:	08006251 	.word	0x08006251
 800622c:	08006259 	.word	0x08006259
 8006230:	0800626f 	.word	0x0800626f
 8006234:	0800625f 	.word	0x0800625f
 8006238:	0800626f 	.word	0x0800626f
 800623c:	0800626f 	.word	0x0800626f
 8006240:	0800626f 	.word	0x0800626f
 8006244:	08006267 	.word	0x08006267
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006248:	f7fe fc50 	bl	8004aec <HAL_RCC_GetPCLK1Freq>
 800624c:	61f8      	str	r0, [r7, #28]
        break;
 800624e:	e014      	b.n	800627a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006250:	f7fe fc62 	bl	8004b18 <HAL_RCC_GetPCLK2Freq>
 8006254:	61f8      	str	r0, [r7, #28]
        break;
 8006256:	e010      	b.n	800627a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006258:	4b1e      	ldr	r3, [pc, #120]	; (80062d4 <UART_SetConfig+0x56c>)
 800625a:	61fb      	str	r3, [r7, #28]
        break;
 800625c:	e00d      	b.n	800627a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800625e:	f7fe fbad 	bl	80049bc <HAL_RCC_GetSysClockFreq>
 8006262:	61f8      	str	r0, [r7, #28]
        break;
 8006264:	e009      	b.n	800627a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006266:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800626a:	61fb      	str	r3, [r7, #28]
        break;
 800626c:	e005      	b.n	800627a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800626e:	2300      	movs	r3, #0
 8006270:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006278:	bf00      	nop
    }

    if (pclk != 0U)
 800627a:	69fb      	ldr	r3, [r7, #28]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d019      	beq.n	80062b4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	085a      	lsrs	r2, r3, #1
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	441a      	add	r2, r3
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006292:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	2b0f      	cmp	r3, #15
 8006298:	d909      	bls.n	80062ae <UART_SetConfig+0x546>
 800629a:	69bb      	ldr	r3, [r7, #24]
 800629c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062a0:	d205      	bcs.n	80062ae <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80062a2:	69bb      	ldr	r3, [r7, #24]
 80062a4:	b29a      	uxth	r2, r3
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	60da      	str	r2, [r3, #12]
 80062ac:	e002      	b.n	80062b4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2200      	movs	r2, #0
 80062be:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80062c0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3728      	adds	r7, #40	; 0x28
 80062c8:	46bd      	mov	sp, r7
 80062ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062ce:	bf00      	nop
 80062d0:	40008000 	.word	0x40008000
 80062d4:	00f42400 	.word	0x00f42400

080062d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80062d8:	b480      	push	{r7}
 80062da:	b083      	sub	sp, #12
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e4:	f003 0301 	and.w	r3, r3, #1
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d00a      	beq.n	8006302 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	430a      	orrs	r2, r1
 8006300:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006306:	f003 0302 	and.w	r3, r3, #2
 800630a:	2b00      	cmp	r3, #0
 800630c:	d00a      	beq.n	8006324 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	430a      	orrs	r2, r1
 8006322:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006328:	f003 0304 	and.w	r3, r3, #4
 800632c:	2b00      	cmp	r3, #0
 800632e:	d00a      	beq.n	8006346 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	430a      	orrs	r2, r1
 8006344:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800634a:	f003 0308 	and.w	r3, r3, #8
 800634e:	2b00      	cmp	r3, #0
 8006350:	d00a      	beq.n	8006368 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	430a      	orrs	r2, r1
 8006366:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800636c:	f003 0310 	and.w	r3, r3, #16
 8006370:	2b00      	cmp	r3, #0
 8006372:	d00a      	beq.n	800638a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	430a      	orrs	r2, r1
 8006388:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800638e:	f003 0320 	and.w	r3, r3, #32
 8006392:	2b00      	cmp	r3, #0
 8006394:	d00a      	beq.n	80063ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	430a      	orrs	r2, r1
 80063aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d01a      	beq.n	80063ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	430a      	orrs	r2, r1
 80063cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063d6:	d10a      	bne.n	80063ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	430a      	orrs	r2, r1
 80063ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d00a      	beq.n	8006410 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	430a      	orrs	r2, r1
 800640e:	605a      	str	r2, [r3, #4]
  }
}
 8006410:	bf00      	nop
 8006412:	370c      	adds	r7, #12
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr

0800641c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b086      	sub	sp, #24
 8006420:	af02      	add	r7, sp, #8
 8006422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800642c:	f7fc fb6a 	bl	8002b04 <HAL_GetTick>
 8006430:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f003 0308 	and.w	r3, r3, #8
 800643c:	2b08      	cmp	r3, #8
 800643e:	d10e      	bne.n	800645e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006440:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006444:	9300      	str	r3, [sp, #0]
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2200      	movs	r2, #0
 800644a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 f82d 	bl	80064ae <UART_WaitOnFlagUntilTimeout>
 8006454:	4603      	mov	r3, r0
 8006456:	2b00      	cmp	r3, #0
 8006458:	d001      	beq.n	800645e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800645a:	2303      	movs	r3, #3
 800645c:	e023      	b.n	80064a6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f003 0304 	and.w	r3, r3, #4
 8006468:	2b04      	cmp	r3, #4
 800646a:	d10e      	bne.n	800648a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800646c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006470:	9300      	str	r3, [sp, #0]
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2200      	movs	r2, #0
 8006476:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f000 f817 	bl	80064ae <UART_WaitOnFlagUntilTimeout>
 8006480:	4603      	mov	r3, r0
 8006482:	2b00      	cmp	r3, #0
 8006484:	d001      	beq.n	800648a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e00d      	b.n	80064a6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2220      	movs	r2, #32
 800648e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2220      	movs	r2, #32
 8006494:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80064a4:	2300      	movs	r3, #0
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	3710      	adds	r7, #16
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bd80      	pop	{r7, pc}

080064ae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80064ae:	b580      	push	{r7, lr}
 80064b0:	b09c      	sub	sp, #112	; 0x70
 80064b2:	af00      	add	r7, sp, #0
 80064b4:	60f8      	str	r0, [r7, #12]
 80064b6:	60b9      	str	r1, [r7, #8]
 80064b8:	603b      	str	r3, [r7, #0]
 80064ba:	4613      	mov	r3, r2
 80064bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064be:	e0a5      	b.n	800660c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80064c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064c6:	f000 80a1 	beq.w	800660c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064ca:	f7fc fb1b 	bl	8002b04 <HAL_GetTick>
 80064ce:	4602      	mov	r2, r0
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	1ad3      	subs	r3, r2, r3
 80064d4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80064d6:	429a      	cmp	r2, r3
 80064d8:	d302      	bcc.n	80064e0 <UART_WaitOnFlagUntilTimeout+0x32>
 80064da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d13e      	bne.n	800655e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064e8:	e853 3f00 	ldrex	r3, [r3]
 80064ec:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80064ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064f0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80064f4:	667b      	str	r3, [r7, #100]	; 0x64
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	461a      	mov	r2, r3
 80064fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80064fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006500:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006502:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006504:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006506:	e841 2300 	strex	r3, r2, [r1]
 800650a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800650c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800650e:	2b00      	cmp	r3, #0
 8006510:	d1e6      	bne.n	80064e0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	3308      	adds	r3, #8
 8006518:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800651a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800651c:	e853 3f00 	ldrex	r3, [r3]
 8006520:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006524:	f023 0301 	bic.w	r3, r3, #1
 8006528:	663b      	str	r3, [r7, #96]	; 0x60
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	3308      	adds	r3, #8
 8006530:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006532:	64ba      	str	r2, [r7, #72]	; 0x48
 8006534:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006536:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006538:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800653a:	e841 2300 	strex	r3, r2, [r1]
 800653e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006540:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006542:	2b00      	cmp	r3, #0
 8006544:	d1e5      	bne.n	8006512 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2220      	movs	r2, #32
 800654a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2220      	movs	r2, #32
 8006550:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2200      	movs	r2, #0
 8006556:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800655a:	2303      	movs	r3, #3
 800655c:	e067      	b.n	800662e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f003 0304 	and.w	r3, r3, #4
 8006568:	2b00      	cmp	r3, #0
 800656a:	d04f      	beq.n	800660c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	69db      	ldr	r3, [r3, #28]
 8006572:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006576:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800657a:	d147      	bne.n	800660c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006584:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800658e:	e853 3f00 	ldrex	r3, [r3]
 8006592:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006596:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800659a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	461a      	mov	r2, r3
 80065a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065a4:	637b      	str	r3, [r7, #52]	; 0x34
 80065a6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80065aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80065ac:	e841 2300 	strex	r3, r2, [r1]
 80065b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80065b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d1e6      	bne.n	8006586 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	3308      	adds	r3, #8
 80065be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	e853 3f00 	ldrex	r3, [r3]
 80065c6:	613b      	str	r3, [r7, #16]
   return(result);
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	f023 0301 	bic.w	r3, r3, #1
 80065ce:	66bb      	str	r3, [r7, #104]	; 0x68
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	3308      	adds	r3, #8
 80065d6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80065d8:	623a      	str	r2, [r7, #32]
 80065da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065dc:	69f9      	ldr	r1, [r7, #28]
 80065de:	6a3a      	ldr	r2, [r7, #32]
 80065e0:	e841 2300 	strex	r3, r2, [r1]
 80065e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80065e6:	69bb      	ldr	r3, [r7, #24]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d1e5      	bne.n	80065b8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2220      	movs	r2, #32
 80065f0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2220      	movs	r2, #32
 80065f6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2220      	movs	r2, #32
 80065fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2200      	movs	r2, #0
 8006604:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006608:	2303      	movs	r3, #3
 800660a:	e010      	b.n	800662e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	69da      	ldr	r2, [r3, #28]
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	4013      	ands	r3, r2
 8006616:	68ba      	ldr	r2, [r7, #8]
 8006618:	429a      	cmp	r2, r3
 800661a:	bf0c      	ite	eq
 800661c:	2301      	moveq	r3, #1
 800661e:	2300      	movne	r3, #0
 8006620:	b2db      	uxtb	r3, r3
 8006622:	461a      	mov	r2, r3
 8006624:	79fb      	ldrb	r3, [r7, #7]
 8006626:	429a      	cmp	r2, r3
 8006628:	f43f af4a 	beq.w	80064c0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800662c:	2300      	movs	r3, #0
}
 800662e:	4618      	mov	r0, r3
 8006630:	3770      	adds	r7, #112	; 0x70
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}

08006636 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006636:	b480      	push	{r7}
 8006638:	b085      	sub	sp, #20
 800663a:	af00      	add	r7, sp, #0
 800663c:	4603      	mov	r3, r0
 800663e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006640:	2300      	movs	r3, #0
 8006642:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006644:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006648:	2b84      	cmp	r3, #132	; 0x84
 800664a:	d005      	beq.n	8006658 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800664c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	4413      	add	r3, r2
 8006654:	3303      	adds	r3, #3
 8006656:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006658:	68fb      	ldr	r3, [r7, #12]
}
 800665a:	4618      	mov	r0, r3
 800665c:	3714      	adds	r7, #20
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr

08006666 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006666:	b580      	push	{r7, lr}
 8006668:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800666a:	f000 fcf3 	bl	8007054 <vTaskStartScheduler>
  
  return osOK;
 800666e:	2300      	movs	r3, #0
}
 8006670:	4618      	mov	r0, r3
 8006672:	bd80      	pop	{r7, pc}

08006674 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006674:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006676:	b089      	sub	sp, #36	; 0x24
 8006678:	af04      	add	r7, sp, #16
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	695b      	ldr	r3, [r3, #20]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d020      	beq.n	80066c8 <osThreadCreate+0x54>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	699b      	ldr	r3, [r3, #24]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d01c      	beq.n	80066c8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	685c      	ldr	r4, [r3, #4]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681d      	ldr	r5, [r3, #0]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	691e      	ldr	r6, [r3, #16]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80066a0:	4618      	mov	r0, r3
 80066a2:	f7ff ffc8 	bl	8006636 <makeFreeRtosPriority>
 80066a6:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	695b      	ldr	r3, [r3, #20]
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80066b0:	9202      	str	r2, [sp, #8]
 80066b2:	9301      	str	r3, [sp, #4]
 80066b4:	9100      	str	r1, [sp, #0]
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	4632      	mov	r2, r6
 80066ba:	4629      	mov	r1, r5
 80066bc:	4620      	mov	r0, r4
 80066be:	f000 f8d9 	bl	8006874 <xTaskCreateStatic>
 80066c2:	4603      	mov	r3, r0
 80066c4:	60fb      	str	r3, [r7, #12]
 80066c6:	e01c      	b.n	8006702 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	685c      	ldr	r4, [r3, #4]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80066d4:	b29e      	uxth	r6, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80066dc:	4618      	mov	r0, r3
 80066de:	f7ff ffaa 	bl	8006636 <makeFreeRtosPriority>
 80066e2:	4602      	mov	r2, r0
 80066e4:	f107 030c 	add.w	r3, r7, #12
 80066e8:	9301      	str	r3, [sp, #4]
 80066ea:	9200      	str	r2, [sp, #0]
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	4632      	mov	r2, r6
 80066f0:	4629      	mov	r1, r5
 80066f2:	4620      	mov	r0, r4
 80066f4:	f000 f91b 	bl	800692e <xTaskCreate>
 80066f8:	4603      	mov	r3, r0
 80066fa:	2b01      	cmp	r3, #1
 80066fc:	d001      	beq.n	8006702 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80066fe:	2300      	movs	r3, #0
 8006700:	e000      	b.n	8006704 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006702:	68fb      	ldr	r3, [r7, #12]
}
 8006704:	4618      	mov	r0, r3
 8006706:	3714      	adds	r7, #20
 8006708:	46bd      	mov	sp, r7
 800670a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800670c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800670c:	b480      	push	{r7}
 800670e:	b083      	sub	sp, #12
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	f103 0208 	add.w	r2, r3, #8
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f04f 32ff 	mov.w	r2, #4294967295
 8006724:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f103 0208 	add.w	r2, r3, #8
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	f103 0208 	add.w	r2, r3, #8
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2200      	movs	r2, #0
 800673e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006740:	bf00      	nop
 8006742:	370c      	adds	r7, #12
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr

0800674c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800674c:	b480      	push	{r7}
 800674e:	b083      	sub	sp, #12
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2200      	movs	r2, #0
 8006758:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800675a:	bf00      	nop
 800675c:	370c      	adds	r7, #12
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr

08006766 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006766:	b480      	push	{r7}
 8006768:	b085      	sub	sp, #20
 800676a:	af00      	add	r7, sp, #0
 800676c:	6078      	str	r0, [r7, #4]
 800676e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	68fa      	ldr	r2, [r7, #12]
 800677a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	689a      	ldr	r2, [r3, #8]
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	689b      	ldr	r3, [r3, #8]
 8006788:	683a      	ldr	r2, [r7, #0]
 800678a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	683a      	ldr	r2, [r7, #0]
 8006790:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	687a      	ldr	r2, [r7, #4]
 8006796:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	1c5a      	adds	r2, r3, #1
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	601a      	str	r2, [r3, #0]
}
 80067a2:	bf00      	nop
 80067a4:	3714      	adds	r7, #20
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr

080067ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80067ae:	b480      	push	{r7}
 80067b0:	b085      	sub	sp, #20
 80067b2:	af00      	add	r7, sp, #0
 80067b4:	6078      	str	r0, [r7, #4]
 80067b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067c4:	d103      	bne.n	80067ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	691b      	ldr	r3, [r3, #16]
 80067ca:	60fb      	str	r3, [r7, #12]
 80067cc:	e00c      	b.n	80067e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	3308      	adds	r3, #8
 80067d2:	60fb      	str	r3, [r7, #12]
 80067d4:	e002      	b.n	80067dc <vListInsert+0x2e>
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	60fb      	str	r3, [r7, #12]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	68ba      	ldr	r2, [r7, #8]
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d2f6      	bcs.n	80067d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	685a      	ldr	r2, [r3, #4]
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	683a      	ldr	r2, [r7, #0]
 80067f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	68fa      	ldr	r2, [r7, #12]
 80067fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	683a      	ldr	r2, [r7, #0]
 8006802:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	687a      	ldr	r2, [r7, #4]
 8006808:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	1c5a      	adds	r2, r3, #1
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	601a      	str	r2, [r3, #0]
}
 8006814:	bf00      	nop
 8006816:	3714      	adds	r7, #20
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr

08006820 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006820:	b480      	push	{r7}
 8006822:	b085      	sub	sp, #20
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	691b      	ldr	r3, [r3, #16]
 800682c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	6892      	ldr	r2, [r2, #8]
 8006836:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	687a      	ldr	r2, [r7, #4]
 800683e:	6852      	ldr	r2, [r2, #4]
 8006840:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	429a      	cmp	r2, r3
 800684a:	d103      	bne.n	8006854 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	689a      	ldr	r2, [r3, #8]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	1e5a      	subs	r2, r3, #1
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
}
 8006868:	4618      	mov	r0, r3
 800686a:	3714      	adds	r7, #20
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006874:	b580      	push	{r7, lr}
 8006876:	b08e      	sub	sp, #56	; 0x38
 8006878:	af04      	add	r7, sp, #16
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	607a      	str	r2, [r7, #4]
 8006880:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006884:	2b00      	cmp	r3, #0
 8006886:	d10a      	bne.n	800689e <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800688c:	f383 8811 	msr	BASEPRI, r3
 8006890:	f3bf 8f6f 	isb	sy
 8006894:	f3bf 8f4f 	dsb	sy
 8006898:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800689a:	bf00      	nop
 800689c:	e7fe      	b.n	800689c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800689e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d10a      	bne.n	80068ba <xTaskCreateStatic+0x46>
	__asm volatile
 80068a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a8:	f383 8811 	msr	BASEPRI, r3
 80068ac:	f3bf 8f6f 	isb	sy
 80068b0:	f3bf 8f4f 	dsb	sy
 80068b4:	61fb      	str	r3, [r7, #28]
}
 80068b6:	bf00      	nop
 80068b8:	e7fe      	b.n	80068b8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80068ba:	23b4      	movs	r3, #180	; 0xb4
 80068bc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	2bb4      	cmp	r3, #180	; 0xb4
 80068c2:	d00a      	beq.n	80068da <xTaskCreateStatic+0x66>
	__asm volatile
 80068c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c8:	f383 8811 	msr	BASEPRI, r3
 80068cc:	f3bf 8f6f 	isb	sy
 80068d0:	f3bf 8f4f 	dsb	sy
 80068d4:	61bb      	str	r3, [r7, #24]
}
 80068d6:	bf00      	nop
 80068d8:	e7fe      	b.n	80068d8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80068da:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80068dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d01e      	beq.n	8006920 <xTaskCreateStatic+0xac>
 80068e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d01b      	beq.n	8006920 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80068e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068ea:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80068ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80068f0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80068f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f4:	2202      	movs	r2, #2
 80068f6:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80068fa:	2300      	movs	r3, #0
 80068fc:	9303      	str	r3, [sp, #12]
 80068fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006900:	9302      	str	r3, [sp, #8]
 8006902:	f107 0314 	add.w	r3, r7, #20
 8006906:	9301      	str	r3, [sp, #4]
 8006908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800690a:	9300      	str	r3, [sp, #0]
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	687a      	ldr	r2, [r7, #4]
 8006910:	68b9      	ldr	r1, [r7, #8]
 8006912:	68f8      	ldr	r0, [r7, #12]
 8006914:	f000 f850 	bl	80069b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006918:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800691a:	f000 f8eb 	bl	8006af4 <prvAddNewTaskToReadyList>
 800691e:	e001      	b.n	8006924 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006920:	2300      	movs	r3, #0
 8006922:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006924:	697b      	ldr	r3, [r7, #20]
	}
 8006926:	4618      	mov	r0, r3
 8006928:	3728      	adds	r7, #40	; 0x28
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}

0800692e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800692e:	b580      	push	{r7, lr}
 8006930:	b08c      	sub	sp, #48	; 0x30
 8006932:	af04      	add	r7, sp, #16
 8006934:	60f8      	str	r0, [r7, #12]
 8006936:	60b9      	str	r1, [r7, #8]
 8006938:	603b      	str	r3, [r7, #0]
 800693a:	4613      	mov	r3, r2
 800693c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800693e:	88fb      	ldrh	r3, [r7, #6]
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	4618      	mov	r0, r3
 8006944:	f001 f950 	bl	8007be8 <pvPortMalloc>
 8006948:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d00e      	beq.n	800696e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006950:	20b4      	movs	r0, #180	; 0xb4
 8006952:	f001 f949 	bl	8007be8 <pvPortMalloc>
 8006956:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006958:	69fb      	ldr	r3, [r7, #28]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d003      	beq.n	8006966 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800695e:	69fb      	ldr	r3, [r7, #28]
 8006960:	697a      	ldr	r2, [r7, #20]
 8006962:	631a      	str	r2, [r3, #48]	; 0x30
 8006964:	e005      	b.n	8006972 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006966:	6978      	ldr	r0, [r7, #20]
 8006968:	f001 fa0a 	bl	8007d80 <vPortFree>
 800696c:	e001      	b.n	8006972 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800696e:	2300      	movs	r3, #0
 8006970:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006972:	69fb      	ldr	r3, [r7, #28]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d017      	beq.n	80069a8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006978:	69fb      	ldr	r3, [r7, #28]
 800697a:	2200      	movs	r2, #0
 800697c:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006980:	88fa      	ldrh	r2, [r7, #6]
 8006982:	2300      	movs	r3, #0
 8006984:	9303      	str	r3, [sp, #12]
 8006986:	69fb      	ldr	r3, [r7, #28]
 8006988:	9302      	str	r3, [sp, #8]
 800698a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800698c:	9301      	str	r3, [sp, #4]
 800698e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006990:	9300      	str	r3, [sp, #0]
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	68b9      	ldr	r1, [r7, #8]
 8006996:	68f8      	ldr	r0, [r7, #12]
 8006998:	f000 f80e 	bl	80069b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800699c:	69f8      	ldr	r0, [r7, #28]
 800699e:	f000 f8a9 	bl	8006af4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80069a2:	2301      	movs	r3, #1
 80069a4:	61bb      	str	r3, [r7, #24]
 80069a6:	e002      	b.n	80069ae <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80069a8:	f04f 33ff 	mov.w	r3, #4294967295
 80069ac:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80069ae:	69bb      	ldr	r3, [r7, #24]
	}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3720      	adds	r7, #32
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b088      	sub	sp, #32
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	607a      	str	r2, [r7, #4]
 80069c4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80069c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80069d0:	3b01      	subs	r3, #1
 80069d2:	009b      	lsls	r3, r3, #2
 80069d4:	4413      	add	r3, r2
 80069d6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80069d8:	69bb      	ldr	r3, [r7, #24]
 80069da:	f023 0307 	bic.w	r3, r3, #7
 80069de:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80069e0:	69bb      	ldr	r3, [r7, #24]
 80069e2:	f003 0307 	and.w	r3, r3, #7
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d00a      	beq.n	8006a00 <prvInitialiseNewTask+0x48>
	__asm volatile
 80069ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ee:	f383 8811 	msr	BASEPRI, r3
 80069f2:	f3bf 8f6f 	isb	sy
 80069f6:	f3bf 8f4f 	dsb	sy
 80069fa:	617b      	str	r3, [r7, #20]
}
 80069fc:	bf00      	nop
 80069fe:	e7fe      	b.n	80069fe <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d01f      	beq.n	8006a46 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a06:	2300      	movs	r3, #0
 8006a08:	61fb      	str	r3, [r7, #28]
 8006a0a:	e012      	b.n	8006a32 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006a0c:	68ba      	ldr	r2, [r7, #8]
 8006a0e:	69fb      	ldr	r3, [r7, #28]
 8006a10:	4413      	add	r3, r2
 8006a12:	7819      	ldrb	r1, [r3, #0]
 8006a14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a16:	69fb      	ldr	r3, [r7, #28]
 8006a18:	4413      	add	r3, r2
 8006a1a:	3334      	adds	r3, #52	; 0x34
 8006a1c:	460a      	mov	r2, r1
 8006a1e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006a20:	68ba      	ldr	r2, [r7, #8]
 8006a22:	69fb      	ldr	r3, [r7, #28]
 8006a24:	4413      	add	r3, r2
 8006a26:	781b      	ldrb	r3, [r3, #0]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d006      	beq.n	8006a3a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	3301      	adds	r3, #1
 8006a30:	61fb      	str	r3, [r7, #28]
 8006a32:	69fb      	ldr	r3, [r7, #28]
 8006a34:	2b0f      	cmp	r3, #15
 8006a36:	d9e9      	bls.n	8006a0c <prvInitialiseNewTask+0x54>
 8006a38:	e000      	b.n	8006a3c <prvInitialiseNewTask+0x84>
			{
				break;
 8006a3a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a44:	e003      	b.n	8006a4e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a50:	2b06      	cmp	r3, #6
 8006a52:	d901      	bls.n	8006a58 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006a54:	2306      	movs	r3, #6
 8006a56:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a5c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a62:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a66:	2200      	movs	r2, #0
 8006a68:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a6c:	3304      	adds	r3, #4
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f7ff fe6c 	bl	800674c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a76:	3318      	adds	r3, #24
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f7ff fe67 	bl	800674c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a82:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a86:	f1c3 0207 	rsb	r2, r3, #7
 8006a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a8c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a92:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006a94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a96:	2200      	movs	r2, #0
 8006a98:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006a9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa6:	334c      	adds	r3, #76	; 0x4c
 8006aa8:	2260      	movs	r2, #96	; 0x60
 8006aaa:	2100      	movs	r1, #0
 8006aac:	4618      	mov	r0, r3
 8006aae:	f001 fbb6 	bl	800821e <memset>
 8006ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab4:	4a0c      	ldr	r2, [pc, #48]	; (8006ae8 <prvInitialiseNewTask+0x130>)
 8006ab6:	651a      	str	r2, [r3, #80]	; 0x50
 8006ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aba:	4a0c      	ldr	r2, [pc, #48]	; (8006aec <prvInitialiseNewTask+0x134>)
 8006abc:	655a      	str	r2, [r3, #84]	; 0x54
 8006abe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ac0:	4a0b      	ldr	r2, [pc, #44]	; (8006af0 <prvInitialiseNewTask+0x138>)
 8006ac2:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006ac4:	683a      	ldr	r2, [r7, #0]
 8006ac6:	68f9      	ldr	r1, [r7, #12]
 8006ac8:	69b8      	ldr	r0, [r7, #24]
 8006aca:	f000 fe41 	bl	8007750 <pxPortInitialiseStack>
 8006ace:	4602      	mov	r2, r0
 8006ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ad2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d002      	beq.n	8006ae0 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006adc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ade:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ae0:	bf00      	nop
 8006ae2:	3720      	adds	r7, #32
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}
 8006ae8:	0800b004 	.word	0x0800b004
 8006aec:	0800b024 	.word	0x0800b024
 8006af0:	0800afe4 	.word	0x0800afe4

08006af4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b082      	sub	sp, #8
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006afc:	f000 ff52 	bl	80079a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006b00:	4b2a      	ldr	r3, [pc, #168]	; (8006bac <prvAddNewTaskToReadyList+0xb8>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	3301      	adds	r3, #1
 8006b06:	4a29      	ldr	r2, [pc, #164]	; (8006bac <prvAddNewTaskToReadyList+0xb8>)
 8006b08:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006b0a:	4b29      	ldr	r3, [pc, #164]	; (8006bb0 <prvAddNewTaskToReadyList+0xbc>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d109      	bne.n	8006b26 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006b12:	4a27      	ldr	r2, [pc, #156]	; (8006bb0 <prvAddNewTaskToReadyList+0xbc>)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006b18:	4b24      	ldr	r3, [pc, #144]	; (8006bac <prvAddNewTaskToReadyList+0xb8>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d110      	bne.n	8006b42 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006b20:	f000 fcee 	bl	8007500 <prvInitialiseTaskLists>
 8006b24:	e00d      	b.n	8006b42 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006b26:	4b23      	ldr	r3, [pc, #140]	; (8006bb4 <prvAddNewTaskToReadyList+0xc0>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d109      	bne.n	8006b42 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006b2e:	4b20      	ldr	r3, [pc, #128]	; (8006bb0 <prvAddNewTaskToReadyList+0xbc>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	d802      	bhi.n	8006b42 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006b3c:	4a1c      	ldr	r2, [pc, #112]	; (8006bb0 <prvAddNewTaskToReadyList+0xbc>)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006b42:	4b1d      	ldr	r3, [pc, #116]	; (8006bb8 <prvAddNewTaskToReadyList+0xc4>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	3301      	adds	r3, #1
 8006b48:	4a1b      	ldr	r2, [pc, #108]	; (8006bb8 <prvAddNewTaskToReadyList+0xc4>)
 8006b4a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b50:	2201      	movs	r2, #1
 8006b52:	409a      	lsls	r2, r3
 8006b54:	4b19      	ldr	r3, [pc, #100]	; (8006bbc <prvAddNewTaskToReadyList+0xc8>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	4a18      	ldr	r2, [pc, #96]	; (8006bbc <prvAddNewTaskToReadyList+0xc8>)
 8006b5c:	6013      	str	r3, [r2, #0]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b62:	4613      	mov	r3, r2
 8006b64:	009b      	lsls	r3, r3, #2
 8006b66:	4413      	add	r3, r2
 8006b68:	009b      	lsls	r3, r3, #2
 8006b6a:	4a15      	ldr	r2, [pc, #84]	; (8006bc0 <prvAddNewTaskToReadyList+0xcc>)
 8006b6c:	441a      	add	r2, r3
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	3304      	adds	r3, #4
 8006b72:	4619      	mov	r1, r3
 8006b74:	4610      	mov	r0, r2
 8006b76:	f7ff fdf6 	bl	8006766 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006b7a:	f000 ff43 	bl	8007a04 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006b7e:	4b0d      	ldr	r3, [pc, #52]	; (8006bb4 <prvAddNewTaskToReadyList+0xc0>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d00e      	beq.n	8006ba4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006b86:	4b0a      	ldr	r3, [pc, #40]	; (8006bb0 <prvAddNewTaskToReadyList+0xbc>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d207      	bcs.n	8006ba4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006b94:	4b0b      	ldr	r3, [pc, #44]	; (8006bc4 <prvAddNewTaskToReadyList+0xd0>)
 8006b96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b9a:	601a      	str	r2, [r3, #0]
 8006b9c:	f3bf 8f4f 	dsb	sy
 8006ba0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ba4:	bf00      	nop
 8006ba6:	3708      	adds	r7, #8
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}
 8006bac:	20000828 	.word	0x20000828
 8006bb0:	20000728 	.word	0x20000728
 8006bb4:	20000834 	.word	0x20000834
 8006bb8:	20000844 	.word	0x20000844
 8006bbc:	20000830 	.word	0x20000830
 8006bc0:	2000072c 	.word	0x2000072c
 8006bc4:	e000ed04 	.word	0xe000ed04

08006bc8 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b08a      	sub	sp, #40	; 0x28
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
 8006bd0:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d10a      	bne.n	8006bf2 <vTaskDelayUntil+0x2a>
	__asm volatile
 8006bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006be0:	f383 8811 	msr	BASEPRI, r3
 8006be4:	f3bf 8f6f 	isb	sy
 8006be8:	f3bf 8f4f 	dsb	sy
 8006bec:	617b      	str	r3, [r7, #20]
}
 8006bee:	bf00      	nop
 8006bf0:	e7fe      	b.n	8006bf0 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d10a      	bne.n	8006c0e <vTaskDelayUntil+0x46>
	__asm volatile
 8006bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bfc:	f383 8811 	msr	BASEPRI, r3
 8006c00:	f3bf 8f6f 	isb	sy
 8006c04:	f3bf 8f4f 	dsb	sy
 8006c08:	613b      	str	r3, [r7, #16]
}
 8006c0a:	bf00      	nop
 8006c0c:	e7fe      	b.n	8006c0c <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8006c0e:	4b2a      	ldr	r3, [pc, #168]	; (8006cb8 <vTaskDelayUntil+0xf0>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d00a      	beq.n	8006c2c <vTaskDelayUntil+0x64>
	__asm volatile
 8006c16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c1a:	f383 8811 	msr	BASEPRI, r3
 8006c1e:	f3bf 8f6f 	isb	sy
 8006c22:	f3bf 8f4f 	dsb	sy
 8006c26:	60fb      	str	r3, [r7, #12]
}
 8006c28:	bf00      	nop
 8006c2a:	e7fe      	b.n	8006c2a <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8006c2c:	f000 fa7c 	bl	8007128 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8006c30:	4b22      	ldr	r3, [pc, #136]	; (8006cbc <vTaskDelayUntil+0xf4>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	683a      	ldr	r2, [r7, #0]
 8006c3c:	4413      	add	r3, r2
 8006c3e:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	6a3a      	ldr	r2, [r7, #32]
 8006c46:	429a      	cmp	r2, r3
 8006c48:	d20b      	bcs.n	8006c62 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	69fa      	ldr	r2, [r7, #28]
 8006c50:	429a      	cmp	r2, r3
 8006c52:	d211      	bcs.n	8006c78 <vTaskDelayUntil+0xb0>
 8006c54:	69fa      	ldr	r2, [r7, #28]
 8006c56:	6a3b      	ldr	r3, [r7, #32]
 8006c58:	429a      	cmp	r2, r3
 8006c5a:	d90d      	bls.n	8006c78 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	627b      	str	r3, [r7, #36]	; 0x24
 8006c60:	e00a      	b.n	8006c78 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	69fa      	ldr	r2, [r7, #28]
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d303      	bcc.n	8006c74 <vTaskDelayUntil+0xac>
 8006c6c:	69fa      	ldr	r2, [r7, #28]
 8006c6e:	6a3b      	ldr	r3, [r7, #32]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d901      	bls.n	8006c78 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8006c74:	2301      	movs	r3, #1
 8006c76:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	69fa      	ldr	r2, [r7, #28]
 8006c7c:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8006c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d006      	beq.n	8006c92 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006c84:	69fa      	ldr	r2, [r7, #28]
 8006c86:	6a3b      	ldr	r3, [r7, #32]
 8006c88:	1ad3      	subs	r3, r2, r3
 8006c8a:	2100      	movs	r1, #0
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f000 fcf9 	bl	8007684 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8006c92:	f000 fa57 	bl	8007144 <xTaskResumeAll>
 8006c96:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006c98:	69bb      	ldr	r3, [r7, #24]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d107      	bne.n	8006cae <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8006c9e:	4b08      	ldr	r3, [pc, #32]	; (8006cc0 <vTaskDelayUntil+0xf8>)
 8006ca0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ca4:	601a      	str	r2, [r3, #0]
 8006ca6:	f3bf 8f4f 	dsb	sy
 8006caa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006cae:	bf00      	nop
 8006cb0:	3728      	adds	r7, #40	; 0x28
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	20000850 	.word	0x20000850
 8006cbc:	2000082c 	.word	0x2000082c
 8006cc0:	e000ed04 	.word	0xe000ed04

08006cc4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d017      	beq.n	8006d06 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006cd6:	4b13      	ldr	r3, [pc, #76]	; (8006d24 <vTaskDelay+0x60>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d00a      	beq.n	8006cf4 <vTaskDelay+0x30>
	__asm volatile
 8006cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ce2:	f383 8811 	msr	BASEPRI, r3
 8006ce6:	f3bf 8f6f 	isb	sy
 8006cea:	f3bf 8f4f 	dsb	sy
 8006cee:	60bb      	str	r3, [r7, #8]
}
 8006cf0:	bf00      	nop
 8006cf2:	e7fe      	b.n	8006cf2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006cf4:	f000 fa18 	bl	8007128 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006cf8:	2100      	movs	r1, #0
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f000 fcc2 	bl	8007684 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006d00:	f000 fa20 	bl	8007144 <xTaskResumeAll>
 8006d04:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d107      	bne.n	8006d1c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006d0c:	4b06      	ldr	r3, [pc, #24]	; (8006d28 <vTaskDelay+0x64>)
 8006d0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d12:	601a      	str	r2, [r3, #0]
 8006d14:	f3bf 8f4f 	dsb	sy
 8006d18:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006d1c:	bf00      	nop
 8006d1e:	3710      	adds	r7, #16
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}
 8006d24:	20000850 	.word	0x20000850
 8006d28:	e000ed04 	.word	0xe000ed04

08006d2c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b084      	sub	sp, #16
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006d34:	f000 fe36 	bl	80079a4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d102      	bne.n	8006d44 <vTaskSuspend+0x18>
 8006d3e:	4b3c      	ldr	r3, [pc, #240]	; (8006e30 <vTaskSuspend+0x104>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	e000      	b.n	8006d46 <vTaskSuspend+0x1a>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	3304      	adds	r3, #4
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f7ff fd67 	bl	8006820 <uxListRemove>
 8006d52:	4603      	mov	r3, r0
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d115      	bne.n	8006d84 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d5c:	4935      	ldr	r1, [pc, #212]	; (8006e34 <vTaskSuspend+0x108>)
 8006d5e:	4613      	mov	r3, r2
 8006d60:	009b      	lsls	r3, r3, #2
 8006d62:	4413      	add	r3, r2
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	440b      	add	r3, r1
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d10a      	bne.n	8006d84 <vTaskSuspend+0x58>
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d72:	2201      	movs	r2, #1
 8006d74:	fa02 f303 	lsl.w	r3, r2, r3
 8006d78:	43da      	mvns	r2, r3
 8006d7a:	4b2f      	ldr	r3, [pc, #188]	; (8006e38 <vTaskSuspend+0x10c>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4013      	ands	r3, r2
 8006d80:	4a2d      	ldr	r2, [pc, #180]	; (8006e38 <vTaskSuspend+0x10c>)
 8006d82:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d004      	beq.n	8006d96 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	3318      	adds	r3, #24
 8006d90:	4618      	mov	r0, r3
 8006d92:	f7ff fd45 	bl	8006820 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	3304      	adds	r3, #4
 8006d9a:	4619      	mov	r1, r3
 8006d9c:	4827      	ldr	r0, [pc, #156]	; (8006e3c <vTaskSuspend+0x110>)
 8006d9e:	f7ff fce2 	bl	8006766 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	2b01      	cmp	r3, #1
 8006dac:	d103      	bne.n	8006db6 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2200      	movs	r2, #0
 8006db2:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8006db6:	f000 fe25 	bl	8007a04 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8006dba:	4b21      	ldr	r3, [pc, #132]	; (8006e40 <vTaskSuspend+0x114>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d005      	beq.n	8006dce <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8006dc2:	f000 fdef 	bl	80079a4 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8006dc6:	f000 fc3d 	bl	8007644 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8006dca:	f000 fe1b 	bl	8007a04 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8006dce:	4b18      	ldr	r3, [pc, #96]	; (8006e30 <vTaskSuspend+0x104>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	68fa      	ldr	r2, [r7, #12]
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d127      	bne.n	8006e28 <vTaskSuspend+0xfc>
		{
			if( xSchedulerRunning != pdFALSE )
 8006dd8:	4b19      	ldr	r3, [pc, #100]	; (8006e40 <vTaskSuspend+0x114>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d017      	beq.n	8006e10 <vTaskSuspend+0xe4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8006de0:	4b18      	ldr	r3, [pc, #96]	; (8006e44 <vTaskSuspend+0x118>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d00a      	beq.n	8006dfe <vTaskSuspend+0xd2>
	__asm volatile
 8006de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dec:	f383 8811 	msr	BASEPRI, r3
 8006df0:	f3bf 8f6f 	isb	sy
 8006df4:	f3bf 8f4f 	dsb	sy
 8006df8:	60bb      	str	r3, [r7, #8]
}
 8006dfa:	bf00      	nop
 8006dfc:	e7fe      	b.n	8006dfc <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 8006dfe:	4b12      	ldr	r3, [pc, #72]	; (8006e48 <vTaskSuspend+0x11c>)
 8006e00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e04:	601a      	str	r2, [r3, #0]
 8006e06:	f3bf 8f4f 	dsb	sy
 8006e0a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006e0e:	e00b      	b.n	8006e28 <vTaskSuspend+0xfc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8006e10:	4b0a      	ldr	r3, [pc, #40]	; (8006e3c <vTaskSuspend+0x110>)
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	4b0d      	ldr	r3, [pc, #52]	; (8006e4c <vTaskSuspend+0x120>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	429a      	cmp	r2, r3
 8006e1a:	d103      	bne.n	8006e24 <vTaskSuspend+0xf8>
					pxCurrentTCB = NULL;
 8006e1c:	4b04      	ldr	r3, [pc, #16]	; (8006e30 <vTaskSuspend+0x104>)
 8006e1e:	2200      	movs	r2, #0
 8006e20:	601a      	str	r2, [r3, #0]
	}
 8006e22:	e001      	b.n	8006e28 <vTaskSuspend+0xfc>
					vTaskSwitchContext();
 8006e24:	f000 faf2 	bl	800740c <vTaskSwitchContext>
	}
 8006e28:	bf00      	nop
 8006e2a:	3710      	adds	r7, #16
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}
 8006e30:	20000728 	.word	0x20000728
 8006e34:	2000072c 	.word	0x2000072c
 8006e38:	20000830 	.word	0x20000830
 8006e3c:	20000814 	.word	0x20000814
 8006e40:	20000834 	.word	0x20000834
 8006e44:	20000850 	.word	0x20000850
 8006e48:	e000ed04 	.word	0xe000ed04
 8006e4c:	20000828 	.word	0x20000828

08006e50 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8006e50:	b480      	push	{r7}
 8006e52:	b087      	sub	sp, #28
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d10a      	bne.n	8006e7c <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 8006e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e6a:	f383 8811 	msr	BASEPRI, r3
 8006e6e:	f3bf 8f6f 	isb	sy
 8006e72:	f3bf 8f4f 	dsb	sy
 8006e76:	60fb      	str	r3, [r7, #12]
}
 8006e78:	bf00      	nop
 8006e7a:	e7fe      	b.n	8006e7a <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006e7c:	693b      	ldr	r3, [r7, #16]
 8006e7e:	695b      	ldr	r3, [r3, #20]
 8006e80:	4a0a      	ldr	r2, [pc, #40]	; (8006eac <prvTaskIsTaskSuspended+0x5c>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d10a      	bne.n	8006e9c <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8006e86:	693b      	ldr	r3, [r7, #16]
 8006e88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e8a:	4a09      	ldr	r2, [pc, #36]	; (8006eb0 <prvTaskIsTaskSuspended+0x60>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d005      	beq.n	8006e9c <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8006e90:	693b      	ldr	r3, [r7, #16]
 8006e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d101      	bne.n	8006e9c <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006e9c:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	371c      	adds	r7, #28
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr
 8006eaa:	bf00      	nop
 8006eac:	20000814 	.word	0x20000814
 8006eb0:	200007e8 	.word	0x200007e8

08006eb4 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b084      	sub	sp, #16
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d10a      	bne.n	8006edc <vTaskResume+0x28>
	__asm volatile
 8006ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eca:	f383 8811 	msr	BASEPRI, r3
 8006ece:	f3bf 8f6f 	isb	sy
 8006ed2:	f3bf 8f4f 	dsb	sy
 8006ed6:	60bb      	str	r3, [r7, #8]
}
 8006ed8:	bf00      	nop
 8006eda:	e7fe      	b.n	8006eda <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8006edc:	4b20      	ldr	r3, [pc, #128]	; (8006f60 <vTaskResume+0xac>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	68fa      	ldr	r2, [r7, #12]
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d037      	beq.n	8006f56 <vTaskResume+0xa2>
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d034      	beq.n	8006f56 <vTaskResume+0xa2>
		{
			taskENTER_CRITICAL();
 8006eec:	f000 fd5a 	bl	80079a4 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8006ef0:	68f8      	ldr	r0, [r7, #12]
 8006ef2:	f7ff ffad 	bl	8006e50 <prvTaskIsTaskSuspended>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d02a      	beq.n	8006f52 <vTaskResume+0x9e>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	3304      	adds	r3, #4
 8006f00:	4618      	mov	r0, r3
 8006f02:	f7ff fc8d 	bl	8006820 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	409a      	lsls	r2, r3
 8006f0e:	4b15      	ldr	r3, [pc, #84]	; (8006f64 <vTaskResume+0xb0>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4313      	orrs	r3, r2
 8006f14:	4a13      	ldr	r2, [pc, #76]	; (8006f64 <vTaskResume+0xb0>)
 8006f16:	6013      	str	r3, [r2, #0]
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f1c:	4613      	mov	r3, r2
 8006f1e:	009b      	lsls	r3, r3, #2
 8006f20:	4413      	add	r3, r2
 8006f22:	009b      	lsls	r3, r3, #2
 8006f24:	4a10      	ldr	r2, [pc, #64]	; (8006f68 <vTaskResume+0xb4>)
 8006f26:	441a      	add	r2, r3
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	3304      	adds	r3, #4
 8006f2c:	4619      	mov	r1, r3
 8006f2e:	4610      	mov	r0, r2
 8006f30:	f7ff fc19 	bl	8006766 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f38:	4b09      	ldr	r3, [pc, #36]	; (8006f60 <vTaskResume+0xac>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d307      	bcc.n	8006f52 <vTaskResume+0x9e>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8006f42:	4b0a      	ldr	r3, [pc, #40]	; (8006f6c <vTaskResume+0xb8>)
 8006f44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f48:	601a      	str	r2, [r3, #0]
 8006f4a:	f3bf 8f4f 	dsb	sy
 8006f4e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8006f52:	f000 fd57 	bl	8007a04 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006f56:	bf00      	nop
 8006f58:	3710      	adds	r7, #16
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}
 8006f5e:	bf00      	nop
 8006f60:	20000728 	.word	0x20000728
 8006f64:	20000830 	.word	0x20000830
 8006f68:	2000072c 	.word	0x2000072c
 8006f6c:	e000ed04 	.word	0xe000ed04

08006f70 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b08a      	sub	sp, #40	; 0x28
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	627b      	str	r3, [r7, #36]	; 0x24
	TCB_t * const pxTCB = xTaskToResume;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d10a      	bne.n	8006f9c <xTaskResumeFromISR+0x2c>
	__asm volatile
 8006f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f8a:	f383 8811 	msr	BASEPRI, r3
 8006f8e:	f3bf 8f6f 	isb	sy
 8006f92:	f3bf 8f4f 	dsb	sy
 8006f96:	61bb      	str	r3, [r7, #24]
}
 8006f98:	bf00      	nop
 8006f9a:	e7fe      	b.n	8006f9a <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006f9c:	f000 fde4 	bl	8007b68 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006fa0:	f3ef 8211 	mrs	r2, BASEPRI
 8006fa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fa8:	f383 8811 	msr	BASEPRI, r3
 8006fac:	f3bf 8f6f 	isb	sy
 8006fb0:	f3bf 8f4f 	dsb	sy
 8006fb4:	617a      	str	r2, [r7, #20]
 8006fb6:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006fb8:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006fba:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8006fbc:	6a38      	ldr	r0, [r7, #32]
 8006fbe:	f7ff ff47 	bl	8006e50 <prvTaskIsTaskSuspended>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d02f      	beq.n	8007028 <xTaskResumeFromISR+0xb8>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006fc8:	4b1d      	ldr	r3, [pc, #116]	; (8007040 <xTaskResumeFromISR+0xd0>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d125      	bne.n	800701c <xTaskResumeFromISR+0xac>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006fd0:	6a3b      	ldr	r3, [r7, #32]
 8006fd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fd4:	4b1b      	ldr	r3, [pc, #108]	; (8007044 <xTaskResumeFromISR+0xd4>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d301      	bcc.n	8006fe2 <xTaskResumeFromISR+0x72>
					{
						xYieldRequired = pdTRUE;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	627b      	str	r3, [r7, #36]	; 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006fe2:	6a3b      	ldr	r3, [r7, #32]
 8006fe4:	3304      	adds	r3, #4
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f7ff fc1a 	bl	8006820 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006fec:	6a3b      	ldr	r3, [r7, #32]
 8006fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	409a      	lsls	r2, r3
 8006ff4:	4b14      	ldr	r3, [pc, #80]	; (8007048 <xTaskResumeFromISR+0xd8>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4313      	orrs	r3, r2
 8006ffa:	4a13      	ldr	r2, [pc, #76]	; (8007048 <xTaskResumeFromISR+0xd8>)
 8006ffc:	6013      	str	r3, [r2, #0]
 8006ffe:	6a3b      	ldr	r3, [r7, #32]
 8007000:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007002:	4613      	mov	r3, r2
 8007004:	009b      	lsls	r3, r3, #2
 8007006:	4413      	add	r3, r2
 8007008:	009b      	lsls	r3, r3, #2
 800700a:	4a10      	ldr	r2, [pc, #64]	; (800704c <xTaskResumeFromISR+0xdc>)
 800700c:	441a      	add	r2, r3
 800700e:	6a3b      	ldr	r3, [r7, #32]
 8007010:	3304      	adds	r3, #4
 8007012:	4619      	mov	r1, r3
 8007014:	4610      	mov	r0, r2
 8007016:	f7ff fba6 	bl	8006766 <vListInsertEnd>
 800701a:	e005      	b.n	8007028 <xTaskResumeFromISR+0xb8>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800701c:	6a3b      	ldr	r3, [r7, #32]
 800701e:	3318      	adds	r3, #24
 8007020:	4619      	mov	r1, r3
 8007022:	480b      	ldr	r0, [pc, #44]	; (8007050 <xTaskResumeFromISR+0xe0>)
 8007024:	f7ff fb9f 	bl	8006766 <vListInsertEnd>
 8007028:	69fb      	ldr	r3, [r7, #28]
 800702a:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007032:	bf00      	nop
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 8007034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8007036:	4618      	mov	r0, r3
 8007038:	3728      	adds	r7, #40	; 0x28
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}
 800703e:	bf00      	nop
 8007040:	20000850 	.word	0x20000850
 8007044:	20000728 	.word	0x20000728
 8007048:	20000830 	.word	0x20000830
 800704c:	2000072c 	.word	0x2000072c
 8007050:	200007e8 	.word	0x200007e8

08007054 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b08a      	sub	sp, #40	; 0x28
 8007058:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800705a:	2300      	movs	r3, #0
 800705c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800705e:	2300      	movs	r3, #0
 8007060:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007062:	463a      	mov	r2, r7
 8007064:	1d39      	adds	r1, r7, #4
 8007066:	f107 0308 	add.w	r3, r7, #8
 800706a:	4618      	mov	r0, r3
 800706c:	f7f9 ff1e 	bl	8000eac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007070:	6839      	ldr	r1, [r7, #0]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	68ba      	ldr	r2, [r7, #8]
 8007076:	9202      	str	r2, [sp, #8]
 8007078:	9301      	str	r3, [sp, #4]
 800707a:	2300      	movs	r3, #0
 800707c:	9300      	str	r3, [sp, #0]
 800707e:	2300      	movs	r3, #0
 8007080:	460a      	mov	r2, r1
 8007082:	4921      	ldr	r1, [pc, #132]	; (8007108 <vTaskStartScheduler+0xb4>)
 8007084:	4821      	ldr	r0, [pc, #132]	; (800710c <vTaskStartScheduler+0xb8>)
 8007086:	f7ff fbf5 	bl	8006874 <xTaskCreateStatic>
 800708a:	4603      	mov	r3, r0
 800708c:	4a20      	ldr	r2, [pc, #128]	; (8007110 <vTaskStartScheduler+0xbc>)
 800708e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007090:	4b1f      	ldr	r3, [pc, #124]	; (8007110 <vTaskStartScheduler+0xbc>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d002      	beq.n	800709e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007098:	2301      	movs	r3, #1
 800709a:	617b      	str	r3, [r7, #20]
 800709c:	e001      	b.n	80070a2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800709e:	2300      	movs	r3, #0
 80070a0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d11b      	bne.n	80070e0 <vTaskStartScheduler+0x8c>
	__asm volatile
 80070a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070ac:	f383 8811 	msr	BASEPRI, r3
 80070b0:	f3bf 8f6f 	isb	sy
 80070b4:	f3bf 8f4f 	dsb	sy
 80070b8:	613b      	str	r3, [r7, #16]
}
 80070ba:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80070bc:	4b15      	ldr	r3, [pc, #84]	; (8007114 <vTaskStartScheduler+0xc0>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	334c      	adds	r3, #76	; 0x4c
 80070c2:	4a15      	ldr	r2, [pc, #84]	; (8007118 <vTaskStartScheduler+0xc4>)
 80070c4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80070c6:	4b15      	ldr	r3, [pc, #84]	; (800711c <vTaskStartScheduler+0xc8>)
 80070c8:	f04f 32ff 	mov.w	r2, #4294967295
 80070cc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80070ce:	4b14      	ldr	r3, [pc, #80]	; (8007120 <vTaskStartScheduler+0xcc>)
 80070d0:	2201      	movs	r2, #1
 80070d2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80070d4:	4b13      	ldr	r3, [pc, #76]	; (8007124 <vTaskStartScheduler+0xd0>)
 80070d6:	2200      	movs	r2, #0
 80070d8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80070da:	f000 fbc1 	bl	8007860 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80070de:	e00e      	b.n	80070fe <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070e6:	d10a      	bne.n	80070fe <vTaskStartScheduler+0xaa>
	__asm volatile
 80070e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070ec:	f383 8811 	msr	BASEPRI, r3
 80070f0:	f3bf 8f6f 	isb	sy
 80070f4:	f3bf 8f4f 	dsb	sy
 80070f8:	60fb      	str	r3, [r7, #12]
}
 80070fa:	bf00      	nop
 80070fc:	e7fe      	b.n	80070fc <vTaskStartScheduler+0xa8>
}
 80070fe:	bf00      	nop
 8007100:	3718      	adds	r7, #24
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}
 8007106:	bf00      	nop
 8007108:	0800af94 	.word	0x0800af94
 800710c:	080074d1 	.word	0x080074d1
 8007110:	2000084c 	.word	0x2000084c
 8007114:	20000728 	.word	0x20000728
 8007118:	200000d4 	.word	0x200000d4
 800711c:	20000848 	.word	0x20000848
 8007120:	20000834 	.word	0x20000834
 8007124:	2000082c 	.word	0x2000082c

08007128 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007128:	b480      	push	{r7}
 800712a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800712c:	4b04      	ldr	r3, [pc, #16]	; (8007140 <vTaskSuspendAll+0x18>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	3301      	adds	r3, #1
 8007132:	4a03      	ldr	r2, [pc, #12]	; (8007140 <vTaskSuspendAll+0x18>)
 8007134:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007136:	bf00      	nop
 8007138:	46bd      	mov	sp, r7
 800713a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713e:	4770      	bx	lr
 8007140:	20000850 	.word	0x20000850

08007144 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b084      	sub	sp, #16
 8007148:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800714a:	2300      	movs	r3, #0
 800714c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800714e:	2300      	movs	r3, #0
 8007150:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007152:	4b41      	ldr	r3, [pc, #260]	; (8007258 <xTaskResumeAll+0x114>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d10a      	bne.n	8007170 <xTaskResumeAll+0x2c>
	__asm volatile
 800715a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800715e:	f383 8811 	msr	BASEPRI, r3
 8007162:	f3bf 8f6f 	isb	sy
 8007166:	f3bf 8f4f 	dsb	sy
 800716a:	603b      	str	r3, [r7, #0]
}
 800716c:	bf00      	nop
 800716e:	e7fe      	b.n	800716e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007170:	f000 fc18 	bl	80079a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007174:	4b38      	ldr	r3, [pc, #224]	; (8007258 <xTaskResumeAll+0x114>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	3b01      	subs	r3, #1
 800717a:	4a37      	ldr	r2, [pc, #220]	; (8007258 <xTaskResumeAll+0x114>)
 800717c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800717e:	4b36      	ldr	r3, [pc, #216]	; (8007258 <xTaskResumeAll+0x114>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d161      	bne.n	800724a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007186:	4b35      	ldr	r3, [pc, #212]	; (800725c <xTaskResumeAll+0x118>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d05d      	beq.n	800724a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800718e:	e02e      	b.n	80071ee <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007190:	4b33      	ldr	r3, [pc, #204]	; (8007260 <xTaskResumeAll+0x11c>)
 8007192:	68db      	ldr	r3, [r3, #12]
 8007194:	68db      	ldr	r3, [r3, #12]
 8007196:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	3318      	adds	r3, #24
 800719c:	4618      	mov	r0, r3
 800719e:	f7ff fb3f 	bl	8006820 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	3304      	adds	r3, #4
 80071a6:	4618      	mov	r0, r3
 80071a8:	f7ff fb3a 	bl	8006820 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071b0:	2201      	movs	r2, #1
 80071b2:	409a      	lsls	r2, r3
 80071b4:	4b2b      	ldr	r3, [pc, #172]	; (8007264 <xTaskResumeAll+0x120>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4313      	orrs	r3, r2
 80071ba:	4a2a      	ldr	r2, [pc, #168]	; (8007264 <xTaskResumeAll+0x120>)
 80071bc:	6013      	str	r3, [r2, #0]
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071c2:	4613      	mov	r3, r2
 80071c4:	009b      	lsls	r3, r3, #2
 80071c6:	4413      	add	r3, r2
 80071c8:	009b      	lsls	r3, r3, #2
 80071ca:	4a27      	ldr	r2, [pc, #156]	; (8007268 <xTaskResumeAll+0x124>)
 80071cc:	441a      	add	r2, r3
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	3304      	adds	r3, #4
 80071d2:	4619      	mov	r1, r3
 80071d4:	4610      	mov	r0, r2
 80071d6:	f7ff fac6 	bl	8006766 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071de:	4b23      	ldr	r3, [pc, #140]	; (800726c <xTaskResumeAll+0x128>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071e4:	429a      	cmp	r2, r3
 80071e6:	d302      	bcc.n	80071ee <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80071e8:	4b21      	ldr	r3, [pc, #132]	; (8007270 <xTaskResumeAll+0x12c>)
 80071ea:	2201      	movs	r2, #1
 80071ec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80071ee:	4b1c      	ldr	r3, [pc, #112]	; (8007260 <xTaskResumeAll+0x11c>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d1cc      	bne.n	8007190 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d001      	beq.n	8007200 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80071fc:	f000 fa22 	bl	8007644 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007200:	4b1c      	ldr	r3, [pc, #112]	; (8007274 <xTaskResumeAll+0x130>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d010      	beq.n	800722e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800720c:	f000 f846 	bl	800729c <xTaskIncrementTick>
 8007210:	4603      	mov	r3, r0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d002      	beq.n	800721c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007216:	4b16      	ldr	r3, [pc, #88]	; (8007270 <xTaskResumeAll+0x12c>)
 8007218:	2201      	movs	r2, #1
 800721a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	3b01      	subs	r3, #1
 8007220:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d1f1      	bne.n	800720c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007228:	4b12      	ldr	r3, [pc, #72]	; (8007274 <xTaskResumeAll+0x130>)
 800722a:	2200      	movs	r2, #0
 800722c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800722e:	4b10      	ldr	r3, [pc, #64]	; (8007270 <xTaskResumeAll+0x12c>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d009      	beq.n	800724a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007236:	2301      	movs	r3, #1
 8007238:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800723a:	4b0f      	ldr	r3, [pc, #60]	; (8007278 <xTaskResumeAll+0x134>)
 800723c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007240:	601a      	str	r2, [r3, #0]
 8007242:	f3bf 8f4f 	dsb	sy
 8007246:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800724a:	f000 fbdb 	bl	8007a04 <vPortExitCritical>

	return xAlreadyYielded;
 800724e:	68bb      	ldr	r3, [r7, #8]
}
 8007250:	4618      	mov	r0, r3
 8007252:	3710      	adds	r7, #16
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}
 8007258:	20000850 	.word	0x20000850
 800725c:	20000828 	.word	0x20000828
 8007260:	200007e8 	.word	0x200007e8
 8007264:	20000830 	.word	0x20000830
 8007268:	2000072c 	.word	0x2000072c
 800726c:	20000728 	.word	0x20000728
 8007270:	2000083c 	.word	0x2000083c
 8007274:	20000838 	.word	0x20000838
 8007278:	e000ed04 	.word	0xe000ed04

0800727c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800727c:	b480      	push	{r7}
 800727e:	b083      	sub	sp, #12
 8007280:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007282:	4b05      	ldr	r3, [pc, #20]	; (8007298 <xTaskGetTickCount+0x1c>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007288:	687b      	ldr	r3, [r7, #4]
}
 800728a:	4618      	mov	r0, r3
 800728c:	370c      	adds	r7, #12
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr
 8007296:	bf00      	nop
 8007298:	2000082c 	.word	0x2000082c

0800729c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b086      	sub	sp, #24
 80072a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80072a2:	2300      	movs	r3, #0
 80072a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072a6:	4b4e      	ldr	r3, [pc, #312]	; (80073e0 <xTaskIncrementTick+0x144>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	f040 808e 	bne.w	80073cc <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80072b0:	4b4c      	ldr	r3, [pc, #304]	; (80073e4 <xTaskIncrementTick+0x148>)
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	3301      	adds	r3, #1
 80072b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80072b8:	4a4a      	ldr	r2, [pc, #296]	; (80073e4 <xTaskIncrementTick+0x148>)
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d120      	bne.n	8007306 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80072c4:	4b48      	ldr	r3, [pc, #288]	; (80073e8 <xTaskIncrementTick+0x14c>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d00a      	beq.n	80072e4 <xTaskIncrementTick+0x48>
	__asm volatile
 80072ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072d2:	f383 8811 	msr	BASEPRI, r3
 80072d6:	f3bf 8f6f 	isb	sy
 80072da:	f3bf 8f4f 	dsb	sy
 80072de:	603b      	str	r3, [r7, #0]
}
 80072e0:	bf00      	nop
 80072e2:	e7fe      	b.n	80072e2 <xTaskIncrementTick+0x46>
 80072e4:	4b40      	ldr	r3, [pc, #256]	; (80073e8 <xTaskIncrementTick+0x14c>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	60fb      	str	r3, [r7, #12]
 80072ea:	4b40      	ldr	r3, [pc, #256]	; (80073ec <xTaskIncrementTick+0x150>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a3e      	ldr	r2, [pc, #248]	; (80073e8 <xTaskIncrementTick+0x14c>)
 80072f0:	6013      	str	r3, [r2, #0]
 80072f2:	4a3e      	ldr	r2, [pc, #248]	; (80073ec <xTaskIncrementTick+0x150>)
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	6013      	str	r3, [r2, #0]
 80072f8:	4b3d      	ldr	r3, [pc, #244]	; (80073f0 <xTaskIncrementTick+0x154>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	3301      	adds	r3, #1
 80072fe:	4a3c      	ldr	r2, [pc, #240]	; (80073f0 <xTaskIncrementTick+0x154>)
 8007300:	6013      	str	r3, [r2, #0]
 8007302:	f000 f99f 	bl	8007644 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007306:	4b3b      	ldr	r3, [pc, #236]	; (80073f4 <xTaskIncrementTick+0x158>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	693a      	ldr	r2, [r7, #16]
 800730c:	429a      	cmp	r2, r3
 800730e:	d348      	bcc.n	80073a2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007310:	4b35      	ldr	r3, [pc, #212]	; (80073e8 <xTaskIncrementTick+0x14c>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d104      	bne.n	8007324 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800731a:	4b36      	ldr	r3, [pc, #216]	; (80073f4 <xTaskIncrementTick+0x158>)
 800731c:	f04f 32ff 	mov.w	r2, #4294967295
 8007320:	601a      	str	r2, [r3, #0]
					break;
 8007322:	e03e      	b.n	80073a2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007324:	4b30      	ldr	r3, [pc, #192]	; (80073e8 <xTaskIncrementTick+0x14c>)
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	68db      	ldr	r3, [r3, #12]
 800732a:	68db      	ldr	r3, [r3, #12]
 800732c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007334:	693a      	ldr	r2, [r7, #16]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	429a      	cmp	r2, r3
 800733a:	d203      	bcs.n	8007344 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800733c:	4a2d      	ldr	r2, [pc, #180]	; (80073f4 <xTaskIncrementTick+0x158>)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007342:	e02e      	b.n	80073a2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	3304      	adds	r3, #4
 8007348:	4618      	mov	r0, r3
 800734a:	f7ff fa69 	bl	8006820 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007352:	2b00      	cmp	r3, #0
 8007354:	d004      	beq.n	8007360 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	3318      	adds	r3, #24
 800735a:	4618      	mov	r0, r3
 800735c:	f7ff fa60 	bl	8006820 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007364:	2201      	movs	r2, #1
 8007366:	409a      	lsls	r2, r3
 8007368:	4b23      	ldr	r3, [pc, #140]	; (80073f8 <xTaskIncrementTick+0x15c>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4313      	orrs	r3, r2
 800736e:	4a22      	ldr	r2, [pc, #136]	; (80073f8 <xTaskIncrementTick+0x15c>)
 8007370:	6013      	str	r3, [r2, #0]
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007376:	4613      	mov	r3, r2
 8007378:	009b      	lsls	r3, r3, #2
 800737a:	4413      	add	r3, r2
 800737c:	009b      	lsls	r3, r3, #2
 800737e:	4a1f      	ldr	r2, [pc, #124]	; (80073fc <xTaskIncrementTick+0x160>)
 8007380:	441a      	add	r2, r3
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	3304      	adds	r3, #4
 8007386:	4619      	mov	r1, r3
 8007388:	4610      	mov	r0, r2
 800738a:	f7ff f9ec 	bl	8006766 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007392:	4b1b      	ldr	r3, [pc, #108]	; (8007400 <xTaskIncrementTick+0x164>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007398:	429a      	cmp	r2, r3
 800739a:	d3b9      	bcc.n	8007310 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800739c:	2301      	movs	r3, #1
 800739e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80073a0:	e7b6      	b.n	8007310 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80073a2:	4b17      	ldr	r3, [pc, #92]	; (8007400 <xTaskIncrementTick+0x164>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073a8:	4914      	ldr	r1, [pc, #80]	; (80073fc <xTaskIncrementTick+0x160>)
 80073aa:	4613      	mov	r3, r2
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	4413      	add	r3, r2
 80073b0:	009b      	lsls	r3, r3, #2
 80073b2:	440b      	add	r3, r1
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	2b01      	cmp	r3, #1
 80073b8:	d901      	bls.n	80073be <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80073ba:	2301      	movs	r3, #1
 80073bc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80073be:	4b11      	ldr	r3, [pc, #68]	; (8007404 <xTaskIncrementTick+0x168>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d007      	beq.n	80073d6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80073c6:	2301      	movs	r3, #1
 80073c8:	617b      	str	r3, [r7, #20]
 80073ca:	e004      	b.n	80073d6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80073cc:	4b0e      	ldr	r3, [pc, #56]	; (8007408 <xTaskIncrementTick+0x16c>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	3301      	adds	r3, #1
 80073d2:	4a0d      	ldr	r2, [pc, #52]	; (8007408 <xTaskIncrementTick+0x16c>)
 80073d4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80073d6:	697b      	ldr	r3, [r7, #20]
}
 80073d8:	4618      	mov	r0, r3
 80073da:	3718      	adds	r7, #24
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}
 80073e0:	20000850 	.word	0x20000850
 80073e4:	2000082c 	.word	0x2000082c
 80073e8:	200007e0 	.word	0x200007e0
 80073ec:	200007e4 	.word	0x200007e4
 80073f0:	20000840 	.word	0x20000840
 80073f4:	20000848 	.word	0x20000848
 80073f8:	20000830 	.word	0x20000830
 80073fc:	2000072c 	.word	0x2000072c
 8007400:	20000728 	.word	0x20000728
 8007404:	2000083c 	.word	0x2000083c
 8007408:	20000838 	.word	0x20000838

0800740c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800740c:	b480      	push	{r7}
 800740e:	b087      	sub	sp, #28
 8007410:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007412:	4b29      	ldr	r3, [pc, #164]	; (80074b8 <vTaskSwitchContext+0xac>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d003      	beq.n	8007422 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800741a:	4b28      	ldr	r3, [pc, #160]	; (80074bc <vTaskSwitchContext+0xb0>)
 800741c:	2201      	movs	r2, #1
 800741e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007420:	e044      	b.n	80074ac <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8007422:	4b26      	ldr	r3, [pc, #152]	; (80074bc <vTaskSwitchContext+0xb0>)
 8007424:	2200      	movs	r2, #0
 8007426:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007428:	4b25      	ldr	r3, [pc, #148]	; (80074c0 <vTaskSwitchContext+0xb4>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	fab3 f383 	clz	r3, r3
 8007434:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007436:	7afb      	ldrb	r3, [r7, #11]
 8007438:	f1c3 031f 	rsb	r3, r3, #31
 800743c:	617b      	str	r3, [r7, #20]
 800743e:	4921      	ldr	r1, [pc, #132]	; (80074c4 <vTaskSwitchContext+0xb8>)
 8007440:	697a      	ldr	r2, [r7, #20]
 8007442:	4613      	mov	r3, r2
 8007444:	009b      	lsls	r3, r3, #2
 8007446:	4413      	add	r3, r2
 8007448:	009b      	lsls	r3, r3, #2
 800744a:	440b      	add	r3, r1
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d10a      	bne.n	8007468 <vTaskSwitchContext+0x5c>
	__asm volatile
 8007452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007456:	f383 8811 	msr	BASEPRI, r3
 800745a:	f3bf 8f6f 	isb	sy
 800745e:	f3bf 8f4f 	dsb	sy
 8007462:	607b      	str	r3, [r7, #4]
}
 8007464:	bf00      	nop
 8007466:	e7fe      	b.n	8007466 <vTaskSwitchContext+0x5a>
 8007468:	697a      	ldr	r2, [r7, #20]
 800746a:	4613      	mov	r3, r2
 800746c:	009b      	lsls	r3, r3, #2
 800746e:	4413      	add	r3, r2
 8007470:	009b      	lsls	r3, r3, #2
 8007472:	4a14      	ldr	r2, [pc, #80]	; (80074c4 <vTaskSwitchContext+0xb8>)
 8007474:	4413      	add	r3, r2
 8007476:	613b      	str	r3, [r7, #16]
 8007478:	693b      	ldr	r3, [r7, #16]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	685a      	ldr	r2, [r3, #4]
 800747e:	693b      	ldr	r3, [r7, #16]
 8007480:	605a      	str	r2, [r3, #4]
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	685a      	ldr	r2, [r3, #4]
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	3308      	adds	r3, #8
 800748a:	429a      	cmp	r2, r3
 800748c:	d104      	bne.n	8007498 <vTaskSwitchContext+0x8c>
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	685a      	ldr	r2, [r3, #4]
 8007494:	693b      	ldr	r3, [r7, #16]
 8007496:	605a      	str	r2, [r3, #4]
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	68db      	ldr	r3, [r3, #12]
 800749e:	4a0a      	ldr	r2, [pc, #40]	; (80074c8 <vTaskSwitchContext+0xbc>)
 80074a0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80074a2:	4b09      	ldr	r3, [pc, #36]	; (80074c8 <vTaskSwitchContext+0xbc>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	334c      	adds	r3, #76	; 0x4c
 80074a8:	4a08      	ldr	r2, [pc, #32]	; (80074cc <vTaskSwitchContext+0xc0>)
 80074aa:	6013      	str	r3, [r2, #0]
}
 80074ac:	bf00      	nop
 80074ae:	371c      	adds	r7, #28
 80074b0:	46bd      	mov	sp, r7
 80074b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b6:	4770      	bx	lr
 80074b8:	20000850 	.word	0x20000850
 80074bc:	2000083c 	.word	0x2000083c
 80074c0:	20000830 	.word	0x20000830
 80074c4:	2000072c 	.word	0x2000072c
 80074c8:	20000728 	.word	0x20000728
 80074cc:	200000d4 	.word	0x200000d4

080074d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b082      	sub	sp, #8
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80074d8:	f000 f852 	bl	8007580 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80074dc:	4b06      	ldr	r3, [pc, #24]	; (80074f8 <prvIdleTask+0x28>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	d9f9      	bls.n	80074d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80074e4:	4b05      	ldr	r3, [pc, #20]	; (80074fc <prvIdleTask+0x2c>)
 80074e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074ea:	601a      	str	r2, [r3, #0]
 80074ec:	f3bf 8f4f 	dsb	sy
 80074f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80074f4:	e7f0      	b.n	80074d8 <prvIdleTask+0x8>
 80074f6:	bf00      	nop
 80074f8:	2000072c 	.word	0x2000072c
 80074fc:	e000ed04 	.word	0xe000ed04

08007500 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b082      	sub	sp, #8
 8007504:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007506:	2300      	movs	r3, #0
 8007508:	607b      	str	r3, [r7, #4]
 800750a:	e00c      	b.n	8007526 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800750c:	687a      	ldr	r2, [r7, #4]
 800750e:	4613      	mov	r3, r2
 8007510:	009b      	lsls	r3, r3, #2
 8007512:	4413      	add	r3, r2
 8007514:	009b      	lsls	r3, r3, #2
 8007516:	4a12      	ldr	r2, [pc, #72]	; (8007560 <prvInitialiseTaskLists+0x60>)
 8007518:	4413      	add	r3, r2
 800751a:	4618      	mov	r0, r3
 800751c:	f7ff f8f6 	bl	800670c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	3301      	adds	r3, #1
 8007524:	607b      	str	r3, [r7, #4]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2b06      	cmp	r3, #6
 800752a:	d9ef      	bls.n	800750c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800752c:	480d      	ldr	r0, [pc, #52]	; (8007564 <prvInitialiseTaskLists+0x64>)
 800752e:	f7ff f8ed 	bl	800670c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007532:	480d      	ldr	r0, [pc, #52]	; (8007568 <prvInitialiseTaskLists+0x68>)
 8007534:	f7ff f8ea 	bl	800670c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007538:	480c      	ldr	r0, [pc, #48]	; (800756c <prvInitialiseTaskLists+0x6c>)
 800753a:	f7ff f8e7 	bl	800670c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800753e:	480c      	ldr	r0, [pc, #48]	; (8007570 <prvInitialiseTaskLists+0x70>)
 8007540:	f7ff f8e4 	bl	800670c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007544:	480b      	ldr	r0, [pc, #44]	; (8007574 <prvInitialiseTaskLists+0x74>)
 8007546:	f7ff f8e1 	bl	800670c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800754a:	4b0b      	ldr	r3, [pc, #44]	; (8007578 <prvInitialiseTaskLists+0x78>)
 800754c:	4a05      	ldr	r2, [pc, #20]	; (8007564 <prvInitialiseTaskLists+0x64>)
 800754e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007550:	4b0a      	ldr	r3, [pc, #40]	; (800757c <prvInitialiseTaskLists+0x7c>)
 8007552:	4a05      	ldr	r2, [pc, #20]	; (8007568 <prvInitialiseTaskLists+0x68>)
 8007554:	601a      	str	r2, [r3, #0]
}
 8007556:	bf00      	nop
 8007558:	3708      	adds	r7, #8
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}
 800755e:	bf00      	nop
 8007560:	2000072c 	.word	0x2000072c
 8007564:	200007b8 	.word	0x200007b8
 8007568:	200007cc 	.word	0x200007cc
 800756c:	200007e8 	.word	0x200007e8
 8007570:	200007fc 	.word	0x200007fc
 8007574:	20000814 	.word	0x20000814
 8007578:	200007e0 	.word	0x200007e0
 800757c:	200007e4 	.word	0x200007e4

08007580 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b082      	sub	sp, #8
 8007584:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007586:	e019      	b.n	80075bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007588:	f000 fa0c 	bl	80079a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800758c:	4b10      	ldr	r3, [pc, #64]	; (80075d0 <prvCheckTasksWaitingTermination+0x50>)
 800758e:	68db      	ldr	r3, [r3, #12]
 8007590:	68db      	ldr	r3, [r3, #12]
 8007592:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	3304      	adds	r3, #4
 8007598:	4618      	mov	r0, r3
 800759a:	f7ff f941 	bl	8006820 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800759e:	4b0d      	ldr	r3, [pc, #52]	; (80075d4 <prvCheckTasksWaitingTermination+0x54>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	3b01      	subs	r3, #1
 80075a4:	4a0b      	ldr	r2, [pc, #44]	; (80075d4 <prvCheckTasksWaitingTermination+0x54>)
 80075a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80075a8:	4b0b      	ldr	r3, [pc, #44]	; (80075d8 <prvCheckTasksWaitingTermination+0x58>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	3b01      	subs	r3, #1
 80075ae:	4a0a      	ldr	r2, [pc, #40]	; (80075d8 <prvCheckTasksWaitingTermination+0x58>)
 80075b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80075b2:	f000 fa27 	bl	8007a04 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f000 f810 	bl	80075dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80075bc:	4b06      	ldr	r3, [pc, #24]	; (80075d8 <prvCheckTasksWaitingTermination+0x58>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d1e1      	bne.n	8007588 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80075c4:	bf00      	nop
 80075c6:	bf00      	nop
 80075c8:	3708      	adds	r7, #8
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}
 80075ce:	bf00      	nop
 80075d0:	200007fc 	.word	0x200007fc
 80075d4:	20000828 	.word	0x20000828
 80075d8:	20000810 	.word	0x20000810

080075dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	334c      	adds	r3, #76	; 0x4c
 80075e8:	4618      	mov	r0, r3
 80075ea:	f001 fb2d 	bl	8008c48 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d108      	bne.n	800760a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075fc:	4618      	mov	r0, r3
 80075fe:	f000 fbbf 	bl	8007d80 <vPortFree>
				vPortFree( pxTCB );
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f000 fbbc 	bl	8007d80 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007608:	e018      	b.n	800763c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007610:	2b01      	cmp	r3, #1
 8007612:	d103      	bne.n	800761c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f000 fbb3 	bl	8007d80 <vPortFree>
	}
 800761a:	e00f      	b.n	800763c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007622:	2b02      	cmp	r3, #2
 8007624:	d00a      	beq.n	800763c <prvDeleteTCB+0x60>
	__asm volatile
 8007626:	f04f 0350 	mov.w	r3, #80	; 0x50
 800762a:	f383 8811 	msr	BASEPRI, r3
 800762e:	f3bf 8f6f 	isb	sy
 8007632:	f3bf 8f4f 	dsb	sy
 8007636:	60fb      	str	r3, [r7, #12]
}
 8007638:	bf00      	nop
 800763a:	e7fe      	b.n	800763a <prvDeleteTCB+0x5e>
	}
 800763c:	bf00      	nop
 800763e:	3710      	adds	r7, #16
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007644:	b480      	push	{r7}
 8007646:	b083      	sub	sp, #12
 8007648:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800764a:	4b0c      	ldr	r3, [pc, #48]	; (800767c <prvResetNextTaskUnblockTime+0x38>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d104      	bne.n	800765e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007654:	4b0a      	ldr	r3, [pc, #40]	; (8007680 <prvResetNextTaskUnblockTime+0x3c>)
 8007656:	f04f 32ff 	mov.w	r2, #4294967295
 800765a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800765c:	e008      	b.n	8007670 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800765e:	4b07      	ldr	r3, [pc, #28]	; (800767c <prvResetNextTaskUnblockTime+0x38>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	68db      	ldr	r3, [r3, #12]
 8007664:	68db      	ldr	r3, [r3, #12]
 8007666:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	4a04      	ldr	r2, [pc, #16]	; (8007680 <prvResetNextTaskUnblockTime+0x3c>)
 800766e:	6013      	str	r3, [r2, #0]
}
 8007670:	bf00      	nop
 8007672:	370c      	adds	r7, #12
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr
 800767c:	200007e0 	.word	0x200007e0
 8007680:	20000848 	.word	0x20000848

08007684 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b084      	sub	sp, #16
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
 800768c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800768e:	4b29      	ldr	r3, [pc, #164]	; (8007734 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007694:	4b28      	ldr	r3, [pc, #160]	; (8007738 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	3304      	adds	r3, #4
 800769a:	4618      	mov	r0, r3
 800769c:	f7ff f8c0 	bl	8006820 <uxListRemove>
 80076a0:	4603      	mov	r3, r0
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d10b      	bne.n	80076be <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80076a6:	4b24      	ldr	r3, [pc, #144]	; (8007738 <prvAddCurrentTaskToDelayedList+0xb4>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076ac:	2201      	movs	r2, #1
 80076ae:	fa02 f303 	lsl.w	r3, r2, r3
 80076b2:	43da      	mvns	r2, r3
 80076b4:	4b21      	ldr	r3, [pc, #132]	; (800773c <prvAddCurrentTaskToDelayedList+0xb8>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4013      	ands	r3, r2
 80076ba:	4a20      	ldr	r2, [pc, #128]	; (800773c <prvAddCurrentTaskToDelayedList+0xb8>)
 80076bc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076c4:	d10a      	bne.n	80076dc <prvAddCurrentTaskToDelayedList+0x58>
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d007      	beq.n	80076dc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076cc:	4b1a      	ldr	r3, [pc, #104]	; (8007738 <prvAddCurrentTaskToDelayedList+0xb4>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	3304      	adds	r3, #4
 80076d2:	4619      	mov	r1, r3
 80076d4:	481a      	ldr	r0, [pc, #104]	; (8007740 <prvAddCurrentTaskToDelayedList+0xbc>)
 80076d6:	f7ff f846 	bl	8006766 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80076da:	e026      	b.n	800772a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80076dc:	68fa      	ldr	r2, [r7, #12]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	4413      	add	r3, r2
 80076e2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80076e4:	4b14      	ldr	r3, [pc, #80]	; (8007738 <prvAddCurrentTaskToDelayedList+0xb4>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	68ba      	ldr	r2, [r7, #8]
 80076ea:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80076ec:	68ba      	ldr	r2, [r7, #8]
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	429a      	cmp	r2, r3
 80076f2:	d209      	bcs.n	8007708 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076f4:	4b13      	ldr	r3, [pc, #76]	; (8007744 <prvAddCurrentTaskToDelayedList+0xc0>)
 80076f6:	681a      	ldr	r2, [r3, #0]
 80076f8:	4b0f      	ldr	r3, [pc, #60]	; (8007738 <prvAddCurrentTaskToDelayedList+0xb4>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	3304      	adds	r3, #4
 80076fe:	4619      	mov	r1, r3
 8007700:	4610      	mov	r0, r2
 8007702:	f7ff f854 	bl	80067ae <vListInsert>
}
 8007706:	e010      	b.n	800772a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007708:	4b0f      	ldr	r3, [pc, #60]	; (8007748 <prvAddCurrentTaskToDelayedList+0xc4>)
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	4b0a      	ldr	r3, [pc, #40]	; (8007738 <prvAddCurrentTaskToDelayedList+0xb4>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	3304      	adds	r3, #4
 8007712:	4619      	mov	r1, r3
 8007714:	4610      	mov	r0, r2
 8007716:	f7ff f84a 	bl	80067ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800771a:	4b0c      	ldr	r3, [pc, #48]	; (800774c <prvAddCurrentTaskToDelayedList+0xc8>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	68ba      	ldr	r2, [r7, #8]
 8007720:	429a      	cmp	r2, r3
 8007722:	d202      	bcs.n	800772a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007724:	4a09      	ldr	r2, [pc, #36]	; (800774c <prvAddCurrentTaskToDelayedList+0xc8>)
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	6013      	str	r3, [r2, #0]
}
 800772a:	bf00      	nop
 800772c:	3710      	adds	r7, #16
 800772e:	46bd      	mov	sp, r7
 8007730:	bd80      	pop	{r7, pc}
 8007732:	bf00      	nop
 8007734:	2000082c 	.word	0x2000082c
 8007738:	20000728 	.word	0x20000728
 800773c:	20000830 	.word	0x20000830
 8007740:	20000814 	.word	0x20000814
 8007744:	200007e4 	.word	0x200007e4
 8007748:	200007e0 	.word	0x200007e0
 800774c:	20000848 	.word	0x20000848

08007750 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007750:	b480      	push	{r7}
 8007752:	b085      	sub	sp, #20
 8007754:	af00      	add	r7, sp, #0
 8007756:	60f8      	str	r0, [r7, #12]
 8007758:	60b9      	str	r1, [r7, #8]
 800775a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	3b04      	subs	r3, #4
 8007760:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007768:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	3b04      	subs	r3, #4
 800776e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	f023 0201 	bic.w	r2, r3, #1
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	3b04      	subs	r3, #4
 800777e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007780:	4a0c      	ldr	r2, [pc, #48]	; (80077b4 <pxPortInitialiseStack+0x64>)
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	3b14      	subs	r3, #20
 800778a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800778c:	687a      	ldr	r2, [r7, #4]
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	3b04      	subs	r3, #4
 8007796:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	f06f 0202 	mvn.w	r2, #2
 800779e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	3b20      	subs	r3, #32
 80077a4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80077a6:	68fb      	ldr	r3, [r7, #12]
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	3714      	adds	r7, #20
 80077ac:	46bd      	mov	sp, r7
 80077ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b2:	4770      	bx	lr
 80077b4:	080077b9 	.word	0x080077b9

080077b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80077b8:	b480      	push	{r7}
 80077ba:	b085      	sub	sp, #20
 80077bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80077be:	2300      	movs	r3, #0
 80077c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80077c2:	4b12      	ldr	r3, [pc, #72]	; (800780c <prvTaskExitError+0x54>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077ca:	d00a      	beq.n	80077e2 <prvTaskExitError+0x2a>
	__asm volatile
 80077cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d0:	f383 8811 	msr	BASEPRI, r3
 80077d4:	f3bf 8f6f 	isb	sy
 80077d8:	f3bf 8f4f 	dsb	sy
 80077dc:	60fb      	str	r3, [r7, #12]
}
 80077de:	bf00      	nop
 80077e0:	e7fe      	b.n	80077e0 <prvTaskExitError+0x28>
	__asm volatile
 80077e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077e6:	f383 8811 	msr	BASEPRI, r3
 80077ea:	f3bf 8f6f 	isb	sy
 80077ee:	f3bf 8f4f 	dsb	sy
 80077f2:	60bb      	str	r3, [r7, #8]
}
 80077f4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80077f6:	bf00      	nop
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d0fc      	beq.n	80077f8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80077fe:	bf00      	nop
 8007800:	bf00      	nop
 8007802:	3714      	adds	r7, #20
 8007804:	46bd      	mov	sp, r7
 8007806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780a:	4770      	bx	lr
 800780c:	200000d0 	.word	0x200000d0

08007810 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007810:	4b07      	ldr	r3, [pc, #28]	; (8007830 <pxCurrentTCBConst2>)
 8007812:	6819      	ldr	r1, [r3, #0]
 8007814:	6808      	ldr	r0, [r1, #0]
 8007816:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800781a:	f380 8809 	msr	PSP, r0
 800781e:	f3bf 8f6f 	isb	sy
 8007822:	f04f 0000 	mov.w	r0, #0
 8007826:	f380 8811 	msr	BASEPRI, r0
 800782a:	4770      	bx	lr
 800782c:	f3af 8000 	nop.w

08007830 <pxCurrentTCBConst2>:
 8007830:	20000728 	.word	0x20000728
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007834:	bf00      	nop
 8007836:	bf00      	nop

08007838 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007838:	4808      	ldr	r0, [pc, #32]	; (800785c <prvPortStartFirstTask+0x24>)
 800783a:	6800      	ldr	r0, [r0, #0]
 800783c:	6800      	ldr	r0, [r0, #0]
 800783e:	f380 8808 	msr	MSP, r0
 8007842:	f04f 0000 	mov.w	r0, #0
 8007846:	f380 8814 	msr	CONTROL, r0
 800784a:	b662      	cpsie	i
 800784c:	b661      	cpsie	f
 800784e:	f3bf 8f4f 	dsb	sy
 8007852:	f3bf 8f6f 	isb	sy
 8007856:	df00      	svc	0
 8007858:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800785a:	bf00      	nop
 800785c:	e000ed08 	.word	0xe000ed08

08007860 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b086      	sub	sp, #24
 8007864:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007866:	4b46      	ldr	r3, [pc, #280]	; (8007980 <xPortStartScheduler+0x120>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4a46      	ldr	r2, [pc, #280]	; (8007984 <xPortStartScheduler+0x124>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d10a      	bne.n	8007886 <xPortStartScheduler+0x26>
	__asm volatile
 8007870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007874:	f383 8811 	msr	BASEPRI, r3
 8007878:	f3bf 8f6f 	isb	sy
 800787c:	f3bf 8f4f 	dsb	sy
 8007880:	613b      	str	r3, [r7, #16]
}
 8007882:	bf00      	nop
 8007884:	e7fe      	b.n	8007884 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007886:	4b3e      	ldr	r3, [pc, #248]	; (8007980 <xPortStartScheduler+0x120>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a3f      	ldr	r2, [pc, #252]	; (8007988 <xPortStartScheduler+0x128>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d10a      	bne.n	80078a6 <xPortStartScheduler+0x46>
	__asm volatile
 8007890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007894:	f383 8811 	msr	BASEPRI, r3
 8007898:	f3bf 8f6f 	isb	sy
 800789c:	f3bf 8f4f 	dsb	sy
 80078a0:	60fb      	str	r3, [r7, #12]
}
 80078a2:	bf00      	nop
 80078a4:	e7fe      	b.n	80078a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80078a6:	4b39      	ldr	r3, [pc, #228]	; (800798c <xPortStartScheduler+0x12c>)
 80078a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	781b      	ldrb	r3, [r3, #0]
 80078ae:	b2db      	uxtb	r3, r3
 80078b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80078b2:	697b      	ldr	r3, [r7, #20]
 80078b4:	22ff      	movs	r2, #255	; 0xff
 80078b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	781b      	ldrb	r3, [r3, #0]
 80078bc:	b2db      	uxtb	r3, r3
 80078be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80078c0:	78fb      	ldrb	r3, [r7, #3]
 80078c2:	b2db      	uxtb	r3, r3
 80078c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80078c8:	b2da      	uxtb	r2, r3
 80078ca:	4b31      	ldr	r3, [pc, #196]	; (8007990 <xPortStartScheduler+0x130>)
 80078cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80078ce:	4b31      	ldr	r3, [pc, #196]	; (8007994 <xPortStartScheduler+0x134>)
 80078d0:	2207      	movs	r2, #7
 80078d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80078d4:	e009      	b.n	80078ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80078d6:	4b2f      	ldr	r3, [pc, #188]	; (8007994 <xPortStartScheduler+0x134>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	3b01      	subs	r3, #1
 80078dc:	4a2d      	ldr	r2, [pc, #180]	; (8007994 <xPortStartScheduler+0x134>)
 80078de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80078e0:	78fb      	ldrb	r3, [r7, #3]
 80078e2:	b2db      	uxtb	r3, r3
 80078e4:	005b      	lsls	r3, r3, #1
 80078e6:	b2db      	uxtb	r3, r3
 80078e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80078ea:	78fb      	ldrb	r3, [r7, #3]
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078f2:	2b80      	cmp	r3, #128	; 0x80
 80078f4:	d0ef      	beq.n	80078d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80078f6:	4b27      	ldr	r3, [pc, #156]	; (8007994 <xPortStartScheduler+0x134>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f1c3 0307 	rsb	r3, r3, #7
 80078fe:	2b04      	cmp	r3, #4
 8007900:	d00a      	beq.n	8007918 <xPortStartScheduler+0xb8>
	__asm volatile
 8007902:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007906:	f383 8811 	msr	BASEPRI, r3
 800790a:	f3bf 8f6f 	isb	sy
 800790e:	f3bf 8f4f 	dsb	sy
 8007912:	60bb      	str	r3, [r7, #8]
}
 8007914:	bf00      	nop
 8007916:	e7fe      	b.n	8007916 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007918:	4b1e      	ldr	r3, [pc, #120]	; (8007994 <xPortStartScheduler+0x134>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	021b      	lsls	r3, r3, #8
 800791e:	4a1d      	ldr	r2, [pc, #116]	; (8007994 <xPortStartScheduler+0x134>)
 8007920:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007922:	4b1c      	ldr	r3, [pc, #112]	; (8007994 <xPortStartScheduler+0x134>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800792a:	4a1a      	ldr	r2, [pc, #104]	; (8007994 <xPortStartScheduler+0x134>)
 800792c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	b2da      	uxtb	r2, r3
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007936:	4b18      	ldr	r3, [pc, #96]	; (8007998 <xPortStartScheduler+0x138>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a17      	ldr	r2, [pc, #92]	; (8007998 <xPortStartScheduler+0x138>)
 800793c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007940:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007942:	4b15      	ldr	r3, [pc, #84]	; (8007998 <xPortStartScheduler+0x138>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4a14      	ldr	r2, [pc, #80]	; (8007998 <xPortStartScheduler+0x138>)
 8007948:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800794c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800794e:	f000 f8dd 	bl	8007b0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007952:	4b12      	ldr	r3, [pc, #72]	; (800799c <xPortStartScheduler+0x13c>)
 8007954:	2200      	movs	r2, #0
 8007956:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007958:	f000 f8fc 	bl	8007b54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800795c:	4b10      	ldr	r3, [pc, #64]	; (80079a0 <xPortStartScheduler+0x140>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4a0f      	ldr	r2, [pc, #60]	; (80079a0 <xPortStartScheduler+0x140>)
 8007962:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007966:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007968:	f7ff ff66 	bl	8007838 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800796c:	f7ff fd4e 	bl	800740c <vTaskSwitchContext>
	prvTaskExitError();
 8007970:	f7ff ff22 	bl	80077b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007974:	2300      	movs	r3, #0
}
 8007976:	4618      	mov	r0, r3
 8007978:	3718      	adds	r7, #24
 800797a:	46bd      	mov	sp, r7
 800797c:	bd80      	pop	{r7, pc}
 800797e:	bf00      	nop
 8007980:	e000ed00 	.word	0xe000ed00
 8007984:	410fc271 	.word	0x410fc271
 8007988:	410fc270 	.word	0x410fc270
 800798c:	e000e400 	.word	0xe000e400
 8007990:	20000854 	.word	0x20000854
 8007994:	20000858 	.word	0x20000858
 8007998:	e000ed20 	.word	0xe000ed20
 800799c:	200000d0 	.word	0x200000d0
 80079a0:	e000ef34 	.word	0xe000ef34

080079a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80079a4:	b480      	push	{r7}
 80079a6:	b083      	sub	sp, #12
 80079a8:	af00      	add	r7, sp, #0
	__asm volatile
 80079aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079ae:	f383 8811 	msr	BASEPRI, r3
 80079b2:	f3bf 8f6f 	isb	sy
 80079b6:	f3bf 8f4f 	dsb	sy
 80079ba:	607b      	str	r3, [r7, #4]
}
 80079bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80079be:	4b0f      	ldr	r3, [pc, #60]	; (80079fc <vPortEnterCritical+0x58>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	3301      	adds	r3, #1
 80079c4:	4a0d      	ldr	r2, [pc, #52]	; (80079fc <vPortEnterCritical+0x58>)
 80079c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80079c8:	4b0c      	ldr	r3, [pc, #48]	; (80079fc <vPortEnterCritical+0x58>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	d10f      	bne.n	80079f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80079d0:	4b0b      	ldr	r3, [pc, #44]	; (8007a00 <vPortEnterCritical+0x5c>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	b2db      	uxtb	r3, r3
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d00a      	beq.n	80079f0 <vPortEnterCritical+0x4c>
	__asm volatile
 80079da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079de:	f383 8811 	msr	BASEPRI, r3
 80079e2:	f3bf 8f6f 	isb	sy
 80079e6:	f3bf 8f4f 	dsb	sy
 80079ea:	603b      	str	r3, [r7, #0]
}
 80079ec:	bf00      	nop
 80079ee:	e7fe      	b.n	80079ee <vPortEnterCritical+0x4a>
	}
}
 80079f0:	bf00      	nop
 80079f2:	370c      	adds	r7, #12
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr
 80079fc:	200000d0 	.word	0x200000d0
 8007a00:	e000ed04 	.word	0xe000ed04

08007a04 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007a04:	b480      	push	{r7}
 8007a06:	b083      	sub	sp, #12
 8007a08:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007a0a:	4b12      	ldr	r3, [pc, #72]	; (8007a54 <vPortExitCritical+0x50>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d10a      	bne.n	8007a28 <vPortExitCritical+0x24>
	__asm volatile
 8007a12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a16:	f383 8811 	msr	BASEPRI, r3
 8007a1a:	f3bf 8f6f 	isb	sy
 8007a1e:	f3bf 8f4f 	dsb	sy
 8007a22:	607b      	str	r3, [r7, #4]
}
 8007a24:	bf00      	nop
 8007a26:	e7fe      	b.n	8007a26 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007a28:	4b0a      	ldr	r3, [pc, #40]	; (8007a54 <vPortExitCritical+0x50>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	4a09      	ldr	r2, [pc, #36]	; (8007a54 <vPortExitCritical+0x50>)
 8007a30:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007a32:	4b08      	ldr	r3, [pc, #32]	; (8007a54 <vPortExitCritical+0x50>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d105      	bne.n	8007a46 <vPortExitCritical+0x42>
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	f383 8811 	msr	BASEPRI, r3
}
 8007a44:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007a46:	bf00      	nop
 8007a48:	370c      	adds	r7, #12
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr
 8007a52:	bf00      	nop
 8007a54:	200000d0 	.word	0x200000d0
	...

08007a60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007a60:	f3ef 8009 	mrs	r0, PSP
 8007a64:	f3bf 8f6f 	isb	sy
 8007a68:	4b15      	ldr	r3, [pc, #84]	; (8007ac0 <pxCurrentTCBConst>)
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	f01e 0f10 	tst.w	lr, #16
 8007a70:	bf08      	it	eq
 8007a72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007a76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a7a:	6010      	str	r0, [r2, #0]
 8007a7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007a80:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007a84:	f380 8811 	msr	BASEPRI, r0
 8007a88:	f3bf 8f4f 	dsb	sy
 8007a8c:	f3bf 8f6f 	isb	sy
 8007a90:	f7ff fcbc 	bl	800740c <vTaskSwitchContext>
 8007a94:	f04f 0000 	mov.w	r0, #0
 8007a98:	f380 8811 	msr	BASEPRI, r0
 8007a9c:	bc09      	pop	{r0, r3}
 8007a9e:	6819      	ldr	r1, [r3, #0]
 8007aa0:	6808      	ldr	r0, [r1, #0]
 8007aa2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aa6:	f01e 0f10 	tst.w	lr, #16
 8007aaa:	bf08      	it	eq
 8007aac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007ab0:	f380 8809 	msr	PSP, r0
 8007ab4:	f3bf 8f6f 	isb	sy
 8007ab8:	4770      	bx	lr
 8007aba:	bf00      	nop
 8007abc:	f3af 8000 	nop.w

08007ac0 <pxCurrentTCBConst>:
 8007ac0:	20000728 	.word	0x20000728
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007ac4:	bf00      	nop
 8007ac6:	bf00      	nop

08007ac8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b082      	sub	sp, #8
 8007acc:	af00      	add	r7, sp, #0
	__asm volatile
 8007ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ad2:	f383 8811 	msr	BASEPRI, r3
 8007ad6:	f3bf 8f6f 	isb	sy
 8007ada:	f3bf 8f4f 	dsb	sy
 8007ade:	607b      	str	r3, [r7, #4]
}
 8007ae0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007ae2:	f7ff fbdb 	bl	800729c <xTaskIncrementTick>
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d003      	beq.n	8007af4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007aec:	4b06      	ldr	r3, [pc, #24]	; (8007b08 <SysTick_Handler+0x40>)
 8007aee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007af2:	601a      	str	r2, [r3, #0]
 8007af4:	2300      	movs	r3, #0
 8007af6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	f383 8811 	msr	BASEPRI, r3
}
 8007afe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007b00:	bf00      	nop
 8007b02:	3708      	adds	r7, #8
 8007b04:	46bd      	mov	sp, r7
 8007b06:	bd80      	pop	{r7, pc}
 8007b08:	e000ed04 	.word	0xe000ed04

08007b0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007b10:	4b0b      	ldr	r3, [pc, #44]	; (8007b40 <vPortSetupTimerInterrupt+0x34>)
 8007b12:	2200      	movs	r2, #0
 8007b14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007b16:	4b0b      	ldr	r3, [pc, #44]	; (8007b44 <vPortSetupTimerInterrupt+0x38>)
 8007b18:	2200      	movs	r2, #0
 8007b1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007b1c:	4b0a      	ldr	r3, [pc, #40]	; (8007b48 <vPortSetupTimerInterrupt+0x3c>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4a0a      	ldr	r2, [pc, #40]	; (8007b4c <vPortSetupTimerInterrupt+0x40>)
 8007b22:	fba2 2303 	umull	r2, r3, r2, r3
 8007b26:	099b      	lsrs	r3, r3, #6
 8007b28:	4a09      	ldr	r2, [pc, #36]	; (8007b50 <vPortSetupTimerInterrupt+0x44>)
 8007b2a:	3b01      	subs	r3, #1
 8007b2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007b2e:	4b04      	ldr	r3, [pc, #16]	; (8007b40 <vPortSetupTimerInterrupt+0x34>)
 8007b30:	2207      	movs	r2, #7
 8007b32:	601a      	str	r2, [r3, #0]
}
 8007b34:	bf00      	nop
 8007b36:	46bd      	mov	sp, r7
 8007b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3c:	4770      	bx	lr
 8007b3e:	bf00      	nop
 8007b40:	e000e010 	.word	0xe000e010
 8007b44:	e000e018 	.word	0xe000e018
 8007b48:	20000000 	.word	0x20000000
 8007b4c:	10624dd3 	.word	0x10624dd3
 8007b50:	e000e014 	.word	0xe000e014

08007b54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007b54:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007b64 <vPortEnableVFP+0x10>
 8007b58:	6801      	ldr	r1, [r0, #0]
 8007b5a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007b5e:	6001      	str	r1, [r0, #0]
 8007b60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007b62:	bf00      	nop
 8007b64:	e000ed88 	.word	0xe000ed88

08007b68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007b68:	b480      	push	{r7}
 8007b6a:	b085      	sub	sp, #20
 8007b6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007b6e:	f3ef 8305 	mrs	r3, IPSR
 8007b72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2b0f      	cmp	r3, #15
 8007b78:	d914      	bls.n	8007ba4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007b7a:	4a17      	ldr	r2, [pc, #92]	; (8007bd8 <vPortValidateInterruptPriority+0x70>)
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	4413      	add	r3, r2
 8007b80:	781b      	ldrb	r3, [r3, #0]
 8007b82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007b84:	4b15      	ldr	r3, [pc, #84]	; (8007bdc <vPortValidateInterruptPriority+0x74>)
 8007b86:	781b      	ldrb	r3, [r3, #0]
 8007b88:	7afa      	ldrb	r2, [r7, #11]
 8007b8a:	429a      	cmp	r2, r3
 8007b8c:	d20a      	bcs.n	8007ba4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b92:	f383 8811 	msr	BASEPRI, r3
 8007b96:	f3bf 8f6f 	isb	sy
 8007b9a:	f3bf 8f4f 	dsb	sy
 8007b9e:	607b      	str	r3, [r7, #4]
}
 8007ba0:	bf00      	nop
 8007ba2:	e7fe      	b.n	8007ba2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007ba4:	4b0e      	ldr	r3, [pc, #56]	; (8007be0 <vPortValidateInterruptPriority+0x78>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007bac:	4b0d      	ldr	r3, [pc, #52]	; (8007be4 <vPortValidateInterruptPriority+0x7c>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	d90a      	bls.n	8007bca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb8:	f383 8811 	msr	BASEPRI, r3
 8007bbc:	f3bf 8f6f 	isb	sy
 8007bc0:	f3bf 8f4f 	dsb	sy
 8007bc4:	603b      	str	r3, [r7, #0]
}
 8007bc6:	bf00      	nop
 8007bc8:	e7fe      	b.n	8007bc8 <vPortValidateInterruptPriority+0x60>
	}
 8007bca:	bf00      	nop
 8007bcc:	3714      	adds	r7, #20
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd4:	4770      	bx	lr
 8007bd6:	bf00      	nop
 8007bd8:	e000e3f0 	.word	0xe000e3f0
 8007bdc:	20000854 	.word	0x20000854
 8007be0:	e000ed0c 	.word	0xe000ed0c
 8007be4:	20000858 	.word	0x20000858

08007be8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b08a      	sub	sp, #40	; 0x28
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007bf4:	f7ff fa98 	bl	8007128 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007bf8:	4b5b      	ldr	r3, [pc, #364]	; (8007d68 <pvPortMalloc+0x180>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d101      	bne.n	8007c04 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007c00:	f000 f920 	bl	8007e44 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007c04:	4b59      	ldr	r3, [pc, #356]	; (8007d6c <pvPortMalloc+0x184>)
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	4013      	ands	r3, r2
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	f040 8093 	bne.w	8007d38 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d01d      	beq.n	8007c54 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007c18:	2208      	movs	r2, #8
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	4413      	add	r3, r2
 8007c1e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f003 0307 	and.w	r3, r3, #7
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d014      	beq.n	8007c54 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f023 0307 	bic.w	r3, r3, #7
 8007c30:	3308      	adds	r3, #8
 8007c32:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	f003 0307 	and.w	r3, r3, #7
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d00a      	beq.n	8007c54 <pvPortMalloc+0x6c>
	__asm volatile
 8007c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c42:	f383 8811 	msr	BASEPRI, r3
 8007c46:	f3bf 8f6f 	isb	sy
 8007c4a:	f3bf 8f4f 	dsb	sy
 8007c4e:	617b      	str	r3, [r7, #20]
}
 8007c50:	bf00      	nop
 8007c52:	e7fe      	b.n	8007c52 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d06e      	beq.n	8007d38 <pvPortMalloc+0x150>
 8007c5a:	4b45      	ldr	r3, [pc, #276]	; (8007d70 <pvPortMalloc+0x188>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	687a      	ldr	r2, [r7, #4]
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d869      	bhi.n	8007d38 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007c64:	4b43      	ldr	r3, [pc, #268]	; (8007d74 <pvPortMalloc+0x18c>)
 8007c66:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007c68:	4b42      	ldr	r3, [pc, #264]	; (8007d74 <pvPortMalloc+0x18c>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007c6e:	e004      	b.n	8007c7a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c72:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	687a      	ldr	r2, [r7, #4]
 8007c80:	429a      	cmp	r2, r3
 8007c82:	d903      	bls.n	8007c8c <pvPortMalloc+0xa4>
 8007c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d1f1      	bne.n	8007c70 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007c8c:	4b36      	ldr	r3, [pc, #216]	; (8007d68 <pvPortMalloc+0x180>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d050      	beq.n	8007d38 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007c96:	6a3b      	ldr	r3, [r7, #32]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	2208      	movs	r2, #8
 8007c9c:	4413      	add	r3, r2
 8007c9e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	6a3b      	ldr	r3, [r7, #32]
 8007ca6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007caa:	685a      	ldr	r2, [r3, #4]
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	1ad2      	subs	r2, r2, r3
 8007cb0:	2308      	movs	r3, #8
 8007cb2:	005b      	lsls	r3, r3, #1
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	d91f      	bls.n	8007cf8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007cb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	4413      	add	r3, r2
 8007cbe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007cc0:	69bb      	ldr	r3, [r7, #24]
 8007cc2:	f003 0307 	and.w	r3, r3, #7
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d00a      	beq.n	8007ce0 <pvPortMalloc+0xf8>
	__asm volatile
 8007cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cce:	f383 8811 	msr	BASEPRI, r3
 8007cd2:	f3bf 8f6f 	isb	sy
 8007cd6:	f3bf 8f4f 	dsb	sy
 8007cda:	613b      	str	r3, [r7, #16]
}
 8007cdc:	bf00      	nop
 8007cde:	e7fe      	b.n	8007cde <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ce2:	685a      	ldr	r2, [r3, #4]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	1ad2      	subs	r2, r2, r3
 8007ce8:	69bb      	ldr	r3, [r7, #24]
 8007cea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cee:	687a      	ldr	r2, [r7, #4]
 8007cf0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007cf2:	69b8      	ldr	r0, [r7, #24]
 8007cf4:	f000 f908 	bl	8007f08 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007cf8:	4b1d      	ldr	r3, [pc, #116]	; (8007d70 <pvPortMalloc+0x188>)
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	1ad3      	subs	r3, r2, r3
 8007d02:	4a1b      	ldr	r2, [pc, #108]	; (8007d70 <pvPortMalloc+0x188>)
 8007d04:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007d06:	4b1a      	ldr	r3, [pc, #104]	; (8007d70 <pvPortMalloc+0x188>)
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	4b1b      	ldr	r3, [pc, #108]	; (8007d78 <pvPortMalloc+0x190>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	d203      	bcs.n	8007d1a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007d12:	4b17      	ldr	r3, [pc, #92]	; (8007d70 <pvPortMalloc+0x188>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a18      	ldr	r2, [pc, #96]	; (8007d78 <pvPortMalloc+0x190>)
 8007d18:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d1c:	685a      	ldr	r2, [r3, #4]
 8007d1e:	4b13      	ldr	r3, [pc, #76]	; (8007d6c <pvPortMalloc+0x184>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	431a      	orrs	r2, r3
 8007d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d26:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007d2e:	4b13      	ldr	r3, [pc, #76]	; (8007d7c <pvPortMalloc+0x194>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	3301      	adds	r3, #1
 8007d34:	4a11      	ldr	r2, [pc, #68]	; (8007d7c <pvPortMalloc+0x194>)
 8007d36:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007d38:	f7ff fa04 	bl	8007144 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007d3c:	69fb      	ldr	r3, [r7, #28]
 8007d3e:	f003 0307 	and.w	r3, r3, #7
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d00a      	beq.n	8007d5c <pvPortMalloc+0x174>
	__asm volatile
 8007d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d4a:	f383 8811 	msr	BASEPRI, r3
 8007d4e:	f3bf 8f6f 	isb	sy
 8007d52:	f3bf 8f4f 	dsb	sy
 8007d56:	60fb      	str	r3, [r7, #12]
}
 8007d58:	bf00      	nop
 8007d5a:	e7fe      	b.n	8007d5a <pvPortMalloc+0x172>
	return pvReturn;
 8007d5c:	69fb      	ldr	r3, [r7, #28]
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3728      	adds	r7, #40	; 0x28
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
 8007d66:	bf00      	nop
 8007d68:	20001bec 	.word	0x20001bec
 8007d6c:	20001c00 	.word	0x20001c00
 8007d70:	20001bf0 	.word	0x20001bf0
 8007d74:	20001be4 	.word	0x20001be4
 8007d78:	20001bf4 	.word	0x20001bf4
 8007d7c:	20001bf8 	.word	0x20001bf8

08007d80 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b086      	sub	sp, #24
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d04d      	beq.n	8007e2e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007d92:	2308      	movs	r3, #8
 8007d94:	425b      	negs	r3, r3
 8007d96:	697a      	ldr	r2, [r7, #20]
 8007d98:	4413      	add	r3, r2
 8007d9a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	685a      	ldr	r2, [r3, #4]
 8007da4:	4b24      	ldr	r3, [pc, #144]	; (8007e38 <vPortFree+0xb8>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4013      	ands	r3, r2
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d10a      	bne.n	8007dc4 <vPortFree+0x44>
	__asm volatile
 8007dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007db2:	f383 8811 	msr	BASEPRI, r3
 8007db6:	f3bf 8f6f 	isb	sy
 8007dba:	f3bf 8f4f 	dsb	sy
 8007dbe:	60fb      	str	r3, [r7, #12]
}
 8007dc0:	bf00      	nop
 8007dc2:	e7fe      	b.n	8007dc2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007dc4:	693b      	ldr	r3, [r7, #16]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d00a      	beq.n	8007de2 <vPortFree+0x62>
	__asm volatile
 8007dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dd0:	f383 8811 	msr	BASEPRI, r3
 8007dd4:	f3bf 8f6f 	isb	sy
 8007dd8:	f3bf 8f4f 	dsb	sy
 8007ddc:	60bb      	str	r3, [r7, #8]
}
 8007dde:	bf00      	nop
 8007de0:	e7fe      	b.n	8007de0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	685a      	ldr	r2, [r3, #4]
 8007de6:	4b14      	ldr	r3, [pc, #80]	; (8007e38 <vPortFree+0xb8>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4013      	ands	r3, r2
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d01e      	beq.n	8007e2e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d11a      	bne.n	8007e2e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	685a      	ldr	r2, [r3, #4]
 8007dfc:	4b0e      	ldr	r3, [pc, #56]	; (8007e38 <vPortFree+0xb8>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	43db      	mvns	r3, r3
 8007e02:	401a      	ands	r2, r3
 8007e04:	693b      	ldr	r3, [r7, #16]
 8007e06:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007e08:	f7ff f98e 	bl	8007128 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	685a      	ldr	r2, [r3, #4]
 8007e10:	4b0a      	ldr	r3, [pc, #40]	; (8007e3c <vPortFree+0xbc>)
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4413      	add	r3, r2
 8007e16:	4a09      	ldr	r2, [pc, #36]	; (8007e3c <vPortFree+0xbc>)
 8007e18:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007e1a:	6938      	ldr	r0, [r7, #16]
 8007e1c:	f000 f874 	bl	8007f08 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007e20:	4b07      	ldr	r3, [pc, #28]	; (8007e40 <vPortFree+0xc0>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	3301      	adds	r3, #1
 8007e26:	4a06      	ldr	r2, [pc, #24]	; (8007e40 <vPortFree+0xc0>)
 8007e28:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007e2a:	f7ff f98b 	bl	8007144 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007e2e:	bf00      	nop
 8007e30:	3718      	adds	r7, #24
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	bf00      	nop
 8007e38:	20001c00 	.word	0x20001c00
 8007e3c:	20001bf0 	.word	0x20001bf0
 8007e40:	20001bfc 	.word	0x20001bfc

08007e44 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007e44:	b480      	push	{r7}
 8007e46:	b085      	sub	sp, #20
 8007e48:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007e4a:	f241 3388 	movw	r3, #5000	; 0x1388
 8007e4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007e50:	4b27      	ldr	r3, [pc, #156]	; (8007ef0 <prvHeapInit+0xac>)
 8007e52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f003 0307 	and.w	r3, r3, #7
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d00c      	beq.n	8007e78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	3307      	adds	r3, #7
 8007e62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f023 0307 	bic.w	r3, r3, #7
 8007e6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007e6c:	68ba      	ldr	r2, [r7, #8]
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	1ad3      	subs	r3, r2, r3
 8007e72:	4a1f      	ldr	r2, [pc, #124]	; (8007ef0 <prvHeapInit+0xac>)
 8007e74:	4413      	add	r3, r2
 8007e76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007e7c:	4a1d      	ldr	r2, [pc, #116]	; (8007ef4 <prvHeapInit+0xb0>)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007e82:	4b1c      	ldr	r3, [pc, #112]	; (8007ef4 <prvHeapInit+0xb0>)
 8007e84:	2200      	movs	r2, #0
 8007e86:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	68ba      	ldr	r2, [r7, #8]
 8007e8c:	4413      	add	r3, r2
 8007e8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007e90:	2208      	movs	r2, #8
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	1a9b      	subs	r3, r3, r2
 8007e96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f023 0307 	bic.w	r3, r3, #7
 8007e9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	4a15      	ldr	r2, [pc, #84]	; (8007ef8 <prvHeapInit+0xb4>)
 8007ea4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007ea6:	4b14      	ldr	r3, [pc, #80]	; (8007ef8 <prvHeapInit+0xb4>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007eae:	4b12      	ldr	r3, [pc, #72]	; (8007ef8 <prvHeapInit+0xb4>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	68fa      	ldr	r2, [r7, #12]
 8007ebe:	1ad2      	subs	r2, r2, r3
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007ec4:	4b0c      	ldr	r3, [pc, #48]	; (8007ef8 <prvHeapInit+0xb4>)
 8007ec6:	681a      	ldr	r2, [r3, #0]
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	4a0a      	ldr	r2, [pc, #40]	; (8007efc <prvHeapInit+0xb8>)
 8007ed2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	4a09      	ldr	r2, [pc, #36]	; (8007f00 <prvHeapInit+0xbc>)
 8007eda:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007edc:	4b09      	ldr	r3, [pc, #36]	; (8007f04 <prvHeapInit+0xc0>)
 8007ede:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007ee2:	601a      	str	r2, [r3, #0]
}
 8007ee4:	bf00      	nop
 8007ee6:	3714      	adds	r7, #20
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr
 8007ef0:	2000085c 	.word	0x2000085c
 8007ef4:	20001be4 	.word	0x20001be4
 8007ef8:	20001bec 	.word	0x20001bec
 8007efc:	20001bf4 	.word	0x20001bf4
 8007f00:	20001bf0 	.word	0x20001bf0
 8007f04:	20001c00 	.word	0x20001c00

08007f08 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b085      	sub	sp, #20
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007f10:	4b28      	ldr	r3, [pc, #160]	; (8007fb4 <prvInsertBlockIntoFreeList+0xac>)
 8007f12:	60fb      	str	r3, [r7, #12]
 8007f14:	e002      	b.n	8007f1c <prvInsertBlockIntoFreeList+0x14>
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	60fb      	str	r3, [r7, #12]
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	687a      	ldr	r2, [r7, #4]
 8007f22:	429a      	cmp	r2, r3
 8007f24:	d8f7      	bhi.n	8007f16 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	68ba      	ldr	r2, [r7, #8]
 8007f30:	4413      	add	r3, r2
 8007f32:	687a      	ldr	r2, [r7, #4]
 8007f34:	429a      	cmp	r2, r3
 8007f36:	d108      	bne.n	8007f4a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	685a      	ldr	r2, [r3, #4]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	685b      	ldr	r3, [r3, #4]
 8007f40:	441a      	add	r2, r3
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	68ba      	ldr	r2, [r7, #8]
 8007f54:	441a      	add	r2, r3
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d118      	bne.n	8007f90 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681a      	ldr	r2, [r3, #0]
 8007f62:	4b15      	ldr	r3, [pc, #84]	; (8007fb8 <prvInsertBlockIntoFreeList+0xb0>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	429a      	cmp	r2, r3
 8007f68:	d00d      	beq.n	8007f86 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	685a      	ldr	r2, [r3, #4]
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	441a      	add	r2, r3
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	681a      	ldr	r2, [r3, #0]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	601a      	str	r2, [r3, #0]
 8007f84:	e008      	b.n	8007f98 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007f86:	4b0c      	ldr	r3, [pc, #48]	; (8007fb8 <prvInsertBlockIntoFreeList+0xb0>)
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	601a      	str	r2, [r3, #0]
 8007f8e:	e003      	b.n	8007f98 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681a      	ldr	r2, [r3, #0]
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007f98:	68fa      	ldr	r2, [r7, #12]
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	429a      	cmp	r2, r3
 8007f9e:	d002      	beq.n	8007fa6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	687a      	ldr	r2, [r7, #4]
 8007fa4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007fa6:	bf00      	nop
 8007fa8:	3714      	adds	r7, #20
 8007faa:	46bd      	mov	sp, r7
 8007fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb0:	4770      	bx	lr
 8007fb2:	bf00      	nop
 8007fb4:	20001be4 	.word	0x20001be4
 8007fb8:	20001bec 	.word	0x20001bec

08007fbc <__errno>:
 8007fbc:	4b01      	ldr	r3, [pc, #4]	; (8007fc4 <__errno+0x8>)
 8007fbe:	6818      	ldr	r0, [r3, #0]
 8007fc0:	4770      	bx	lr
 8007fc2:	bf00      	nop
 8007fc4:	200000d4 	.word	0x200000d4

08007fc8 <std>:
 8007fc8:	2300      	movs	r3, #0
 8007fca:	b510      	push	{r4, lr}
 8007fcc:	4604      	mov	r4, r0
 8007fce:	e9c0 3300 	strd	r3, r3, [r0]
 8007fd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007fd6:	6083      	str	r3, [r0, #8]
 8007fd8:	8181      	strh	r1, [r0, #12]
 8007fda:	6643      	str	r3, [r0, #100]	; 0x64
 8007fdc:	81c2      	strh	r2, [r0, #14]
 8007fde:	6183      	str	r3, [r0, #24]
 8007fe0:	4619      	mov	r1, r3
 8007fe2:	2208      	movs	r2, #8
 8007fe4:	305c      	adds	r0, #92	; 0x5c
 8007fe6:	f000 f91a 	bl	800821e <memset>
 8007fea:	4b05      	ldr	r3, [pc, #20]	; (8008000 <std+0x38>)
 8007fec:	6263      	str	r3, [r4, #36]	; 0x24
 8007fee:	4b05      	ldr	r3, [pc, #20]	; (8008004 <std+0x3c>)
 8007ff0:	62a3      	str	r3, [r4, #40]	; 0x28
 8007ff2:	4b05      	ldr	r3, [pc, #20]	; (8008008 <std+0x40>)
 8007ff4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007ff6:	4b05      	ldr	r3, [pc, #20]	; (800800c <std+0x44>)
 8007ff8:	6224      	str	r4, [r4, #32]
 8007ffa:	6323      	str	r3, [r4, #48]	; 0x30
 8007ffc:	bd10      	pop	{r4, pc}
 8007ffe:	bf00      	nop
 8008000:	08008d61 	.word	0x08008d61
 8008004:	08008d83 	.word	0x08008d83
 8008008:	08008dbb 	.word	0x08008dbb
 800800c:	08008ddf 	.word	0x08008ddf

08008010 <_cleanup_r>:
 8008010:	4901      	ldr	r1, [pc, #4]	; (8008018 <_cleanup_r+0x8>)
 8008012:	f000 b8af 	b.w	8008174 <_fwalk_reent>
 8008016:	bf00      	nop
 8008018:	08009de9 	.word	0x08009de9

0800801c <__sfmoreglue>:
 800801c:	b570      	push	{r4, r5, r6, lr}
 800801e:	2268      	movs	r2, #104	; 0x68
 8008020:	1e4d      	subs	r5, r1, #1
 8008022:	4355      	muls	r5, r2
 8008024:	460e      	mov	r6, r1
 8008026:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800802a:	f000 f921 	bl	8008270 <_malloc_r>
 800802e:	4604      	mov	r4, r0
 8008030:	b140      	cbz	r0, 8008044 <__sfmoreglue+0x28>
 8008032:	2100      	movs	r1, #0
 8008034:	e9c0 1600 	strd	r1, r6, [r0]
 8008038:	300c      	adds	r0, #12
 800803a:	60a0      	str	r0, [r4, #8]
 800803c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008040:	f000 f8ed 	bl	800821e <memset>
 8008044:	4620      	mov	r0, r4
 8008046:	bd70      	pop	{r4, r5, r6, pc}

08008048 <__sfp_lock_acquire>:
 8008048:	4801      	ldr	r0, [pc, #4]	; (8008050 <__sfp_lock_acquire+0x8>)
 800804a:	f000 b8d8 	b.w	80081fe <__retarget_lock_acquire_recursive>
 800804e:	bf00      	nop
 8008050:	20001c05 	.word	0x20001c05

08008054 <__sfp_lock_release>:
 8008054:	4801      	ldr	r0, [pc, #4]	; (800805c <__sfp_lock_release+0x8>)
 8008056:	f000 b8d3 	b.w	8008200 <__retarget_lock_release_recursive>
 800805a:	bf00      	nop
 800805c:	20001c05 	.word	0x20001c05

08008060 <__sinit_lock_acquire>:
 8008060:	4801      	ldr	r0, [pc, #4]	; (8008068 <__sinit_lock_acquire+0x8>)
 8008062:	f000 b8cc 	b.w	80081fe <__retarget_lock_acquire_recursive>
 8008066:	bf00      	nop
 8008068:	20001c06 	.word	0x20001c06

0800806c <__sinit_lock_release>:
 800806c:	4801      	ldr	r0, [pc, #4]	; (8008074 <__sinit_lock_release+0x8>)
 800806e:	f000 b8c7 	b.w	8008200 <__retarget_lock_release_recursive>
 8008072:	bf00      	nop
 8008074:	20001c06 	.word	0x20001c06

08008078 <__sinit>:
 8008078:	b510      	push	{r4, lr}
 800807a:	4604      	mov	r4, r0
 800807c:	f7ff fff0 	bl	8008060 <__sinit_lock_acquire>
 8008080:	69a3      	ldr	r3, [r4, #24]
 8008082:	b11b      	cbz	r3, 800808c <__sinit+0x14>
 8008084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008088:	f7ff bff0 	b.w	800806c <__sinit_lock_release>
 800808c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008090:	6523      	str	r3, [r4, #80]	; 0x50
 8008092:	4b13      	ldr	r3, [pc, #76]	; (80080e0 <__sinit+0x68>)
 8008094:	4a13      	ldr	r2, [pc, #76]	; (80080e4 <__sinit+0x6c>)
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	62a2      	str	r2, [r4, #40]	; 0x28
 800809a:	42a3      	cmp	r3, r4
 800809c:	bf04      	itt	eq
 800809e:	2301      	moveq	r3, #1
 80080a0:	61a3      	streq	r3, [r4, #24]
 80080a2:	4620      	mov	r0, r4
 80080a4:	f000 f820 	bl	80080e8 <__sfp>
 80080a8:	6060      	str	r0, [r4, #4]
 80080aa:	4620      	mov	r0, r4
 80080ac:	f000 f81c 	bl	80080e8 <__sfp>
 80080b0:	60a0      	str	r0, [r4, #8]
 80080b2:	4620      	mov	r0, r4
 80080b4:	f000 f818 	bl	80080e8 <__sfp>
 80080b8:	2200      	movs	r2, #0
 80080ba:	60e0      	str	r0, [r4, #12]
 80080bc:	2104      	movs	r1, #4
 80080be:	6860      	ldr	r0, [r4, #4]
 80080c0:	f7ff ff82 	bl	8007fc8 <std>
 80080c4:	68a0      	ldr	r0, [r4, #8]
 80080c6:	2201      	movs	r2, #1
 80080c8:	2109      	movs	r1, #9
 80080ca:	f7ff ff7d 	bl	8007fc8 <std>
 80080ce:	68e0      	ldr	r0, [r4, #12]
 80080d0:	2202      	movs	r2, #2
 80080d2:	2112      	movs	r1, #18
 80080d4:	f7ff ff78 	bl	8007fc8 <std>
 80080d8:	2301      	movs	r3, #1
 80080da:	61a3      	str	r3, [r4, #24]
 80080dc:	e7d2      	b.n	8008084 <__sinit+0xc>
 80080de:	bf00      	nop
 80080e0:	0800b044 	.word	0x0800b044
 80080e4:	08008011 	.word	0x08008011

080080e8 <__sfp>:
 80080e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080ea:	4607      	mov	r7, r0
 80080ec:	f7ff ffac 	bl	8008048 <__sfp_lock_acquire>
 80080f0:	4b1e      	ldr	r3, [pc, #120]	; (800816c <__sfp+0x84>)
 80080f2:	681e      	ldr	r6, [r3, #0]
 80080f4:	69b3      	ldr	r3, [r6, #24]
 80080f6:	b913      	cbnz	r3, 80080fe <__sfp+0x16>
 80080f8:	4630      	mov	r0, r6
 80080fa:	f7ff ffbd 	bl	8008078 <__sinit>
 80080fe:	3648      	adds	r6, #72	; 0x48
 8008100:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008104:	3b01      	subs	r3, #1
 8008106:	d503      	bpl.n	8008110 <__sfp+0x28>
 8008108:	6833      	ldr	r3, [r6, #0]
 800810a:	b30b      	cbz	r3, 8008150 <__sfp+0x68>
 800810c:	6836      	ldr	r6, [r6, #0]
 800810e:	e7f7      	b.n	8008100 <__sfp+0x18>
 8008110:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008114:	b9d5      	cbnz	r5, 800814c <__sfp+0x64>
 8008116:	4b16      	ldr	r3, [pc, #88]	; (8008170 <__sfp+0x88>)
 8008118:	60e3      	str	r3, [r4, #12]
 800811a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800811e:	6665      	str	r5, [r4, #100]	; 0x64
 8008120:	f000 f86c 	bl	80081fc <__retarget_lock_init_recursive>
 8008124:	f7ff ff96 	bl	8008054 <__sfp_lock_release>
 8008128:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800812c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008130:	6025      	str	r5, [r4, #0]
 8008132:	61a5      	str	r5, [r4, #24]
 8008134:	2208      	movs	r2, #8
 8008136:	4629      	mov	r1, r5
 8008138:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800813c:	f000 f86f 	bl	800821e <memset>
 8008140:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008144:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008148:	4620      	mov	r0, r4
 800814a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800814c:	3468      	adds	r4, #104	; 0x68
 800814e:	e7d9      	b.n	8008104 <__sfp+0x1c>
 8008150:	2104      	movs	r1, #4
 8008152:	4638      	mov	r0, r7
 8008154:	f7ff ff62 	bl	800801c <__sfmoreglue>
 8008158:	4604      	mov	r4, r0
 800815a:	6030      	str	r0, [r6, #0]
 800815c:	2800      	cmp	r0, #0
 800815e:	d1d5      	bne.n	800810c <__sfp+0x24>
 8008160:	f7ff ff78 	bl	8008054 <__sfp_lock_release>
 8008164:	230c      	movs	r3, #12
 8008166:	603b      	str	r3, [r7, #0]
 8008168:	e7ee      	b.n	8008148 <__sfp+0x60>
 800816a:	bf00      	nop
 800816c:	0800b044 	.word	0x0800b044
 8008170:	ffff0001 	.word	0xffff0001

08008174 <_fwalk_reent>:
 8008174:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008178:	4606      	mov	r6, r0
 800817a:	4688      	mov	r8, r1
 800817c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008180:	2700      	movs	r7, #0
 8008182:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008186:	f1b9 0901 	subs.w	r9, r9, #1
 800818a:	d505      	bpl.n	8008198 <_fwalk_reent+0x24>
 800818c:	6824      	ldr	r4, [r4, #0]
 800818e:	2c00      	cmp	r4, #0
 8008190:	d1f7      	bne.n	8008182 <_fwalk_reent+0xe>
 8008192:	4638      	mov	r0, r7
 8008194:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008198:	89ab      	ldrh	r3, [r5, #12]
 800819a:	2b01      	cmp	r3, #1
 800819c:	d907      	bls.n	80081ae <_fwalk_reent+0x3a>
 800819e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081a2:	3301      	adds	r3, #1
 80081a4:	d003      	beq.n	80081ae <_fwalk_reent+0x3a>
 80081a6:	4629      	mov	r1, r5
 80081a8:	4630      	mov	r0, r6
 80081aa:	47c0      	blx	r8
 80081ac:	4307      	orrs	r7, r0
 80081ae:	3568      	adds	r5, #104	; 0x68
 80081b0:	e7e9      	b.n	8008186 <_fwalk_reent+0x12>
	...

080081b4 <__libc_init_array>:
 80081b4:	b570      	push	{r4, r5, r6, lr}
 80081b6:	4d0d      	ldr	r5, [pc, #52]	; (80081ec <__libc_init_array+0x38>)
 80081b8:	4c0d      	ldr	r4, [pc, #52]	; (80081f0 <__libc_init_array+0x3c>)
 80081ba:	1b64      	subs	r4, r4, r5
 80081bc:	10a4      	asrs	r4, r4, #2
 80081be:	2600      	movs	r6, #0
 80081c0:	42a6      	cmp	r6, r4
 80081c2:	d109      	bne.n	80081d8 <__libc_init_array+0x24>
 80081c4:	4d0b      	ldr	r5, [pc, #44]	; (80081f4 <__libc_init_array+0x40>)
 80081c6:	4c0c      	ldr	r4, [pc, #48]	; (80081f8 <__libc_init_array+0x44>)
 80081c8:	f002 fe7a 	bl	800aec0 <_init>
 80081cc:	1b64      	subs	r4, r4, r5
 80081ce:	10a4      	asrs	r4, r4, #2
 80081d0:	2600      	movs	r6, #0
 80081d2:	42a6      	cmp	r6, r4
 80081d4:	d105      	bne.n	80081e2 <__libc_init_array+0x2e>
 80081d6:	bd70      	pop	{r4, r5, r6, pc}
 80081d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80081dc:	4798      	blx	r3
 80081de:	3601      	adds	r6, #1
 80081e0:	e7ee      	b.n	80081c0 <__libc_init_array+0xc>
 80081e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80081e6:	4798      	blx	r3
 80081e8:	3601      	adds	r6, #1
 80081ea:	e7f2      	b.n	80081d2 <__libc_init_array+0x1e>
 80081ec:	0800b3c8 	.word	0x0800b3c8
 80081f0:	0800b3c8 	.word	0x0800b3c8
 80081f4:	0800b3c8 	.word	0x0800b3c8
 80081f8:	0800b3cc 	.word	0x0800b3cc

080081fc <__retarget_lock_init_recursive>:
 80081fc:	4770      	bx	lr

080081fe <__retarget_lock_acquire_recursive>:
 80081fe:	4770      	bx	lr

08008200 <__retarget_lock_release_recursive>:
 8008200:	4770      	bx	lr

08008202 <memcpy>:
 8008202:	440a      	add	r2, r1
 8008204:	4291      	cmp	r1, r2
 8008206:	f100 33ff 	add.w	r3, r0, #4294967295
 800820a:	d100      	bne.n	800820e <memcpy+0xc>
 800820c:	4770      	bx	lr
 800820e:	b510      	push	{r4, lr}
 8008210:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008214:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008218:	4291      	cmp	r1, r2
 800821a:	d1f9      	bne.n	8008210 <memcpy+0xe>
 800821c:	bd10      	pop	{r4, pc}

0800821e <memset>:
 800821e:	4402      	add	r2, r0
 8008220:	4603      	mov	r3, r0
 8008222:	4293      	cmp	r3, r2
 8008224:	d100      	bne.n	8008228 <memset+0xa>
 8008226:	4770      	bx	lr
 8008228:	f803 1b01 	strb.w	r1, [r3], #1
 800822c:	e7f9      	b.n	8008222 <memset+0x4>
	...

08008230 <sbrk_aligned>:
 8008230:	b570      	push	{r4, r5, r6, lr}
 8008232:	4e0e      	ldr	r6, [pc, #56]	; (800826c <sbrk_aligned+0x3c>)
 8008234:	460c      	mov	r4, r1
 8008236:	6831      	ldr	r1, [r6, #0]
 8008238:	4605      	mov	r5, r0
 800823a:	b911      	cbnz	r1, 8008242 <sbrk_aligned+0x12>
 800823c:	f000 fd60 	bl	8008d00 <_sbrk_r>
 8008240:	6030      	str	r0, [r6, #0]
 8008242:	4621      	mov	r1, r4
 8008244:	4628      	mov	r0, r5
 8008246:	f000 fd5b 	bl	8008d00 <_sbrk_r>
 800824a:	1c43      	adds	r3, r0, #1
 800824c:	d00a      	beq.n	8008264 <sbrk_aligned+0x34>
 800824e:	1cc4      	adds	r4, r0, #3
 8008250:	f024 0403 	bic.w	r4, r4, #3
 8008254:	42a0      	cmp	r0, r4
 8008256:	d007      	beq.n	8008268 <sbrk_aligned+0x38>
 8008258:	1a21      	subs	r1, r4, r0
 800825a:	4628      	mov	r0, r5
 800825c:	f000 fd50 	bl	8008d00 <_sbrk_r>
 8008260:	3001      	adds	r0, #1
 8008262:	d101      	bne.n	8008268 <sbrk_aligned+0x38>
 8008264:	f04f 34ff 	mov.w	r4, #4294967295
 8008268:	4620      	mov	r0, r4
 800826a:	bd70      	pop	{r4, r5, r6, pc}
 800826c:	20001c0c 	.word	0x20001c0c

08008270 <_malloc_r>:
 8008270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008274:	1ccd      	adds	r5, r1, #3
 8008276:	f025 0503 	bic.w	r5, r5, #3
 800827a:	3508      	adds	r5, #8
 800827c:	2d0c      	cmp	r5, #12
 800827e:	bf38      	it	cc
 8008280:	250c      	movcc	r5, #12
 8008282:	2d00      	cmp	r5, #0
 8008284:	4607      	mov	r7, r0
 8008286:	db01      	blt.n	800828c <_malloc_r+0x1c>
 8008288:	42a9      	cmp	r1, r5
 800828a:	d905      	bls.n	8008298 <_malloc_r+0x28>
 800828c:	230c      	movs	r3, #12
 800828e:	603b      	str	r3, [r7, #0]
 8008290:	2600      	movs	r6, #0
 8008292:	4630      	mov	r0, r6
 8008294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008298:	4e2e      	ldr	r6, [pc, #184]	; (8008354 <_malloc_r+0xe4>)
 800829a:	f001 fe77 	bl	8009f8c <__malloc_lock>
 800829e:	6833      	ldr	r3, [r6, #0]
 80082a0:	461c      	mov	r4, r3
 80082a2:	bb34      	cbnz	r4, 80082f2 <_malloc_r+0x82>
 80082a4:	4629      	mov	r1, r5
 80082a6:	4638      	mov	r0, r7
 80082a8:	f7ff ffc2 	bl	8008230 <sbrk_aligned>
 80082ac:	1c43      	adds	r3, r0, #1
 80082ae:	4604      	mov	r4, r0
 80082b0:	d14d      	bne.n	800834e <_malloc_r+0xde>
 80082b2:	6834      	ldr	r4, [r6, #0]
 80082b4:	4626      	mov	r6, r4
 80082b6:	2e00      	cmp	r6, #0
 80082b8:	d140      	bne.n	800833c <_malloc_r+0xcc>
 80082ba:	6823      	ldr	r3, [r4, #0]
 80082bc:	4631      	mov	r1, r6
 80082be:	4638      	mov	r0, r7
 80082c0:	eb04 0803 	add.w	r8, r4, r3
 80082c4:	f000 fd1c 	bl	8008d00 <_sbrk_r>
 80082c8:	4580      	cmp	r8, r0
 80082ca:	d13a      	bne.n	8008342 <_malloc_r+0xd2>
 80082cc:	6821      	ldr	r1, [r4, #0]
 80082ce:	3503      	adds	r5, #3
 80082d0:	1a6d      	subs	r5, r5, r1
 80082d2:	f025 0503 	bic.w	r5, r5, #3
 80082d6:	3508      	adds	r5, #8
 80082d8:	2d0c      	cmp	r5, #12
 80082da:	bf38      	it	cc
 80082dc:	250c      	movcc	r5, #12
 80082de:	4629      	mov	r1, r5
 80082e0:	4638      	mov	r0, r7
 80082e2:	f7ff ffa5 	bl	8008230 <sbrk_aligned>
 80082e6:	3001      	adds	r0, #1
 80082e8:	d02b      	beq.n	8008342 <_malloc_r+0xd2>
 80082ea:	6823      	ldr	r3, [r4, #0]
 80082ec:	442b      	add	r3, r5
 80082ee:	6023      	str	r3, [r4, #0]
 80082f0:	e00e      	b.n	8008310 <_malloc_r+0xa0>
 80082f2:	6822      	ldr	r2, [r4, #0]
 80082f4:	1b52      	subs	r2, r2, r5
 80082f6:	d41e      	bmi.n	8008336 <_malloc_r+0xc6>
 80082f8:	2a0b      	cmp	r2, #11
 80082fa:	d916      	bls.n	800832a <_malloc_r+0xba>
 80082fc:	1961      	adds	r1, r4, r5
 80082fe:	42a3      	cmp	r3, r4
 8008300:	6025      	str	r5, [r4, #0]
 8008302:	bf18      	it	ne
 8008304:	6059      	strne	r1, [r3, #4]
 8008306:	6863      	ldr	r3, [r4, #4]
 8008308:	bf08      	it	eq
 800830a:	6031      	streq	r1, [r6, #0]
 800830c:	5162      	str	r2, [r4, r5]
 800830e:	604b      	str	r3, [r1, #4]
 8008310:	4638      	mov	r0, r7
 8008312:	f104 060b 	add.w	r6, r4, #11
 8008316:	f001 fe3f 	bl	8009f98 <__malloc_unlock>
 800831a:	f026 0607 	bic.w	r6, r6, #7
 800831e:	1d23      	adds	r3, r4, #4
 8008320:	1af2      	subs	r2, r6, r3
 8008322:	d0b6      	beq.n	8008292 <_malloc_r+0x22>
 8008324:	1b9b      	subs	r3, r3, r6
 8008326:	50a3      	str	r3, [r4, r2]
 8008328:	e7b3      	b.n	8008292 <_malloc_r+0x22>
 800832a:	6862      	ldr	r2, [r4, #4]
 800832c:	42a3      	cmp	r3, r4
 800832e:	bf0c      	ite	eq
 8008330:	6032      	streq	r2, [r6, #0]
 8008332:	605a      	strne	r2, [r3, #4]
 8008334:	e7ec      	b.n	8008310 <_malloc_r+0xa0>
 8008336:	4623      	mov	r3, r4
 8008338:	6864      	ldr	r4, [r4, #4]
 800833a:	e7b2      	b.n	80082a2 <_malloc_r+0x32>
 800833c:	4634      	mov	r4, r6
 800833e:	6876      	ldr	r6, [r6, #4]
 8008340:	e7b9      	b.n	80082b6 <_malloc_r+0x46>
 8008342:	230c      	movs	r3, #12
 8008344:	603b      	str	r3, [r7, #0]
 8008346:	4638      	mov	r0, r7
 8008348:	f001 fe26 	bl	8009f98 <__malloc_unlock>
 800834c:	e7a1      	b.n	8008292 <_malloc_r+0x22>
 800834e:	6025      	str	r5, [r4, #0]
 8008350:	e7de      	b.n	8008310 <_malloc_r+0xa0>
 8008352:	bf00      	nop
 8008354:	20001c08 	.word	0x20001c08

08008358 <__cvt>:
 8008358:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800835c:	ec55 4b10 	vmov	r4, r5, d0
 8008360:	2d00      	cmp	r5, #0
 8008362:	460e      	mov	r6, r1
 8008364:	4619      	mov	r1, r3
 8008366:	462b      	mov	r3, r5
 8008368:	bfbb      	ittet	lt
 800836a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800836e:	461d      	movlt	r5, r3
 8008370:	2300      	movge	r3, #0
 8008372:	232d      	movlt	r3, #45	; 0x2d
 8008374:	700b      	strb	r3, [r1, #0]
 8008376:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008378:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800837c:	4691      	mov	r9, r2
 800837e:	f023 0820 	bic.w	r8, r3, #32
 8008382:	bfbc      	itt	lt
 8008384:	4622      	movlt	r2, r4
 8008386:	4614      	movlt	r4, r2
 8008388:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800838c:	d005      	beq.n	800839a <__cvt+0x42>
 800838e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008392:	d100      	bne.n	8008396 <__cvt+0x3e>
 8008394:	3601      	adds	r6, #1
 8008396:	2102      	movs	r1, #2
 8008398:	e000      	b.n	800839c <__cvt+0x44>
 800839a:	2103      	movs	r1, #3
 800839c:	ab03      	add	r3, sp, #12
 800839e:	9301      	str	r3, [sp, #4]
 80083a0:	ab02      	add	r3, sp, #8
 80083a2:	9300      	str	r3, [sp, #0]
 80083a4:	ec45 4b10 	vmov	d0, r4, r5
 80083a8:	4653      	mov	r3, sl
 80083aa:	4632      	mov	r2, r6
 80083ac:	f000 fea8 	bl	8009100 <_dtoa_r>
 80083b0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80083b4:	4607      	mov	r7, r0
 80083b6:	d102      	bne.n	80083be <__cvt+0x66>
 80083b8:	f019 0f01 	tst.w	r9, #1
 80083bc:	d022      	beq.n	8008404 <__cvt+0xac>
 80083be:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80083c2:	eb07 0906 	add.w	r9, r7, r6
 80083c6:	d110      	bne.n	80083ea <__cvt+0x92>
 80083c8:	783b      	ldrb	r3, [r7, #0]
 80083ca:	2b30      	cmp	r3, #48	; 0x30
 80083cc:	d10a      	bne.n	80083e4 <__cvt+0x8c>
 80083ce:	2200      	movs	r2, #0
 80083d0:	2300      	movs	r3, #0
 80083d2:	4620      	mov	r0, r4
 80083d4:	4629      	mov	r1, r5
 80083d6:	f7f8 fb77 	bl	8000ac8 <__aeabi_dcmpeq>
 80083da:	b918      	cbnz	r0, 80083e4 <__cvt+0x8c>
 80083dc:	f1c6 0601 	rsb	r6, r6, #1
 80083e0:	f8ca 6000 	str.w	r6, [sl]
 80083e4:	f8da 3000 	ldr.w	r3, [sl]
 80083e8:	4499      	add	r9, r3
 80083ea:	2200      	movs	r2, #0
 80083ec:	2300      	movs	r3, #0
 80083ee:	4620      	mov	r0, r4
 80083f0:	4629      	mov	r1, r5
 80083f2:	f7f8 fb69 	bl	8000ac8 <__aeabi_dcmpeq>
 80083f6:	b108      	cbz	r0, 80083fc <__cvt+0xa4>
 80083f8:	f8cd 900c 	str.w	r9, [sp, #12]
 80083fc:	2230      	movs	r2, #48	; 0x30
 80083fe:	9b03      	ldr	r3, [sp, #12]
 8008400:	454b      	cmp	r3, r9
 8008402:	d307      	bcc.n	8008414 <__cvt+0xbc>
 8008404:	9b03      	ldr	r3, [sp, #12]
 8008406:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008408:	1bdb      	subs	r3, r3, r7
 800840a:	4638      	mov	r0, r7
 800840c:	6013      	str	r3, [r2, #0]
 800840e:	b004      	add	sp, #16
 8008410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008414:	1c59      	adds	r1, r3, #1
 8008416:	9103      	str	r1, [sp, #12]
 8008418:	701a      	strb	r2, [r3, #0]
 800841a:	e7f0      	b.n	80083fe <__cvt+0xa6>

0800841c <__exponent>:
 800841c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800841e:	4603      	mov	r3, r0
 8008420:	2900      	cmp	r1, #0
 8008422:	bfb8      	it	lt
 8008424:	4249      	neglt	r1, r1
 8008426:	f803 2b02 	strb.w	r2, [r3], #2
 800842a:	bfb4      	ite	lt
 800842c:	222d      	movlt	r2, #45	; 0x2d
 800842e:	222b      	movge	r2, #43	; 0x2b
 8008430:	2909      	cmp	r1, #9
 8008432:	7042      	strb	r2, [r0, #1]
 8008434:	dd2a      	ble.n	800848c <__exponent+0x70>
 8008436:	f10d 0407 	add.w	r4, sp, #7
 800843a:	46a4      	mov	ip, r4
 800843c:	270a      	movs	r7, #10
 800843e:	46a6      	mov	lr, r4
 8008440:	460a      	mov	r2, r1
 8008442:	fb91 f6f7 	sdiv	r6, r1, r7
 8008446:	fb07 1516 	mls	r5, r7, r6, r1
 800844a:	3530      	adds	r5, #48	; 0x30
 800844c:	2a63      	cmp	r2, #99	; 0x63
 800844e:	f104 34ff 	add.w	r4, r4, #4294967295
 8008452:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008456:	4631      	mov	r1, r6
 8008458:	dcf1      	bgt.n	800843e <__exponent+0x22>
 800845a:	3130      	adds	r1, #48	; 0x30
 800845c:	f1ae 0502 	sub.w	r5, lr, #2
 8008460:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008464:	1c44      	adds	r4, r0, #1
 8008466:	4629      	mov	r1, r5
 8008468:	4561      	cmp	r1, ip
 800846a:	d30a      	bcc.n	8008482 <__exponent+0x66>
 800846c:	f10d 0209 	add.w	r2, sp, #9
 8008470:	eba2 020e 	sub.w	r2, r2, lr
 8008474:	4565      	cmp	r5, ip
 8008476:	bf88      	it	hi
 8008478:	2200      	movhi	r2, #0
 800847a:	4413      	add	r3, r2
 800847c:	1a18      	subs	r0, r3, r0
 800847e:	b003      	add	sp, #12
 8008480:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008482:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008486:	f804 2f01 	strb.w	r2, [r4, #1]!
 800848a:	e7ed      	b.n	8008468 <__exponent+0x4c>
 800848c:	2330      	movs	r3, #48	; 0x30
 800848e:	3130      	adds	r1, #48	; 0x30
 8008490:	7083      	strb	r3, [r0, #2]
 8008492:	70c1      	strb	r1, [r0, #3]
 8008494:	1d03      	adds	r3, r0, #4
 8008496:	e7f1      	b.n	800847c <__exponent+0x60>

08008498 <_printf_float>:
 8008498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800849c:	ed2d 8b02 	vpush	{d8}
 80084a0:	b08d      	sub	sp, #52	; 0x34
 80084a2:	460c      	mov	r4, r1
 80084a4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80084a8:	4616      	mov	r6, r2
 80084aa:	461f      	mov	r7, r3
 80084ac:	4605      	mov	r5, r0
 80084ae:	f001 fce9 	bl	8009e84 <_localeconv_r>
 80084b2:	f8d0 a000 	ldr.w	sl, [r0]
 80084b6:	4650      	mov	r0, sl
 80084b8:	f7f7 fe8a 	bl	80001d0 <strlen>
 80084bc:	2300      	movs	r3, #0
 80084be:	930a      	str	r3, [sp, #40]	; 0x28
 80084c0:	6823      	ldr	r3, [r4, #0]
 80084c2:	9305      	str	r3, [sp, #20]
 80084c4:	f8d8 3000 	ldr.w	r3, [r8]
 80084c8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80084cc:	3307      	adds	r3, #7
 80084ce:	f023 0307 	bic.w	r3, r3, #7
 80084d2:	f103 0208 	add.w	r2, r3, #8
 80084d6:	f8c8 2000 	str.w	r2, [r8]
 80084da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084de:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80084e2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80084e6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80084ea:	9307      	str	r3, [sp, #28]
 80084ec:	f8cd 8018 	str.w	r8, [sp, #24]
 80084f0:	ee08 0a10 	vmov	s16, r0
 80084f4:	4b9f      	ldr	r3, [pc, #636]	; (8008774 <_printf_float+0x2dc>)
 80084f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084fa:	f04f 32ff 	mov.w	r2, #4294967295
 80084fe:	f7f8 fb15 	bl	8000b2c <__aeabi_dcmpun>
 8008502:	bb88      	cbnz	r0, 8008568 <_printf_float+0xd0>
 8008504:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008508:	4b9a      	ldr	r3, [pc, #616]	; (8008774 <_printf_float+0x2dc>)
 800850a:	f04f 32ff 	mov.w	r2, #4294967295
 800850e:	f7f8 faef 	bl	8000af0 <__aeabi_dcmple>
 8008512:	bb48      	cbnz	r0, 8008568 <_printf_float+0xd0>
 8008514:	2200      	movs	r2, #0
 8008516:	2300      	movs	r3, #0
 8008518:	4640      	mov	r0, r8
 800851a:	4649      	mov	r1, r9
 800851c:	f7f8 fade 	bl	8000adc <__aeabi_dcmplt>
 8008520:	b110      	cbz	r0, 8008528 <_printf_float+0x90>
 8008522:	232d      	movs	r3, #45	; 0x2d
 8008524:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008528:	4b93      	ldr	r3, [pc, #588]	; (8008778 <_printf_float+0x2e0>)
 800852a:	4894      	ldr	r0, [pc, #592]	; (800877c <_printf_float+0x2e4>)
 800852c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008530:	bf94      	ite	ls
 8008532:	4698      	movls	r8, r3
 8008534:	4680      	movhi	r8, r0
 8008536:	2303      	movs	r3, #3
 8008538:	6123      	str	r3, [r4, #16]
 800853a:	9b05      	ldr	r3, [sp, #20]
 800853c:	f023 0204 	bic.w	r2, r3, #4
 8008540:	6022      	str	r2, [r4, #0]
 8008542:	f04f 0900 	mov.w	r9, #0
 8008546:	9700      	str	r7, [sp, #0]
 8008548:	4633      	mov	r3, r6
 800854a:	aa0b      	add	r2, sp, #44	; 0x2c
 800854c:	4621      	mov	r1, r4
 800854e:	4628      	mov	r0, r5
 8008550:	f000 f9d8 	bl	8008904 <_printf_common>
 8008554:	3001      	adds	r0, #1
 8008556:	f040 8090 	bne.w	800867a <_printf_float+0x1e2>
 800855a:	f04f 30ff 	mov.w	r0, #4294967295
 800855e:	b00d      	add	sp, #52	; 0x34
 8008560:	ecbd 8b02 	vpop	{d8}
 8008564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008568:	4642      	mov	r2, r8
 800856a:	464b      	mov	r3, r9
 800856c:	4640      	mov	r0, r8
 800856e:	4649      	mov	r1, r9
 8008570:	f7f8 fadc 	bl	8000b2c <__aeabi_dcmpun>
 8008574:	b140      	cbz	r0, 8008588 <_printf_float+0xf0>
 8008576:	464b      	mov	r3, r9
 8008578:	2b00      	cmp	r3, #0
 800857a:	bfbc      	itt	lt
 800857c:	232d      	movlt	r3, #45	; 0x2d
 800857e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008582:	487f      	ldr	r0, [pc, #508]	; (8008780 <_printf_float+0x2e8>)
 8008584:	4b7f      	ldr	r3, [pc, #508]	; (8008784 <_printf_float+0x2ec>)
 8008586:	e7d1      	b.n	800852c <_printf_float+0x94>
 8008588:	6863      	ldr	r3, [r4, #4]
 800858a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800858e:	9206      	str	r2, [sp, #24]
 8008590:	1c5a      	adds	r2, r3, #1
 8008592:	d13f      	bne.n	8008614 <_printf_float+0x17c>
 8008594:	2306      	movs	r3, #6
 8008596:	6063      	str	r3, [r4, #4]
 8008598:	9b05      	ldr	r3, [sp, #20]
 800859a:	6861      	ldr	r1, [r4, #4]
 800859c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80085a0:	2300      	movs	r3, #0
 80085a2:	9303      	str	r3, [sp, #12]
 80085a4:	ab0a      	add	r3, sp, #40	; 0x28
 80085a6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80085aa:	ab09      	add	r3, sp, #36	; 0x24
 80085ac:	ec49 8b10 	vmov	d0, r8, r9
 80085b0:	9300      	str	r3, [sp, #0]
 80085b2:	6022      	str	r2, [r4, #0]
 80085b4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80085b8:	4628      	mov	r0, r5
 80085ba:	f7ff fecd 	bl	8008358 <__cvt>
 80085be:	9b06      	ldr	r3, [sp, #24]
 80085c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80085c2:	2b47      	cmp	r3, #71	; 0x47
 80085c4:	4680      	mov	r8, r0
 80085c6:	d108      	bne.n	80085da <_printf_float+0x142>
 80085c8:	1cc8      	adds	r0, r1, #3
 80085ca:	db02      	blt.n	80085d2 <_printf_float+0x13a>
 80085cc:	6863      	ldr	r3, [r4, #4]
 80085ce:	4299      	cmp	r1, r3
 80085d0:	dd41      	ble.n	8008656 <_printf_float+0x1be>
 80085d2:	f1ab 0b02 	sub.w	fp, fp, #2
 80085d6:	fa5f fb8b 	uxtb.w	fp, fp
 80085da:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80085de:	d820      	bhi.n	8008622 <_printf_float+0x18a>
 80085e0:	3901      	subs	r1, #1
 80085e2:	465a      	mov	r2, fp
 80085e4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80085e8:	9109      	str	r1, [sp, #36]	; 0x24
 80085ea:	f7ff ff17 	bl	800841c <__exponent>
 80085ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80085f0:	1813      	adds	r3, r2, r0
 80085f2:	2a01      	cmp	r2, #1
 80085f4:	4681      	mov	r9, r0
 80085f6:	6123      	str	r3, [r4, #16]
 80085f8:	dc02      	bgt.n	8008600 <_printf_float+0x168>
 80085fa:	6822      	ldr	r2, [r4, #0]
 80085fc:	07d2      	lsls	r2, r2, #31
 80085fe:	d501      	bpl.n	8008604 <_printf_float+0x16c>
 8008600:	3301      	adds	r3, #1
 8008602:	6123      	str	r3, [r4, #16]
 8008604:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008608:	2b00      	cmp	r3, #0
 800860a:	d09c      	beq.n	8008546 <_printf_float+0xae>
 800860c:	232d      	movs	r3, #45	; 0x2d
 800860e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008612:	e798      	b.n	8008546 <_printf_float+0xae>
 8008614:	9a06      	ldr	r2, [sp, #24]
 8008616:	2a47      	cmp	r2, #71	; 0x47
 8008618:	d1be      	bne.n	8008598 <_printf_float+0x100>
 800861a:	2b00      	cmp	r3, #0
 800861c:	d1bc      	bne.n	8008598 <_printf_float+0x100>
 800861e:	2301      	movs	r3, #1
 8008620:	e7b9      	b.n	8008596 <_printf_float+0xfe>
 8008622:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008626:	d118      	bne.n	800865a <_printf_float+0x1c2>
 8008628:	2900      	cmp	r1, #0
 800862a:	6863      	ldr	r3, [r4, #4]
 800862c:	dd0b      	ble.n	8008646 <_printf_float+0x1ae>
 800862e:	6121      	str	r1, [r4, #16]
 8008630:	b913      	cbnz	r3, 8008638 <_printf_float+0x1a0>
 8008632:	6822      	ldr	r2, [r4, #0]
 8008634:	07d0      	lsls	r0, r2, #31
 8008636:	d502      	bpl.n	800863e <_printf_float+0x1a6>
 8008638:	3301      	adds	r3, #1
 800863a:	440b      	add	r3, r1
 800863c:	6123      	str	r3, [r4, #16]
 800863e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008640:	f04f 0900 	mov.w	r9, #0
 8008644:	e7de      	b.n	8008604 <_printf_float+0x16c>
 8008646:	b913      	cbnz	r3, 800864e <_printf_float+0x1b6>
 8008648:	6822      	ldr	r2, [r4, #0]
 800864a:	07d2      	lsls	r2, r2, #31
 800864c:	d501      	bpl.n	8008652 <_printf_float+0x1ba>
 800864e:	3302      	adds	r3, #2
 8008650:	e7f4      	b.n	800863c <_printf_float+0x1a4>
 8008652:	2301      	movs	r3, #1
 8008654:	e7f2      	b.n	800863c <_printf_float+0x1a4>
 8008656:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800865a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800865c:	4299      	cmp	r1, r3
 800865e:	db05      	blt.n	800866c <_printf_float+0x1d4>
 8008660:	6823      	ldr	r3, [r4, #0]
 8008662:	6121      	str	r1, [r4, #16]
 8008664:	07d8      	lsls	r0, r3, #31
 8008666:	d5ea      	bpl.n	800863e <_printf_float+0x1a6>
 8008668:	1c4b      	adds	r3, r1, #1
 800866a:	e7e7      	b.n	800863c <_printf_float+0x1a4>
 800866c:	2900      	cmp	r1, #0
 800866e:	bfd4      	ite	le
 8008670:	f1c1 0202 	rsble	r2, r1, #2
 8008674:	2201      	movgt	r2, #1
 8008676:	4413      	add	r3, r2
 8008678:	e7e0      	b.n	800863c <_printf_float+0x1a4>
 800867a:	6823      	ldr	r3, [r4, #0]
 800867c:	055a      	lsls	r2, r3, #21
 800867e:	d407      	bmi.n	8008690 <_printf_float+0x1f8>
 8008680:	6923      	ldr	r3, [r4, #16]
 8008682:	4642      	mov	r2, r8
 8008684:	4631      	mov	r1, r6
 8008686:	4628      	mov	r0, r5
 8008688:	47b8      	blx	r7
 800868a:	3001      	adds	r0, #1
 800868c:	d12c      	bne.n	80086e8 <_printf_float+0x250>
 800868e:	e764      	b.n	800855a <_printf_float+0xc2>
 8008690:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008694:	f240 80e0 	bls.w	8008858 <_printf_float+0x3c0>
 8008698:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800869c:	2200      	movs	r2, #0
 800869e:	2300      	movs	r3, #0
 80086a0:	f7f8 fa12 	bl	8000ac8 <__aeabi_dcmpeq>
 80086a4:	2800      	cmp	r0, #0
 80086a6:	d034      	beq.n	8008712 <_printf_float+0x27a>
 80086a8:	4a37      	ldr	r2, [pc, #220]	; (8008788 <_printf_float+0x2f0>)
 80086aa:	2301      	movs	r3, #1
 80086ac:	4631      	mov	r1, r6
 80086ae:	4628      	mov	r0, r5
 80086b0:	47b8      	blx	r7
 80086b2:	3001      	adds	r0, #1
 80086b4:	f43f af51 	beq.w	800855a <_printf_float+0xc2>
 80086b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80086bc:	429a      	cmp	r2, r3
 80086be:	db02      	blt.n	80086c6 <_printf_float+0x22e>
 80086c0:	6823      	ldr	r3, [r4, #0]
 80086c2:	07d8      	lsls	r0, r3, #31
 80086c4:	d510      	bpl.n	80086e8 <_printf_float+0x250>
 80086c6:	ee18 3a10 	vmov	r3, s16
 80086ca:	4652      	mov	r2, sl
 80086cc:	4631      	mov	r1, r6
 80086ce:	4628      	mov	r0, r5
 80086d0:	47b8      	blx	r7
 80086d2:	3001      	adds	r0, #1
 80086d4:	f43f af41 	beq.w	800855a <_printf_float+0xc2>
 80086d8:	f04f 0800 	mov.w	r8, #0
 80086dc:	f104 091a 	add.w	r9, r4, #26
 80086e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086e2:	3b01      	subs	r3, #1
 80086e4:	4543      	cmp	r3, r8
 80086e6:	dc09      	bgt.n	80086fc <_printf_float+0x264>
 80086e8:	6823      	ldr	r3, [r4, #0]
 80086ea:	079b      	lsls	r3, r3, #30
 80086ec:	f100 8105 	bmi.w	80088fa <_printf_float+0x462>
 80086f0:	68e0      	ldr	r0, [r4, #12]
 80086f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086f4:	4298      	cmp	r0, r3
 80086f6:	bfb8      	it	lt
 80086f8:	4618      	movlt	r0, r3
 80086fa:	e730      	b.n	800855e <_printf_float+0xc6>
 80086fc:	2301      	movs	r3, #1
 80086fe:	464a      	mov	r2, r9
 8008700:	4631      	mov	r1, r6
 8008702:	4628      	mov	r0, r5
 8008704:	47b8      	blx	r7
 8008706:	3001      	adds	r0, #1
 8008708:	f43f af27 	beq.w	800855a <_printf_float+0xc2>
 800870c:	f108 0801 	add.w	r8, r8, #1
 8008710:	e7e6      	b.n	80086e0 <_printf_float+0x248>
 8008712:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008714:	2b00      	cmp	r3, #0
 8008716:	dc39      	bgt.n	800878c <_printf_float+0x2f4>
 8008718:	4a1b      	ldr	r2, [pc, #108]	; (8008788 <_printf_float+0x2f0>)
 800871a:	2301      	movs	r3, #1
 800871c:	4631      	mov	r1, r6
 800871e:	4628      	mov	r0, r5
 8008720:	47b8      	blx	r7
 8008722:	3001      	adds	r0, #1
 8008724:	f43f af19 	beq.w	800855a <_printf_float+0xc2>
 8008728:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800872c:	4313      	orrs	r3, r2
 800872e:	d102      	bne.n	8008736 <_printf_float+0x29e>
 8008730:	6823      	ldr	r3, [r4, #0]
 8008732:	07d9      	lsls	r1, r3, #31
 8008734:	d5d8      	bpl.n	80086e8 <_printf_float+0x250>
 8008736:	ee18 3a10 	vmov	r3, s16
 800873a:	4652      	mov	r2, sl
 800873c:	4631      	mov	r1, r6
 800873e:	4628      	mov	r0, r5
 8008740:	47b8      	blx	r7
 8008742:	3001      	adds	r0, #1
 8008744:	f43f af09 	beq.w	800855a <_printf_float+0xc2>
 8008748:	f04f 0900 	mov.w	r9, #0
 800874c:	f104 0a1a 	add.w	sl, r4, #26
 8008750:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008752:	425b      	negs	r3, r3
 8008754:	454b      	cmp	r3, r9
 8008756:	dc01      	bgt.n	800875c <_printf_float+0x2c4>
 8008758:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800875a:	e792      	b.n	8008682 <_printf_float+0x1ea>
 800875c:	2301      	movs	r3, #1
 800875e:	4652      	mov	r2, sl
 8008760:	4631      	mov	r1, r6
 8008762:	4628      	mov	r0, r5
 8008764:	47b8      	blx	r7
 8008766:	3001      	adds	r0, #1
 8008768:	f43f aef7 	beq.w	800855a <_printf_float+0xc2>
 800876c:	f109 0901 	add.w	r9, r9, #1
 8008770:	e7ee      	b.n	8008750 <_printf_float+0x2b8>
 8008772:	bf00      	nop
 8008774:	7fefffff 	.word	0x7fefffff
 8008778:	0800b048 	.word	0x0800b048
 800877c:	0800b04c 	.word	0x0800b04c
 8008780:	0800b054 	.word	0x0800b054
 8008784:	0800b050 	.word	0x0800b050
 8008788:	0800b058 	.word	0x0800b058
 800878c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800878e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008790:	429a      	cmp	r2, r3
 8008792:	bfa8      	it	ge
 8008794:	461a      	movge	r2, r3
 8008796:	2a00      	cmp	r2, #0
 8008798:	4691      	mov	r9, r2
 800879a:	dc37      	bgt.n	800880c <_printf_float+0x374>
 800879c:	f04f 0b00 	mov.w	fp, #0
 80087a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80087a4:	f104 021a 	add.w	r2, r4, #26
 80087a8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80087aa:	9305      	str	r3, [sp, #20]
 80087ac:	eba3 0309 	sub.w	r3, r3, r9
 80087b0:	455b      	cmp	r3, fp
 80087b2:	dc33      	bgt.n	800881c <_printf_float+0x384>
 80087b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80087b8:	429a      	cmp	r2, r3
 80087ba:	db3b      	blt.n	8008834 <_printf_float+0x39c>
 80087bc:	6823      	ldr	r3, [r4, #0]
 80087be:	07da      	lsls	r2, r3, #31
 80087c0:	d438      	bmi.n	8008834 <_printf_float+0x39c>
 80087c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087c4:	9a05      	ldr	r2, [sp, #20]
 80087c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80087c8:	1a9a      	subs	r2, r3, r2
 80087ca:	eba3 0901 	sub.w	r9, r3, r1
 80087ce:	4591      	cmp	r9, r2
 80087d0:	bfa8      	it	ge
 80087d2:	4691      	movge	r9, r2
 80087d4:	f1b9 0f00 	cmp.w	r9, #0
 80087d8:	dc35      	bgt.n	8008846 <_printf_float+0x3ae>
 80087da:	f04f 0800 	mov.w	r8, #0
 80087de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80087e2:	f104 0a1a 	add.w	sl, r4, #26
 80087e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80087ea:	1a9b      	subs	r3, r3, r2
 80087ec:	eba3 0309 	sub.w	r3, r3, r9
 80087f0:	4543      	cmp	r3, r8
 80087f2:	f77f af79 	ble.w	80086e8 <_printf_float+0x250>
 80087f6:	2301      	movs	r3, #1
 80087f8:	4652      	mov	r2, sl
 80087fa:	4631      	mov	r1, r6
 80087fc:	4628      	mov	r0, r5
 80087fe:	47b8      	blx	r7
 8008800:	3001      	adds	r0, #1
 8008802:	f43f aeaa 	beq.w	800855a <_printf_float+0xc2>
 8008806:	f108 0801 	add.w	r8, r8, #1
 800880a:	e7ec      	b.n	80087e6 <_printf_float+0x34e>
 800880c:	4613      	mov	r3, r2
 800880e:	4631      	mov	r1, r6
 8008810:	4642      	mov	r2, r8
 8008812:	4628      	mov	r0, r5
 8008814:	47b8      	blx	r7
 8008816:	3001      	adds	r0, #1
 8008818:	d1c0      	bne.n	800879c <_printf_float+0x304>
 800881a:	e69e      	b.n	800855a <_printf_float+0xc2>
 800881c:	2301      	movs	r3, #1
 800881e:	4631      	mov	r1, r6
 8008820:	4628      	mov	r0, r5
 8008822:	9205      	str	r2, [sp, #20]
 8008824:	47b8      	blx	r7
 8008826:	3001      	adds	r0, #1
 8008828:	f43f ae97 	beq.w	800855a <_printf_float+0xc2>
 800882c:	9a05      	ldr	r2, [sp, #20]
 800882e:	f10b 0b01 	add.w	fp, fp, #1
 8008832:	e7b9      	b.n	80087a8 <_printf_float+0x310>
 8008834:	ee18 3a10 	vmov	r3, s16
 8008838:	4652      	mov	r2, sl
 800883a:	4631      	mov	r1, r6
 800883c:	4628      	mov	r0, r5
 800883e:	47b8      	blx	r7
 8008840:	3001      	adds	r0, #1
 8008842:	d1be      	bne.n	80087c2 <_printf_float+0x32a>
 8008844:	e689      	b.n	800855a <_printf_float+0xc2>
 8008846:	9a05      	ldr	r2, [sp, #20]
 8008848:	464b      	mov	r3, r9
 800884a:	4442      	add	r2, r8
 800884c:	4631      	mov	r1, r6
 800884e:	4628      	mov	r0, r5
 8008850:	47b8      	blx	r7
 8008852:	3001      	adds	r0, #1
 8008854:	d1c1      	bne.n	80087da <_printf_float+0x342>
 8008856:	e680      	b.n	800855a <_printf_float+0xc2>
 8008858:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800885a:	2a01      	cmp	r2, #1
 800885c:	dc01      	bgt.n	8008862 <_printf_float+0x3ca>
 800885e:	07db      	lsls	r3, r3, #31
 8008860:	d538      	bpl.n	80088d4 <_printf_float+0x43c>
 8008862:	2301      	movs	r3, #1
 8008864:	4642      	mov	r2, r8
 8008866:	4631      	mov	r1, r6
 8008868:	4628      	mov	r0, r5
 800886a:	47b8      	blx	r7
 800886c:	3001      	adds	r0, #1
 800886e:	f43f ae74 	beq.w	800855a <_printf_float+0xc2>
 8008872:	ee18 3a10 	vmov	r3, s16
 8008876:	4652      	mov	r2, sl
 8008878:	4631      	mov	r1, r6
 800887a:	4628      	mov	r0, r5
 800887c:	47b8      	blx	r7
 800887e:	3001      	adds	r0, #1
 8008880:	f43f ae6b 	beq.w	800855a <_printf_float+0xc2>
 8008884:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008888:	2200      	movs	r2, #0
 800888a:	2300      	movs	r3, #0
 800888c:	f7f8 f91c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008890:	b9d8      	cbnz	r0, 80088ca <_printf_float+0x432>
 8008892:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008894:	f108 0201 	add.w	r2, r8, #1
 8008898:	3b01      	subs	r3, #1
 800889a:	4631      	mov	r1, r6
 800889c:	4628      	mov	r0, r5
 800889e:	47b8      	blx	r7
 80088a0:	3001      	adds	r0, #1
 80088a2:	d10e      	bne.n	80088c2 <_printf_float+0x42a>
 80088a4:	e659      	b.n	800855a <_printf_float+0xc2>
 80088a6:	2301      	movs	r3, #1
 80088a8:	4652      	mov	r2, sl
 80088aa:	4631      	mov	r1, r6
 80088ac:	4628      	mov	r0, r5
 80088ae:	47b8      	blx	r7
 80088b0:	3001      	adds	r0, #1
 80088b2:	f43f ae52 	beq.w	800855a <_printf_float+0xc2>
 80088b6:	f108 0801 	add.w	r8, r8, #1
 80088ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088bc:	3b01      	subs	r3, #1
 80088be:	4543      	cmp	r3, r8
 80088c0:	dcf1      	bgt.n	80088a6 <_printf_float+0x40e>
 80088c2:	464b      	mov	r3, r9
 80088c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80088c8:	e6dc      	b.n	8008684 <_printf_float+0x1ec>
 80088ca:	f04f 0800 	mov.w	r8, #0
 80088ce:	f104 0a1a 	add.w	sl, r4, #26
 80088d2:	e7f2      	b.n	80088ba <_printf_float+0x422>
 80088d4:	2301      	movs	r3, #1
 80088d6:	4642      	mov	r2, r8
 80088d8:	e7df      	b.n	800889a <_printf_float+0x402>
 80088da:	2301      	movs	r3, #1
 80088dc:	464a      	mov	r2, r9
 80088de:	4631      	mov	r1, r6
 80088e0:	4628      	mov	r0, r5
 80088e2:	47b8      	blx	r7
 80088e4:	3001      	adds	r0, #1
 80088e6:	f43f ae38 	beq.w	800855a <_printf_float+0xc2>
 80088ea:	f108 0801 	add.w	r8, r8, #1
 80088ee:	68e3      	ldr	r3, [r4, #12]
 80088f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80088f2:	1a5b      	subs	r3, r3, r1
 80088f4:	4543      	cmp	r3, r8
 80088f6:	dcf0      	bgt.n	80088da <_printf_float+0x442>
 80088f8:	e6fa      	b.n	80086f0 <_printf_float+0x258>
 80088fa:	f04f 0800 	mov.w	r8, #0
 80088fe:	f104 0919 	add.w	r9, r4, #25
 8008902:	e7f4      	b.n	80088ee <_printf_float+0x456>

08008904 <_printf_common>:
 8008904:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008908:	4616      	mov	r6, r2
 800890a:	4699      	mov	r9, r3
 800890c:	688a      	ldr	r2, [r1, #8]
 800890e:	690b      	ldr	r3, [r1, #16]
 8008910:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008914:	4293      	cmp	r3, r2
 8008916:	bfb8      	it	lt
 8008918:	4613      	movlt	r3, r2
 800891a:	6033      	str	r3, [r6, #0]
 800891c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008920:	4607      	mov	r7, r0
 8008922:	460c      	mov	r4, r1
 8008924:	b10a      	cbz	r2, 800892a <_printf_common+0x26>
 8008926:	3301      	adds	r3, #1
 8008928:	6033      	str	r3, [r6, #0]
 800892a:	6823      	ldr	r3, [r4, #0]
 800892c:	0699      	lsls	r1, r3, #26
 800892e:	bf42      	ittt	mi
 8008930:	6833      	ldrmi	r3, [r6, #0]
 8008932:	3302      	addmi	r3, #2
 8008934:	6033      	strmi	r3, [r6, #0]
 8008936:	6825      	ldr	r5, [r4, #0]
 8008938:	f015 0506 	ands.w	r5, r5, #6
 800893c:	d106      	bne.n	800894c <_printf_common+0x48>
 800893e:	f104 0a19 	add.w	sl, r4, #25
 8008942:	68e3      	ldr	r3, [r4, #12]
 8008944:	6832      	ldr	r2, [r6, #0]
 8008946:	1a9b      	subs	r3, r3, r2
 8008948:	42ab      	cmp	r3, r5
 800894a:	dc26      	bgt.n	800899a <_printf_common+0x96>
 800894c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008950:	1e13      	subs	r3, r2, #0
 8008952:	6822      	ldr	r2, [r4, #0]
 8008954:	bf18      	it	ne
 8008956:	2301      	movne	r3, #1
 8008958:	0692      	lsls	r2, r2, #26
 800895a:	d42b      	bmi.n	80089b4 <_printf_common+0xb0>
 800895c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008960:	4649      	mov	r1, r9
 8008962:	4638      	mov	r0, r7
 8008964:	47c0      	blx	r8
 8008966:	3001      	adds	r0, #1
 8008968:	d01e      	beq.n	80089a8 <_printf_common+0xa4>
 800896a:	6823      	ldr	r3, [r4, #0]
 800896c:	68e5      	ldr	r5, [r4, #12]
 800896e:	6832      	ldr	r2, [r6, #0]
 8008970:	f003 0306 	and.w	r3, r3, #6
 8008974:	2b04      	cmp	r3, #4
 8008976:	bf08      	it	eq
 8008978:	1aad      	subeq	r5, r5, r2
 800897a:	68a3      	ldr	r3, [r4, #8]
 800897c:	6922      	ldr	r2, [r4, #16]
 800897e:	bf0c      	ite	eq
 8008980:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008984:	2500      	movne	r5, #0
 8008986:	4293      	cmp	r3, r2
 8008988:	bfc4      	itt	gt
 800898a:	1a9b      	subgt	r3, r3, r2
 800898c:	18ed      	addgt	r5, r5, r3
 800898e:	2600      	movs	r6, #0
 8008990:	341a      	adds	r4, #26
 8008992:	42b5      	cmp	r5, r6
 8008994:	d11a      	bne.n	80089cc <_printf_common+0xc8>
 8008996:	2000      	movs	r0, #0
 8008998:	e008      	b.n	80089ac <_printf_common+0xa8>
 800899a:	2301      	movs	r3, #1
 800899c:	4652      	mov	r2, sl
 800899e:	4649      	mov	r1, r9
 80089a0:	4638      	mov	r0, r7
 80089a2:	47c0      	blx	r8
 80089a4:	3001      	adds	r0, #1
 80089a6:	d103      	bne.n	80089b0 <_printf_common+0xac>
 80089a8:	f04f 30ff 	mov.w	r0, #4294967295
 80089ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089b0:	3501      	adds	r5, #1
 80089b2:	e7c6      	b.n	8008942 <_printf_common+0x3e>
 80089b4:	18e1      	adds	r1, r4, r3
 80089b6:	1c5a      	adds	r2, r3, #1
 80089b8:	2030      	movs	r0, #48	; 0x30
 80089ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80089be:	4422      	add	r2, r4
 80089c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80089c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80089c8:	3302      	adds	r3, #2
 80089ca:	e7c7      	b.n	800895c <_printf_common+0x58>
 80089cc:	2301      	movs	r3, #1
 80089ce:	4622      	mov	r2, r4
 80089d0:	4649      	mov	r1, r9
 80089d2:	4638      	mov	r0, r7
 80089d4:	47c0      	blx	r8
 80089d6:	3001      	adds	r0, #1
 80089d8:	d0e6      	beq.n	80089a8 <_printf_common+0xa4>
 80089da:	3601      	adds	r6, #1
 80089dc:	e7d9      	b.n	8008992 <_printf_common+0x8e>
	...

080089e0 <_printf_i>:
 80089e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80089e4:	7e0f      	ldrb	r7, [r1, #24]
 80089e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80089e8:	2f78      	cmp	r7, #120	; 0x78
 80089ea:	4691      	mov	r9, r2
 80089ec:	4680      	mov	r8, r0
 80089ee:	460c      	mov	r4, r1
 80089f0:	469a      	mov	sl, r3
 80089f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80089f6:	d807      	bhi.n	8008a08 <_printf_i+0x28>
 80089f8:	2f62      	cmp	r7, #98	; 0x62
 80089fa:	d80a      	bhi.n	8008a12 <_printf_i+0x32>
 80089fc:	2f00      	cmp	r7, #0
 80089fe:	f000 80d8 	beq.w	8008bb2 <_printf_i+0x1d2>
 8008a02:	2f58      	cmp	r7, #88	; 0x58
 8008a04:	f000 80a3 	beq.w	8008b4e <_printf_i+0x16e>
 8008a08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008a0c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008a10:	e03a      	b.n	8008a88 <_printf_i+0xa8>
 8008a12:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008a16:	2b15      	cmp	r3, #21
 8008a18:	d8f6      	bhi.n	8008a08 <_printf_i+0x28>
 8008a1a:	a101      	add	r1, pc, #4	; (adr r1, 8008a20 <_printf_i+0x40>)
 8008a1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008a20:	08008a79 	.word	0x08008a79
 8008a24:	08008a8d 	.word	0x08008a8d
 8008a28:	08008a09 	.word	0x08008a09
 8008a2c:	08008a09 	.word	0x08008a09
 8008a30:	08008a09 	.word	0x08008a09
 8008a34:	08008a09 	.word	0x08008a09
 8008a38:	08008a8d 	.word	0x08008a8d
 8008a3c:	08008a09 	.word	0x08008a09
 8008a40:	08008a09 	.word	0x08008a09
 8008a44:	08008a09 	.word	0x08008a09
 8008a48:	08008a09 	.word	0x08008a09
 8008a4c:	08008b99 	.word	0x08008b99
 8008a50:	08008abd 	.word	0x08008abd
 8008a54:	08008b7b 	.word	0x08008b7b
 8008a58:	08008a09 	.word	0x08008a09
 8008a5c:	08008a09 	.word	0x08008a09
 8008a60:	08008bbb 	.word	0x08008bbb
 8008a64:	08008a09 	.word	0x08008a09
 8008a68:	08008abd 	.word	0x08008abd
 8008a6c:	08008a09 	.word	0x08008a09
 8008a70:	08008a09 	.word	0x08008a09
 8008a74:	08008b83 	.word	0x08008b83
 8008a78:	682b      	ldr	r3, [r5, #0]
 8008a7a:	1d1a      	adds	r2, r3, #4
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	602a      	str	r2, [r5, #0]
 8008a80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008a84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008a88:	2301      	movs	r3, #1
 8008a8a:	e0a3      	b.n	8008bd4 <_printf_i+0x1f4>
 8008a8c:	6820      	ldr	r0, [r4, #0]
 8008a8e:	6829      	ldr	r1, [r5, #0]
 8008a90:	0606      	lsls	r6, r0, #24
 8008a92:	f101 0304 	add.w	r3, r1, #4
 8008a96:	d50a      	bpl.n	8008aae <_printf_i+0xce>
 8008a98:	680e      	ldr	r6, [r1, #0]
 8008a9a:	602b      	str	r3, [r5, #0]
 8008a9c:	2e00      	cmp	r6, #0
 8008a9e:	da03      	bge.n	8008aa8 <_printf_i+0xc8>
 8008aa0:	232d      	movs	r3, #45	; 0x2d
 8008aa2:	4276      	negs	r6, r6
 8008aa4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008aa8:	485e      	ldr	r0, [pc, #376]	; (8008c24 <_printf_i+0x244>)
 8008aaa:	230a      	movs	r3, #10
 8008aac:	e019      	b.n	8008ae2 <_printf_i+0x102>
 8008aae:	680e      	ldr	r6, [r1, #0]
 8008ab0:	602b      	str	r3, [r5, #0]
 8008ab2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008ab6:	bf18      	it	ne
 8008ab8:	b236      	sxthne	r6, r6
 8008aba:	e7ef      	b.n	8008a9c <_printf_i+0xbc>
 8008abc:	682b      	ldr	r3, [r5, #0]
 8008abe:	6820      	ldr	r0, [r4, #0]
 8008ac0:	1d19      	adds	r1, r3, #4
 8008ac2:	6029      	str	r1, [r5, #0]
 8008ac4:	0601      	lsls	r1, r0, #24
 8008ac6:	d501      	bpl.n	8008acc <_printf_i+0xec>
 8008ac8:	681e      	ldr	r6, [r3, #0]
 8008aca:	e002      	b.n	8008ad2 <_printf_i+0xf2>
 8008acc:	0646      	lsls	r6, r0, #25
 8008ace:	d5fb      	bpl.n	8008ac8 <_printf_i+0xe8>
 8008ad0:	881e      	ldrh	r6, [r3, #0]
 8008ad2:	4854      	ldr	r0, [pc, #336]	; (8008c24 <_printf_i+0x244>)
 8008ad4:	2f6f      	cmp	r7, #111	; 0x6f
 8008ad6:	bf0c      	ite	eq
 8008ad8:	2308      	moveq	r3, #8
 8008ada:	230a      	movne	r3, #10
 8008adc:	2100      	movs	r1, #0
 8008ade:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008ae2:	6865      	ldr	r5, [r4, #4]
 8008ae4:	60a5      	str	r5, [r4, #8]
 8008ae6:	2d00      	cmp	r5, #0
 8008ae8:	bfa2      	ittt	ge
 8008aea:	6821      	ldrge	r1, [r4, #0]
 8008aec:	f021 0104 	bicge.w	r1, r1, #4
 8008af0:	6021      	strge	r1, [r4, #0]
 8008af2:	b90e      	cbnz	r6, 8008af8 <_printf_i+0x118>
 8008af4:	2d00      	cmp	r5, #0
 8008af6:	d04d      	beq.n	8008b94 <_printf_i+0x1b4>
 8008af8:	4615      	mov	r5, r2
 8008afa:	fbb6 f1f3 	udiv	r1, r6, r3
 8008afe:	fb03 6711 	mls	r7, r3, r1, r6
 8008b02:	5dc7      	ldrb	r7, [r0, r7]
 8008b04:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008b08:	4637      	mov	r7, r6
 8008b0a:	42bb      	cmp	r3, r7
 8008b0c:	460e      	mov	r6, r1
 8008b0e:	d9f4      	bls.n	8008afa <_printf_i+0x11a>
 8008b10:	2b08      	cmp	r3, #8
 8008b12:	d10b      	bne.n	8008b2c <_printf_i+0x14c>
 8008b14:	6823      	ldr	r3, [r4, #0]
 8008b16:	07de      	lsls	r6, r3, #31
 8008b18:	d508      	bpl.n	8008b2c <_printf_i+0x14c>
 8008b1a:	6923      	ldr	r3, [r4, #16]
 8008b1c:	6861      	ldr	r1, [r4, #4]
 8008b1e:	4299      	cmp	r1, r3
 8008b20:	bfde      	ittt	le
 8008b22:	2330      	movle	r3, #48	; 0x30
 8008b24:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008b28:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008b2c:	1b52      	subs	r2, r2, r5
 8008b2e:	6122      	str	r2, [r4, #16]
 8008b30:	f8cd a000 	str.w	sl, [sp]
 8008b34:	464b      	mov	r3, r9
 8008b36:	aa03      	add	r2, sp, #12
 8008b38:	4621      	mov	r1, r4
 8008b3a:	4640      	mov	r0, r8
 8008b3c:	f7ff fee2 	bl	8008904 <_printf_common>
 8008b40:	3001      	adds	r0, #1
 8008b42:	d14c      	bne.n	8008bde <_printf_i+0x1fe>
 8008b44:	f04f 30ff 	mov.w	r0, #4294967295
 8008b48:	b004      	add	sp, #16
 8008b4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b4e:	4835      	ldr	r0, [pc, #212]	; (8008c24 <_printf_i+0x244>)
 8008b50:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008b54:	6829      	ldr	r1, [r5, #0]
 8008b56:	6823      	ldr	r3, [r4, #0]
 8008b58:	f851 6b04 	ldr.w	r6, [r1], #4
 8008b5c:	6029      	str	r1, [r5, #0]
 8008b5e:	061d      	lsls	r5, r3, #24
 8008b60:	d514      	bpl.n	8008b8c <_printf_i+0x1ac>
 8008b62:	07df      	lsls	r7, r3, #31
 8008b64:	bf44      	itt	mi
 8008b66:	f043 0320 	orrmi.w	r3, r3, #32
 8008b6a:	6023      	strmi	r3, [r4, #0]
 8008b6c:	b91e      	cbnz	r6, 8008b76 <_printf_i+0x196>
 8008b6e:	6823      	ldr	r3, [r4, #0]
 8008b70:	f023 0320 	bic.w	r3, r3, #32
 8008b74:	6023      	str	r3, [r4, #0]
 8008b76:	2310      	movs	r3, #16
 8008b78:	e7b0      	b.n	8008adc <_printf_i+0xfc>
 8008b7a:	6823      	ldr	r3, [r4, #0]
 8008b7c:	f043 0320 	orr.w	r3, r3, #32
 8008b80:	6023      	str	r3, [r4, #0]
 8008b82:	2378      	movs	r3, #120	; 0x78
 8008b84:	4828      	ldr	r0, [pc, #160]	; (8008c28 <_printf_i+0x248>)
 8008b86:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008b8a:	e7e3      	b.n	8008b54 <_printf_i+0x174>
 8008b8c:	0659      	lsls	r1, r3, #25
 8008b8e:	bf48      	it	mi
 8008b90:	b2b6      	uxthmi	r6, r6
 8008b92:	e7e6      	b.n	8008b62 <_printf_i+0x182>
 8008b94:	4615      	mov	r5, r2
 8008b96:	e7bb      	b.n	8008b10 <_printf_i+0x130>
 8008b98:	682b      	ldr	r3, [r5, #0]
 8008b9a:	6826      	ldr	r6, [r4, #0]
 8008b9c:	6961      	ldr	r1, [r4, #20]
 8008b9e:	1d18      	adds	r0, r3, #4
 8008ba0:	6028      	str	r0, [r5, #0]
 8008ba2:	0635      	lsls	r5, r6, #24
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	d501      	bpl.n	8008bac <_printf_i+0x1cc>
 8008ba8:	6019      	str	r1, [r3, #0]
 8008baa:	e002      	b.n	8008bb2 <_printf_i+0x1d2>
 8008bac:	0670      	lsls	r0, r6, #25
 8008bae:	d5fb      	bpl.n	8008ba8 <_printf_i+0x1c8>
 8008bb0:	8019      	strh	r1, [r3, #0]
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	6123      	str	r3, [r4, #16]
 8008bb6:	4615      	mov	r5, r2
 8008bb8:	e7ba      	b.n	8008b30 <_printf_i+0x150>
 8008bba:	682b      	ldr	r3, [r5, #0]
 8008bbc:	1d1a      	adds	r2, r3, #4
 8008bbe:	602a      	str	r2, [r5, #0]
 8008bc0:	681d      	ldr	r5, [r3, #0]
 8008bc2:	6862      	ldr	r2, [r4, #4]
 8008bc4:	2100      	movs	r1, #0
 8008bc6:	4628      	mov	r0, r5
 8008bc8:	f7f7 fb0a 	bl	80001e0 <memchr>
 8008bcc:	b108      	cbz	r0, 8008bd2 <_printf_i+0x1f2>
 8008bce:	1b40      	subs	r0, r0, r5
 8008bd0:	6060      	str	r0, [r4, #4]
 8008bd2:	6863      	ldr	r3, [r4, #4]
 8008bd4:	6123      	str	r3, [r4, #16]
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bdc:	e7a8      	b.n	8008b30 <_printf_i+0x150>
 8008bde:	6923      	ldr	r3, [r4, #16]
 8008be0:	462a      	mov	r2, r5
 8008be2:	4649      	mov	r1, r9
 8008be4:	4640      	mov	r0, r8
 8008be6:	47d0      	blx	sl
 8008be8:	3001      	adds	r0, #1
 8008bea:	d0ab      	beq.n	8008b44 <_printf_i+0x164>
 8008bec:	6823      	ldr	r3, [r4, #0]
 8008bee:	079b      	lsls	r3, r3, #30
 8008bf0:	d413      	bmi.n	8008c1a <_printf_i+0x23a>
 8008bf2:	68e0      	ldr	r0, [r4, #12]
 8008bf4:	9b03      	ldr	r3, [sp, #12]
 8008bf6:	4298      	cmp	r0, r3
 8008bf8:	bfb8      	it	lt
 8008bfa:	4618      	movlt	r0, r3
 8008bfc:	e7a4      	b.n	8008b48 <_printf_i+0x168>
 8008bfe:	2301      	movs	r3, #1
 8008c00:	4632      	mov	r2, r6
 8008c02:	4649      	mov	r1, r9
 8008c04:	4640      	mov	r0, r8
 8008c06:	47d0      	blx	sl
 8008c08:	3001      	adds	r0, #1
 8008c0a:	d09b      	beq.n	8008b44 <_printf_i+0x164>
 8008c0c:	3501      	adds	r5, #1
 8008c0e:	68e3      	ldr	r3, [r4, #12]
 8008c10:	9903      	ldr	r1, [sp, #12]
 8008c12:	1a5b      	subs	r3, r3, r1
 8008c14:	42ab      	cmp	r3, r5
 8008c16:	dcf2      	bgt.n	8008bfe <_printf_i+0x21e>
 8008c18:	e7eb      	b.n	8008bf2 <_printf_i+0x212>
 8008c1a:	2500      	movs	r5, #0
 8008c1c:	f104 0619 	add.w	r6, r4, #25
 8008c20:	e7f5      	b.n	8008c0e <_printf_i+0x22e>
 8008c22:	bf00      	nop
 8008c24:	0800b05a 	.word	0x0800b05a
 8008c28:	0800b06b 	.word	0x0800b06b

08008c2c <cleanup_glue>:
 8008c2c:	b538      	push	{r3, r4, r5, lr}
 8008c2e:	460c      	mov	r4, r1
 8008c30:	6809      	ldr	r1, [r1, #0]
 8008c32:	4605      	mov	r5, r0
 8008c34:	b109      	cbz	r1, 8008c3a <cleanup_glue+0xe>
 8008c36:	f7ff fff9 	bl	8008c2c <cleanup_glue>
 8008c3a:	4621      	mov	r1, r4
 8008c3c:	4628      	mov	r0, r5
 8008c3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c42:	f001 bd49 	b.w	800a6d8 <_free_r>
	...

08008c48 <_reclaim_reent>:
 8008c48:	4b2c      	ldr	r3, [pc, #176]	; (8008cfc <_reclaim_reent+0xb4>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4283      	cmp	r3, r0
 8008c4e:	b570      	push	{r4, r5, r6, lr}
 8008c50:	4604      	mov	r4, r0
 8008c52:	d051      	beq.n	8008cf8 <_reclaim_reent+0xb0>
 8008c54:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008c56:	b143      	cbz	r3, 8008c6a <_reclaim_reent+0x22>
 8008c58:	68db      	ldr	r3, [r3, #12]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d14a      	bne.n	8008cf4 <_reclaim_reent+0xac>
 8008c5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c60:	6819      	ldr	r1, [r3, #0]
 8008c62:	b111      	cbz	r1, 8008c6a <_reclaim_reent+0x22>
 8008c64:	4620      	mov	r0, r4
 8008c66:	f001 fd37 	bl	800a6d8 <_free_r>
 8008c6a:	6961      	ldr	r1, [r4, #20]
 8008c6c:	b111      	cbz	r1, 8008c74 <_reclaim_reent+0x2c>
 8008c6e:	4620      	mov	r0, r4
 8008c70:	f001 fd32 	bl	800a6d8 <_free_r>
 8008c74:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008c76:	b111      	cbz	r1, 8008c7e <_reclaim_reent+0x36>
 8008c78:	4620      	mov	r0, r4
 8008c7a:	f001 fd2d 	bl	800a6d8 <_free_r>
 8008c7e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008c80:	b111      	cbz	r1, 8008c88 <_reclaim_reent+0x40>
 8008c82:	4620      	mov	r0, r4
 8008c84:	f001 fd28 	bl	800a6d8 <_free_r>
 8008c88:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008c8a:	b111      	cbz	r1, 8008c92 <_reclaim_reent+0x4a>
 8008c8c:	4620      	mov	r0, r4
 8008c8e:	f001 fd23 	bl	800a6d8 <_free_r>
 8008c92:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008c94:	b111      	cbz	r1, 8008c9c <_reclaim_reent+0x54>
 8008c96:	4620      	mov	r0, r4
 8008c98:	f001 fd1e 	bl	800a6d8 <_free_r>
 8008c9c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008c9e:	b111      	cbz	r1, 8008ca6 <_reclaim_reent+0x5e>
 8008ca0:	4620      	mov	r0, r4
 8008ca2:	f001 fd19 	bl	800a6d8 <_free_r>
 8008ca6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008ca8:	b111      	cbz	r1, 8008cb0 <_reclaim_reent+0x68>
 8008caa:	4620      	mov	r0, r4
 8008cac:	f001 fd14 	bl	800a6d8 <_free_r>
 8008cb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008cb2:	b111      	cbz	r1, 8008cba <_reclaim_reent+0x72>
 8008cb4:	4620      	mov	r0, r4
 8008cb6:	f001 fd0f 	bl	800a6d8 <_free_r>
 8008cba:	69a3      	ldr	r3, [r4, #24]
 8008cbc:	b1e3      	cbz	r3, 8008cf8 <_reclaim_reent+0xb0>
 8008cbe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008cc0:	4620      	mov	r0, r4
 8008cc2:	4798      	blx	r3
 8008cc4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008cc6:	b1b9      	cbz	r1, 8008cf8 <_reclaim_reent+0xb0>
 8008cc8:	4620      	mov	r0, r4
 8008cca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008cce:	f7ff bfad 	b.w	8008c2c <cleanup_glue>
 8008cd2:	5949      	ldr	r1, [r1, r5]
 8008cd4:	b941      	cbnz	r1, 8008ce8 <_reclaim_reent+0xa0>
 8008cd6:	3504      	adds	r5, #4
 8008cd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008cda:	2d80      	cmp	r5, #128	; 0x80
 8008cdc:	68d9      	ldr	r1, [r3, #12]
 8008cde:	d1f8      	bne.n	8008cd2 <_reclaim_reent+0x8a>
 8008ce0:	4620      	mov	r0, r4
 8008ce2:	f001 fcf9 	bl	800a6d8 <_free_r>
 8008ce6:	e7ba      	b.n	8008c5e <_reclaim_reent+0x16>
 8008ce8:	680e      	ldr	r6, [r1, #0]
 8008cea:	4620      	mov	r0, r4
 8008cec:	f001 fcf4 	bl	800a6d8 <_free_r>
 8008cf0:	4631      	mov	r1, r6
 8008cf2:	e7ef      	b.n	8008cd4 <_reclaim_reent+0x8c>
 8008cf4:	2500      	movs	r5, #0
 8008cf6:	e7ef      	b.n	8008cd8 <_reclaim_reent+0x90>
 8008cf8:	bd70      	pop	{r4, r5, r6, pc}
 8008cfa:	bf00      	nop
 8008cfc:	200000d4 	.word	0x200000d4

08008d00 <_sbrk_r>:
 8008d00:	b538      	push	{r3, r4, r5, lr}
 8008d02:	4d06      	ldr	r5, [pc, #24]	; (8008d1c <_sbrk_r+0x1c>)
 8008d04:	2300      	movs	r3, #0
 8008d06:	4604      	mov	r4, r0
 8008d08:	4608      	mov	r0, r1
 8008d0a:	602b      	str	r3, [r5, #0]
 8008d0c:	f7f8 fe68 	bl	80019e0 <_sbrk>
 8008d10:	1c43      	adds	r3, r0, #1
 8008d12:	d102      	bne.n	8008d1a <_sbrk_r+0x1a>
 8008d14:	682b      	ldr	r3, [r5, #0]
 8008d16:	b103      	cbz	r3, 8008d1a <_sbrk_r+0x1a>
 8008d18:	6023      	str	r3, [r4, #0]
 8008d1a:	bd38      	pop	{r3, r4, r5, pc}
 8008d1c:	20001c10 	.word	0x20001c10

08008d20 <siprintf>:
 8008d20:	b40e      	push	{r1, r2, r3}
 8008d22:	b500      	push	{lr}
 8008d24:	b09c      	sub	sp, #112	; 0x70
 8008d26:	ab1d      	add	r3, sp, #116	; 0x74
 8008d28:	9002      	str	r0, [sp, #8]
 8008d2a:	9006      	str	r0, [sp, #24]
 8008d2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008d30:	4809      	ldr	r0, [pc, #36]	; (8008d58 <siprintf+0x38>)
 8008d32:	9107      	str	r1, [sp, #28]
 8008d34:	9104      	str	r1, [sp, #16]
 8008d36:	4909      	ldr	r1, [pc, #36]	; (8008d5c <siprintf+0x3c>)
 8008d38:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d3c:	9105      	str	r1, [sp, #20]
 8008d3e:	6800      	ldr	r0, [r0, #0]
 8008d40:	9301      	str	r3, [sp, #4]
 8008d42:	a902      	add	r1, sp, #8
 8008d44:	f001 fd70 	bl	800a828 <_svfiprintf_r>
 8008d48:	9b02      	ldr	r3, [sp, #8]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	701a      	strb	r2, [r3, #0]
 8008d4e:	b01c      	add	sp, #112	; 0x70
 8008d50:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d54:	b003      	add	sp, #12
 8008d56:	4770      	bx	lr
 8008d58:	200000d4 	.word	0x200000d4
 8008d5c:	ffff0208 	.word	0xffff0208

08008d60 <__sread>:
 8008d60:	b510      	push	{r4, lr}
 8008d62:	460c      	mov	r4, r1
 8008d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d68:	f001 ffb8 	bl	800acdc <_read_r>
 8008d6c:	2800      	cmp	r0, #0
 8008d6e:	bfab      	itete	ge
 8008d70:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008d72:	89a3      	ldrhlt	r3, [r4, #12]
 8008d74:	181b      	addge	r3, r3, r0
 8008d76:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008d7a:	bfac      	ite	ge
 8008d7c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008d7e:	81a3      	strhlt	r3, [r4, #12]
 8008d80:	bd10      	pop	{r4, pc}

08008d82 <__swrite>:
 8008d82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d86:	461f      	mov	r7, r3
 8008d88:	898b      	ldrh	r3, [r1, #12]
 8008d8a:	05db      	lsls	r3, r3, #23
 8008d8c:	4605      	mov	r5, r0
 8008d8e:	460c      	mov	r4, r1
 8008d90:	4616      	mov	r6, r2
 8008d92:	d505      	bpl.n	8008da0 <__swrite+0x1e>
 8008d94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d98:	2302      	movs	r3, #2
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	f001 f876 	bl	8009e8c <_lseek_r>
 8008da0:	89a3      	ldrh	r3, [r4, #12]
 8008da2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008da6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008daa:	81a3      	strh	r3, [r4, #12]
 8008dac:	4632      	mov	r2, r6
 8008dae:	463b      	mov	r3, r7
 8008db0:	4628      	mov	r0, r5
 8008db2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008db6:	f000 b869 	b.w	8008e8c <_write_r>

08008dba <__sseek>:
 8008dba:	b510      	push	{r4, lr}
 8008dbc:	460c      	mov	r4, r1
 8008dbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dc2:	f001 f863 	bl	8009e8c <_lseek_r>
 8008dc6:	1c43      	adds	r3, r0, #1
 8008dc8:	89a3      	ldrh	r3, [r4, #12]
 8008dca:	bf15      	itete	ne
 8008dcc:	6560      	strne	r0, [r4, #84]	; 0x54
 8008dce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008dd2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008dd6:	81a3      	strheq	r3, [r4, #12]
 8008dd8:	bf18      	it	ne
 8008dda:	81a3      	strhne	r3, [r4, #12]
 8008ddc:	bd10      	pop	{r4, pc}

08008dde <__sclose>:
 8008dde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008de2:	f000 b8f1 	b.w	8008fc8 <_close_r>
	...

08008de8 <__swbuf_r>:
 8008de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dea:	460e      	mov	r6, r1
 8008dec:	4614      	mov	r4, r2
 8008dee:	4605      	mov	r5, r0
 8008df0:	b118      	cbz	r0, 8008dfa <__swbuf_r+0x12>
 8008df2:	6983      	ldr	r3, [r0, #24]
 8008df4:	b90b      	cbnz	r3, 8008dfa <__swbuf_r+0x12>
 8008df6:	f7ff f93f 	bl	8008078 <__sinit>
 8008dfa:	4b21      	ldr	r3, [pc, #132]	; (8008e80 <__swbuf_r+0x98>)
 8008dfc:	429c      	cmp	r4, r3
 8008dfe:	d12b      	bne.n	8008e58 <__swbuf_r+0x70>
 8008e00:	686c      	ldr	r4, [r5, #4]
 8008e02:	69a3      	ldr	r3, [r4, #24]
 8008e04:	60a3      	str	r3, [r4, #8]
 8008e06:	89a3      	ldrh	r3, [r4, #12]
 8008e08:	071a      	lsls	r2, r3, #28
 8008e0a:	d52f      	bpl.n	8008e6c <__swbuf_r+0x84>
 8008e0c:	6923      	ldr	r3, [r4, #16]
 8008e0e:	b36b      	cbz	r3, 8008e6c <__swbuf_r+0x84>
 8008e10:	6923      	ldr	r3, [r4, #16]
 8008e12:	6820      	ldr	r0, [r4, #0]
 8008e14:	1ac0      	subs	r0, r0, r3
 8008e16:	6963      	ldr	r3, [r4, #20]
 8008e18:	b2f6      	uxtb	r6, r6
 8008e1a:	4283      	cmp	r3, r0
 8008e1c:	4637      	mov	r7, r6
 8008e1e:	dc04      	bgt.n	8008e2a <__swbuf_r+0x42>
 8008e20:	4621      	mov	r1, r4
 8008e22:	4628      	mov	r0, r5
 8008e24:	f000 ffe0 	bl	8009de8 <_fflush_r>
 8008e28:	bb30      	cbnz	r0, 8008e78 <__swbuf_r+0x90>
 8008e2a:	68a3      	ldr	r3, [r4, #8]
 8008e2c:	3b01      	subs	r3, #1
 8008e2e:	60a3      	str	r3, [r4, #8]
 8008e30:	6823      	ldr	r3, [r4, #0]
 8008e32:	1c5a      	adds	r2, r3, #1
 8008e34:	6022      	str	r2, [r4, #0]
 8008e36:	701e      	strb	r6, [r3, #0]
 8008e38:	6963      	ldr	r3, [r4, #20]
 8008e3a:	3001      	adds	r0, #1
 8008e3c:	4283      	cmp	r3, r0
 8008e3e:	d004      	beq.n	8008e4a <__swbuf_r+0x62>
 8008e40:	89a3      	ldrh	r3, [r4, #12]
 8008e42:	07db      	lsls	r3, r3, #31
 8008e44:	d506      	bpl.n	8008e54 <__swbuf_r+0x6c>
 8008e46:	2e0a      	cmp	r6, #10
 8008e48:	d104      	bne.n	8008e54 <__swbuf_r+0x6c>
 8008e4a:	4621      	mov	r1, r4
 8008e4c:	4628      	mov	r0, r5
 8008e4e:	f000 ffcb 	bl	8009de8 <_fflush_r>
 8008e52:	b988      	cbnz	r0, 8008e78 <__swbuf_r+0x90>
 8008e54:	4638      	mov	r0, r7
 8008e56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e58:	4b0a      	ldr	r3, [pc, #40]	; (8008e84 <__swbuf_r+0x9c>)
 8008e5a:	429c      	cmp	r4, r3
 8008e5c:	d101      	bne.n	8008e62 <__swbuf_r+0x7a>
 8008e5e:	68ac      	ldr	r4, [r5, #8]
 8008e60:	e7cf      	b.n	8008e02 <__swbuf_r+0x1a>
 8008e62:	4b09      	ldr	r3, [pc, #36]	; (8008e88 <__swbuf_r+0xa0>)
 8008e64:	429c      	cmp	r4, r3
 8008e66:	bf08      	it	eq
 8008e68:	68ec      	ldreq	r4, [r5, #12]
 8008e6a:	e7ca      	b.n	8008e02 <__swbuf_r+0x1a>
 8008e6c:	4621      	mov	r1, r4
 8008e6e:	4628      	mov	r0, r5
 8008e70:	f000 f81e 	bl	8008eb0 <__swsetup_r>
 8008e74:	2800      	cmp	r0, #0
 8008e76:	d0cb      	beq.n	8008e10 <__swbuf_r+0x28>
 8008e78:	f04f 37ff 	mov.w	r7, #4294967295
 8008e7c:	e7ea      	b.n	8008e54 <__swbuf_r+0x6c>
 8008e7e:	bf00      	nop
 8008e80:	0800b004 	.word	0x0800b004
 8008e84:	0800b024 	.word	0x0800b024
 8008e88:	0800afe4 	.word	0x0800afe4

08008e8c <_write_r>:
 8008e8c:	b538      	push	{r3, r4, r5, lr}
 8008e8e:	4d07      	ldr	r5, [pc, #28]	; (8008eac <_write_r+0x20>)
 8008e90:	4604      	mov	r4, r0
 8008e92:	4608      	mov	r0, r1
 8008e94:	4611      	mov	r1, r2
 8008e96:	2200      	movs	r2, #0
 8008e98:	602a      	str	r2, [r5, #0]
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	f7f8 fd4f 	bl	800193e <_write>
 8008ea0:	1c43      	adds	r3, r0, #1
 8008ea2:	d102      	bne.n	8008eaa <_write_r+0x1e>
 8008ea4:	682b      	ldr	r3, [r5, #0]
 8008ea6:	b103      	cbz	r3, 8008eaa <_write_r+0x1e>
 8008ea8:	6023      	str	r3, [r4, #0]
 8008eaa:	bd38      	pop	{r3, r4, r5, pc}
 8008eac:	20001c10 	.word	0x20001c10

08008eb0 <__swsetup_r>:
 8008eb0:	4b32      	ldr	r3, [pc, #200]	; (8008f7c <__swsetup_r+0xcc>)
 8008eb2:	b570      	push	{r4, r5, r6, lr}
 8008eb4:	681d      	ldr	r5, [r3, #0]
 8008eb6:	4606      	mov	r6, r0
 8008eb8:	460c      	mov	r4, r1
 8008eba:	b125      	cbz	r5, 8008ec6 <__swsetup_r+0x16>
 8008ebc:	69ab      	ldr	r3, [r5, #24]
 8008ebe:	b913      	cbnz	r3, 8008ec6 <__swsetup_r+0x16>
 8008ec0:	4628      	mov	r0, r5
 8008ec2:	f7ff f8d9 	bl	8008078 <__sinit>
 8008ec6:	4b2e      	ldr	r3, [pc, #184]	; (8008f80 <__swsetup_r+0xd0>)
 8008ec8:	429c      	cmp	r4, r3
 8008eca:	d10f      	bne.n	8008eec <__swsetup_r+0x3c>
 8008ecc:	686c      	ldr	r4, [r5, #4]
 8008ece:	89a3      	ldrh	r3, [r4, #12]
 8008ed0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ed4:	0719      	lsls	r1, r3, #28
 8008ed6:	d42c      	bmi.n	8008f32 <__swsetup_r+0x82>
 8008ed8:	06dd      	lsls	r5, r3, #27
 8008eda:	d411      	bmi.n	8008f00 <__swsetup_r+0x50>
 8008edc:	2309      	movs	r3, #9
 8008ede:	6033      	str	r3, [r6, #0]
 8008ee0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008ee4:	81a3      	strh	r3, [r4, #12]
 8008ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8008eea:	e03e      	b.n	8008f6a <__swsetup_r+0xba>
 8008eec:	4b25      	ldr	r3, [pc, #148]	; (8008f84 <__swsetup_r+0xd4>)
 8008eee:	429c      	cmp	r4, r3
 8008ef0:	d101      	bne.n	8008ef6 <__swsetup_r+0x46>
 8008ef2:	68ac      	ldr	r4, [r5, #8]
 8008ef4:	e7eb      	b.n	8008ece <__swsetup_r+0x1e>
 8008ef6:	4b24      	ldr	r3, [pc, #144]	; (8008f88 <__swsetup_r+0xd8>)
 8008ef8:	429c      	cmp	r4, r3
 8008efa:	bf08      	it	eq
 8008efc:	68ec      	ldreq	r4, [r5, #12]
 8008efe:	e7e6      	b.n	8008ece <__swsetup_r+0x1e>
 8008f00:	0758      	lsls	r0, r3, #29
 8008f02:	d512      	bpl.n	8008f2a <__swsetup_r+0x7a>
 8008f04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f06:	b141      	cbz	r1, 8008f1a <__swsetup_r+0x6a>
 8008f08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f0c:	4299      	cmp	r1, r3
 8008f0e:	d002      	beq.n	8008f16 <__swsetup_r+0x66>
 8008f10:	4630      	mov	r0, r6
 8008f12:	f001 fbe1 	bl	800a6d8 <_free_r>
 8008f16:	2300      	movs	r3, #0
 8008f18:	6363      	str	r3, [r4, #52]	; 0x34
 8008f1a:	89a3      	ldrh	r3, [r4, #12]
 8008f1c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008f20:	81a3      	strh	r3, [r4, #12]
 8008f22:	2300      	movs	r3, #0
 8008f24:	6063      	str	r3, [r4, #4]
 8008f26:	6923      	ldr	r3, [r4, #16]
 8008f28:	6023      	str	r3, [r4, #0]
 8008f2a:	89a3      	ldrh	r3, [r4, #12]
 8008f2c:	f043 0308 	orr.w	r3, r3, #8
 8008f30:	81a3      	strh	r3, [r4, #12]
 8008f32:	6923      	ldr	r3, [r4, #16]
 8008f34:	b94b      	cbnz	r3, 8008f4a <__swsetup_r+0x9a>
 8008f36:	89a3      	ldrh	r3, [r4, #12]
 8008f38:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008f3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f40:	d003      	beq.n	8008f4a <__swsetup_r+0x9a>
 8008f42:	4621      	mov	r1, r4
 8008f44:	4630      	mov	r0, r6
 8008f46:	f000 ffd9 	bl	8009efc <__smakebuf_r>
 8008f4a:	89a0      	ldrh	r0, [r4, #12]
 8008f4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f50:	f010 0301 	ands.w	r3, r0, #1
 8008f54:	d00a      	beq.n	8008f6c <__swsetup_r+0xbc>
 8008f56:	2300      	movs	r3, #0
 8008f58:	60a3      	str	r3, [r4, #8]
 8008f5a:	6963      	ldr	r3, [r4, #20]
 8008f5c:	425b      	negs	r3, r3
 8008f5e:	61a3      	str	r3, [r4, #24]
 8008f60:	6923      	ldr	r3, [r4, #16]
 8008f62:	b943      	cbnz	r3, 8008f76 <__swsetup_r+0xc6>
 8008f64:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008f68:	d1ba      	bne.n	8008ee0 <__swsetup_r+0x30>
 8008f6a:	bd70      	pop	{r4, r5, r6, pc}
 8008f6c:	0781      	lsls	r1, r0, #30
 8008f6e:	bf58      	it	pl
 8008f70:	6963      	ldrpl	r3, [r4, #20]
 8008f72:	60a3      	str	r3, [r4, #8]
 8008f74:	e7f4      	b.n	8008f60 <__swsetup_r+0xb0>
 8008f76:	2000      	movs	r0, #0
 8008f78:	e7f7      	b.n	8008f6a <__swsetup_r+0xba>
 8008f7a:	bf00      	nop
 8008f7c:	200000d4 	.word	0x200000d4
 8008f80:	0800b004 	.word	0x0800b004
 8008f84:	0800b024 	.word	0x0800b024
 8008f88:	0800afe4 	.word	0x0800afe4

08008f8c <__assert_func>:
 8008f8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008f8e:	4614      	mov	r4, r2
 8008f90:	461a      	mov	r2, r3
 8008f92:	4b09      	ldr	r3, [pc, #36]	; (8008fb8 <__assert_func+0x2c>)
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	4605      	mov	r5, r0
 8008f98:	68d8      	ldr	r0, [r3, #12]
 8008f9a:	b14c      	cbz	r4, 8008fb0 <__assert_func+0x24>
 8008f9c:	4b07      	ldr	r3, [pc, #28]	; (8008fbc <__assert_func+0x30>)
 8008f9e:	9100      	str	r1, [sp, #0]
 8008fa0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008fa4:	4906      	ldr	r1, [pc, #24]	; (8008fc0 <__assert_func+0x34>)
 8008fa6:	462b      	mov	r3, r5
 8008fa8:	f000 ff5a 	bl	8009e60 <fiprintf>
 8008fac:	f001 fea8 	bl	800ad00 <abort>
 8008fb0:	4b04      	ldr	r3, [pc, #16]	; (8008fc4 <__assert_func+0x38>)
 8008fb2:	461c      	mov	r4, r3
 8008fb4:	e7f3      	b.n	8008f9e <__assert_func+0x12>
 8008fb6:	bf00      	nop
 8008fb8:	200000d4 	.word	0x200000d4
 8008fbc:	0800b07c 	.word	0x0800b07c
 8008fc0:	0800b089 	.word	0x0800b089
 8008fc4:	0800b0b7 	.word	0x0800b0b7

08008fc8 <_close_r>:
 8008fc8:	b538      	push	{r3, r4, r5, lr}
 8008fca:	4d06      	ldr	r5, [pc, #24]	; (8008fe4 <_close_r+0x1c>)
 8008fcc:	2300      	movs	r3, #0
 8008fce:	4604      	mov	r4, r0
 8008fd0:	4608      	mov	r0, r1
 8008fd2:	602b      	str	r3, [r5, #0]
 8008fd4:	f7f8 fccf 	bl	8001976 <_close>
 8008fd8:	1c43      	adds	r3, r0, #1
 8008fda:	d102      	bne.n	8008fe2 <_close_r+0x1a>
 8008fdc:	682b      	ldr	r3, [r5, #0]
 8008fde:	b103      	cbz	r3, 8008fe2 <_close_r+0x1a>
 8008fe0:	6023      	str	r3, [r4, #0]
 8008fe2:	bd38      	pop	{r3, r4, r5, pc}
 8008fe4:	20001c10 	.word	0x20001c10

08008fe8 <quorem>:
 8008fe8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fec:	6903      	ldr	r3, [r0, #16]
 8008fee:	690c      	ldr	r4, [r1, #16]
 8008ff0:	42a3      	cmp	r3, r4
 8008ff2:	4607      	mov	r7, r0
 8008ff4:	f2c0 8081 	blt.w	80090fa <quorem+0x112>
 8008ff8:	3c01      	subs	r4, #1
 8008ffa:	f101 0814 	add.w	r8, r1, #20
 8008ffe:	f100 0514 	add.w	r5, r0, #20
 8009002:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009006:	9301      	str	r3, [sp, #4]
 8009008:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800900c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009010:	3301      	adds	r3, #1
 8009012:	429a      	cmp	r2, r3
 8009014:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009018:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800901c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009020:	d331      	bcc.n	8009086 <quorem+0x9e>
 8009022:	f04f 0e00 	mov.w	lr, #0
 8009026:	4640      	mov	r0, r8
 8009028:	46ac      	mov	ip, r5
 800902a:	46f2      	mov	sl, lr
 800902c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009030:	b293      	uxth	r3, r2
 8009032:	fb06 e303 	mla	r3, r6, r3, lr
 8009036:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800903a:	b29b      	uxth	r3, r3
 800903c:	ebaa 0303 	sub.w	r3, sl, r3
 8009040:	f8dc a000 	ldr.w	sl, [ip]
 8009044:	0c12      	lsrs	r2, r2, #16
 8009046:	fa13 f38a 	uxtah	r3, r3, sl
 800904a:	fb06 e202 	mla	r2, r6, r2, lr
 800904e:	9300      	str	r3, [sp, #0]
 8009050:	9b00      	ldr	r3, [sp, #0]
 8009052:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009056:	b292      	uxth	r2, r2
 8009058:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800905c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009060:	f8bd 3000 	ldrh.w	r3, [sp]
 8009064:	4581      	cmp	r9, r0
 8009066:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800906a:	f84c 3b04 	str.w	r3, [ip], #4
 800906e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009072:	d2db      	bcs.n	800902c <quorem+0x44>
 8009074:	f855 300b 	ldr.w	r3, [r5, fp]
 8009078:	b92b      	cbnz	r3, 8009086 <quorem+0x9e>
 800907a:	9b01      	ldr	r3, [sp, #4]
 800907c:	3b04      	subs	r3, #4
 800907e:	429d      	cmp	r5, r3
 8009080:	461a      	mov	r2, r3
 8009082:	d32e      	bcc.n	80090e2 <quorem+0xfa>
 8009084:	613c      	str	r4, [r7, #16]
 8009086:	4638      	mov	r0, r7
 8009088:	f001 fa0e 	bl	800a4a8 <__mcmp>
 800908c:	2800      	cmp	r0, #0
 800908e:	db24      	blt.n	80090da <quorem+0xf2>
 8009090:	3601      	adds	r6, #1
 8009092:	4628      	mov	r0, r5
 8009094:	f04f 0c00 	mov.w	ip, #0
 8009098:	f858 2b04 	ldr.w	r2, [r8], #4
 800909c:	f8d0 e000 	ldr.w	lr, [r0]
 80090a0:	b293      	uxth	r3, r2
 80090a2:	ebac 0303 	sub.w	r3, ip, r3
 80090a6:	0c12      	lsrs	r2, r2, #16
 80090a8:	fa13 f38e 	uxtah	r3, r3, lr
 80090ac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80090b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80090b4:	b29b      	uxth	r3, r3
 80090b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80090ba:	45c1      	cmp	r9, r8
 80090bc:	f840 3b04 	str.w	r3, [r0], #4
 80090c0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80090c4:	d2e8      	bcs.n	8009098 <quorem+0xb0>
 80090c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80090ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80090ce:	b922      	cbnz	r2, 80090da <quorem+0xf2>
 80090d0:	3b04      	subs	r3, #4
 80090d2:	429d      	cmp	r5, r3
 80090d4:	461a      	mov	r2, r3
 80090d6:	d30a      	bcc.n	80090ee <quorem+0x106>
 80090d8:	613c      	str	r4, [r7, #16]
 80090da:	4630      	mov	r0, r6
 80090dc:	b003      	add	sp, #12
 80090de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090e2:	6812      	ldr	r2, [r2, #0]
 80090e4:	3b04      	subs	r3, #4
 80090e6:	2a00      	cmp	r2, #0
 80090e8:	d1cc      	bne.n	8009084 <quorem+0x9c>
 80090ea:	3c01      	subs	r4, #1
 80090ec:	e7c7      	b.n	800907e <quorem+0x96>
 80090ee:	6812      	ldr	r2, [r2, #0]
 80090f0:	3b04      	subs	r3, #4
 80090f2:	2a00      	cmp	r2, #0
 80090f4:	d1f0      	bne.n	80090d8 <quorem+0xf0>
 80090f6:	3c01      	subs	r4, #1
 80090f8:	e7eb      	b.n	80090d2 <quorem+0xea>
 80090fa:	2000      	movs	r0, #0
 80090fc:	e7ee      	b.n	80090dc <quorem+0xf4>
	...

08009100 <_dtoa_r>:
 8009100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009104:	ed2d 8b04 	vpush	{d8-d9}
 8009108:	ec57 6b10 	vmov	r6, r7, d0
 800910c:	b093      	sub	sp, #76	; 0x4c
 800910e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009110:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009114:	9106      	str	r1, [sp, #24]
 8009116:	ee10 aa10 	vmov	sl, s0
 800911a:	4604      	mov	r4, r0
 800911c:	9209      	str	r2, [sp, #36]	; 0x24
 800911e:	930c      	str	r3, [sp, #48]	; 0x30
 8009120:	46bb      	mov	fp, r7
 8009122:	b975      	cbnz	r5, 8009142 <_dtoa_r+0x42>
 8009124:	2010      	movs	r0, #16
 8009126:	f000 ff29 	bl	8009f7c <malloc>
 800912a:	4602      	mov	r2, r0
 800912c:	6260      	str	r0, [r4, #36]	; 0x24
 800912e:	b920      	cbnz	r0, 800913a <_dtoa_r+0x3a>
 8009130:	4ba7      	ldr	r3, [pc, #668]	; (80093d0 <_dtoa_r+0x2d0>)
 8009132:	21ea      	movs	r1, #234	; 0xea
 8009134:	48a7      	ldr	r0, [pc, #668]	; (80093d4 <_dtoa_r+0x2d4>)
 8009136:	f7ff ff29 	bl	8008f8c <__assert_func>
 800913a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800913e:	6005      	str	r5, [r0, #0]
 8009140:	60c5      	str	r5, [r0, #12]
 8009142:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009144:	6819      	ldr	r1, [r3, #0]
 8009146:	b151      	cbz	r1, 800915e <_dtoa_r+0x5e>
 8009148:	685a      	ldr	r2, [r3, #4]
 800914a:	604a      	str	r2, [r1, #4]
 800914c:	2301      	movs	r3, #1
 800914e:	4093      	lsls	r3, r2
 8009150:	608b      	str	r3, [r1, #8]
 8009152:	4620      	mov	r0, r4
 8009154:	f000 ff66 	bl	800a024 <_Bfree>
 8009158:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800915a:	2200      	movs	r2, #0
 800915c:	601a      	str	r2, [r3, #0]
 800915e:	1e3b      	subs	r3, r7, #0
 8009160:	bfaa      	itet	ge
 8009162:	2300      	movge	r3, #0
 8009164:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009168:	f8c8 3000 	strge.w	r3, [r8]
 800916c:	4b9a      	ldr	r3, [pc, #616]	; (80093d8 <_dtoa_r+0x2d8>)
 800916e:	bfbc      	itt	lt
 8009170:	2201      	movlt	r2, #1
 8009172:	f8c8 2000 	strlt.w	r2, [r8]
 8009176:	ea33 030b 	bics.w	r3, r3, fp
 800917a:	d11b      	bne.n	80091b4 <_dtoa_r+0xb4>
 800917c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800917e:	f242 730f 	movw	r3, #9999	; 0x270f
 8009182:	6013      	str	r3, [r2, #0]
 8009184:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009188:	4333      	orrs	r3, r6
 800918a:	f000 8592 	beq.w	8009cb2 <_dtoa_r+0xbb2>
 800918e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009190:	b963      	cbnz	r3, 80091ac <_dtoa_r+0xac>
 8009192:	4b92      	ldr	r3, [pc, #584]	; (80093dc <_dtoa_r+0x2dc>)
 8009194:	e022      	b.n	80091dc <_dtoa_r+0xdc>
 8009196:	4b92      	ldr	r3, [pc, #584]	; (80093e0 <_dtoa_r+0x2e0>)
 8009198:	9301      	str	r3, [sp, #4]
 800919a:	3308      	adds	r3, #8
 800919c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800919e:	6013      	str	r3, [r2, #0]
 80091a0:	9801      	ldr	r0, [sp, #4]
 80091a2:	b013      	add	sp, #76	; 0x4c
 80091a4:	ecbd 8b04 	vpop	{d8-d9}
 80091a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091ac:	4b8b      	ldr	r3, [pc, #556]	; (80093dc <_dtoa_r+0x2dc>)
 80091ae:	9301      	str	r3, [sp, #4]
 80091b0:	3303      	adds	r3, #3
 80091b2:	e7f3      	b.n	800919c <_dtoa_r+0x9c>
 80091b4:	2200      	movs	r2, #0
 80091b6:	2300      	movs	r3, #0
 80091b8:	4650      	mov	r0, sl
 80091ba:	4659      	mov	r1, fp
 80091bc:	f7f7 fc84 	bl	8000ac8 <__aeabi_dcmpeq>
 80091c0:	ec4b ab19 	vmov	d9, sl, fp
 80091c4:	4680      	mov	r8, r0
 80091c6:	b158      	cbz	r0, 80091e0 <_dtoa_r+0xe0>
 80091c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80091ca:	2301      	movs	r3, #1
 80091cc:	6013      	str	r3, [r2, #0]
 80091ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	f000 856b 	beq.w	8009cac <_dtoa_r+0xbac>
 80091d6:	4883      	ldr	r0, [pc, #524]	; (80093e4 <_dtoa_r+0x2e4>)
 80091d8:	6018      	str	r0, [r3, #0]
 80091da:	1e43      	subs	r3, r0, #1
 80091dc:	9301      	str	r3, [sp, #4]
 80091de:	e7df      	b.n	80091a0 <_dtoa_r+0xa0>
 80091e0:	ec4b ab10 	vmov	d0, sl, fp
 80091e4:	aa10      	add	r2, sp, #64	; 0x40
 80091e6:	a911      	add	r1, sp, #68	; 0x44
 80091e8:	4620      	mov	r0, r4
 80091ea:	f001 fa03 	bl	800a5f4 <__d2b>
 80091ee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80091f2:	ee08 0a10 	vmov	s16, r0
 80091f6:	2d00      	cmp	r5, #0
 80091f8:	f000 8084 	beq.w	8009304 <_dtoa_r+0x204>
 80091fc:	ee19 3a90 	vmov	r3, s19
 8009200:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009204:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009208:	4656      	mov	r6, sl
 800920a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800920e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009212:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009216:	4b74      	ldr	r3, [pc, #464]	; (80093e8 <_dtoa_r+0x2e8>)
 8009218:	2200      	movs	r2, #0
 800921a:	4630      	mov	r0, r6
 800921c:	4639      	mov	r1, r7
 800921e:	f7f7 f833 	bl	8000288 <__aeabi_dsub>
 8009222:	a365      	add	r3, pc, #404	; (adr r3, 80093b8 <_dtoa_r+0x2b8>)
 8009224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009228:	f7f7 f9e6 	bl	80005f8 <__aeabi_dmul>
 800922c:	a364      	add	r3, pc, #400	; (adr r3, 80093c0 <_dtoa_r+0x2c0>)
 800922e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009232:	f7f7 f82b 	bl	800028c <__adddf3>
 8009236:	4606      	mov	r6, r0
 8009238:	4628      	mov	r0, r5
 800923a:	460f      	mov	r7, r1
 800923c:	f7f7 f972 	bl	8000524 <__aeabi_i2d>
 8009240:	a361      	add	r3, pc, #388	; (adr r3, 80093c8 <_dtoa_r+0x2c8>)
 8009242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009246:	f7f7 f9d7 	bl	80005f8 <__aeabi_dmul>
 800924a:	4602      	mov	r2, r0
 800924c:	460b      	mov	r3, r1
 800924e:	4630      	mov	r0, r6
 8009250:	4639      	mov	r1, r7
 8009252:	f7f7 f81b 	bl	800028c <__adddf3>
 8009256:	4606      	mov	r6, r0
 8009258:	460f      	mov	r7, r1
 800925a:	f7f7 fc7d 	bl	8000b58 <__aeabi_d2iz>
 800925e:	2200      	movs	r2, #0
 8009260:	9000      	str	r0, [sp, #0]
 8009262:	2300      	movs	r3, #0
 8009264:	4630      	mov	r0, r6
 8009266:	4639      	mov	r1, r7
 8009268:	f7f7 fc38 	bl	8000adc <__aeabi_dcmplt>
 800926c:	b150      	cbz	r0, 8009284 <_dtoa_r+0x184>
 800926e:	9800      	ldr	r0, [sp, #0]
 8009270:	f7f7 f958 	bl	8000524 <__aeabi_i2d>
 8009274:	4632      	mov	r2, r6
 8009276:	463b      	mov	r3, r7
 8009278:	f7f7 fc26 	bl	8000ac8 <__aeabi_dcmpeq>
 800927c:	b910      	cbnz	r0, 8009284 <_dtoa_r+0x184>
 800927e:	9b00      	ldr	r3, [sp, #0]
 8009280:	3b01      	subs	r3, #1
 8009282:	9300      	str	r3, [sp, #0]
 8009284:	9b00      	ldr	r3, [sp, #0]
 8009286:	2b16      	cmp	r3, #22
 8009288:	d85a      	bhi.n	8009340 <_dtoa_r+0x240>
 800928a:	9a00      	ldr	r2, [sp, #0]
 800928c:	4b57      	ldr	r3, [pc, #348]	; (80093ec <_dtoa_r+0x2ec>)
 800928e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009296:	ec51 0b19 	vmov	r0, r1, d9
 800929a:	f7f7 fc1f 	bl	8000adc <__aeabi_dcmplt>
 800929e:	2800      	cmp	r0, #0
 80092a0:	d050      	beq.n	8009344 <_dtoa_r+0x244>
 80092a2:	9b00      	ldr	r3, [sp, #0]
 80092a4:	3b01      	subs	r3, #1
 80092a6:	9300      	str	r3, [sp, #0]
 80092a8:	2300      	movs	r3, #0
 80092aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80092ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80092ae:	1b5d      	subs	r5, r3, r5
 80092b0:	1e6b      	subs	r3, r5, #1
 80092b2:	9305      	str	r3, [sp, #20]
 80092b4:	bf45      	ittet	mi
 80092b6:	f1c5 0301 	rsbmi	r3, r5, #1
 80092ba:	9304      	strmi	r3, [sp, #16]
 80092bc:	2300      	movpl	r3, #0
 80092be:	2300      	movmi	r3, #0
 80092c0:	bf4c      	ite	mi
 80092c2:	9305      	strmi	r3, [sp, #20]
 80092c4:	9304      	strpl	r3, [sp, #16]
 80092c6:	9b00      	ldr	r3, [sp, #0]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	db3d      	blt.n	8009348 <_dtoa_r+0x248>
 80092cc:	9b05      	ldr	r3, [sp, #20]
 80092ce:	9a00      	ldr	r2, [sp, #0]
 80092d0:	920a      	str	r2, [sp, #40]	; 0x28
 80092d2:	4413      	add	r3, r2
 80092d4:	9305      	str	r3, [sp, #20]
 80092d6:	2300      	movs	r3, #0
 80092d8:	9307      	str	r3, [sp, #28]
 80092da:	9b06      	ldr	r3, [sp, #24]
 80092dc:	2b09      	cmp	r3, #9
 80092de:	f200 8089 	bhi.w	80093f4 <_dtoa_r+0x2f4>
 80092e2:	2b05      	cmp	r3, #5
 80092e4:	bfc4      	itt	gt
 80092e6:	3b04      	subgt	r3, #4
 80092e8:	9306      	strgt	r3, [sp, #24]
 80092ea:	9b06      	ldr	r3, [sp, #24]
 80092ec:	f1a3 0302 	sub.w	r3, r3, #2
 80092f0:	bfcc      	ite	gt
 80092f2:	2500      	movgt	r5, #0
 80092f4:	2501      	movle	r5, #1
 80092f6:	2b03      	cmp	r3, #3
 80092f8:	f200 8087 	bhi.w	800940a <_dtoa_r+0x30a>
 80092fc:	e8df f003 	tbb	[pc, r3]
 8009300:	59383a2d 	.word	0x59383a2d
 8009304:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009308:	441d      	add	r5, r3
 800930a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800930e:	2b20      	cmp	r3, #32
 8009310:	bfc1      	itttt	gt
 8009312:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009316:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800931a:	fa0b f303 	lslgt.w	r3, fp, r3
 800931e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009322:	bfda      	itte	le
 8009324:	f1c3 0320 	rsble	r3, r3, #32
 8009328:	fa06 f003 	lslle.w	r0, r6, r3
 800932c:	4318      	orrgt	r0, r3
 800932e:	f7f7 f8e9 	bl	8000504 <__aeabi_ui2d>
 8009332:	2301      	movs	r3, #1
 8009334:	4606      	mov	r6, r0
 8009336:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800933a:	3d01      	subs	r5, #1
 800933c:	930e      	str	r3, [sp, #56]	; 0x38
 800933e:	e76a      	b.n	8009216 <_dtoa_r+0x116>
 8009340:	2301      	movs	r3, #1
 8009342:	e7b2      	b.n	80092aa <_dtoa_r+0x1aa>
 8009344:	900b      	str	r0, [sp, #44]	; 0x2c
 8009346:	e7b1      	b.n	80092ac <_dtoa_r+0x1ac>
 8009348:	9b04      	ldr	r3, [sp, #16]
 800934a:	9a00      	ldr	r2, [sp, #0]
 800934c:	1a9b      	subs	r3, r3, r2
 800934e:	9304      	str	r3, [sp, #16]
 8009350:	4253      	negs	r3, r2
 8009352:	9307      	str	r3, [sp, #28]
 8009354:	2300      	movs	r3, #0
 8009356:	930a      	str	r3, [sp, #40]	; 0x28
 8009358:	e7bf      	b.n	80092da <_dtoa_r+0x1da>
 800935a:	2300      	movs	r3, #0
 800935c:	9308      	str	r3, [sp, #32]
 800935e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009360:	2b00      	cmp	r3, #0
 8009362:	dc55      	bgt.n	8009410 <_dtoa_r+0x310>
 8009364:	2301      	movs	r3, #1
 8009366:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800936a:	461a      	mov	r2, r3
 800936c:	9209      	str	r2, [sp, #36]	; 0x24
 800936e:	e00c      	b.n	800938a <_dtoa_r+0x28a>
 8009370:	2301      	movs	r3, #1
 8009372:	e7f3      	b.n	800935c <_dtoa_r+0x25c>
 8009374:	2300      	movs	r3, #0
 8009376:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009378:	9308      	str	r3, [sp, #32]
 800937a:	9b00      	ldr	r3, [sp, #0]
 800937c:	4413      	add	r3, r2
 800937e:	9302      	str	r3, [sp, #8]
 8009380:	3301      	adds	r3, #1
 8009382:	2b01      	cmp	r3, #1
 8009384:	9303      	str	r3, [sp, #12]
 8009386:	bfb8      	it	lt
 8009388:	2301      	movlt	r3, #1
 800938a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800938c:	2200      	movs	r2, #0
 800938e:	6042      	str	r2, [r0, #4]
 8009390:	2204      	movs	r2, #4
 8009392:	f102 0614 	add.w	r6, r2, #20
 8009396:	429e      	cmp	r6, r3
 8009398:	6841      	ldr	r1, [r0, #4]
 800939a:	d93d      	bls.n	8009418 <_dtoa_r+0x318>
 800939c:	4620      	mov	r0, r4
 800939e:	f000 fe01 	bl	8009fa4 <_Balloc>
 80093a2:	9001      	str	r0, [sp, #4]
 80093a4:	2800      	cmp	r0, #0
 80093a6:	d13b      	bne.n	8009420 <_dtoa_r+0x320>
 80093a8:	4b11      	ldr	r3, [pc, #68]	; (80093f0 <_dtoa_r+0x2f0>)
 80093aa:	4602      	mov	r2, r0
 80093ac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80093b0:	e6c0      	b.n	8009134 <_dtoa_r+0x34>
 80093b2:	2301      	movs	r3, #1
 80093b4:	e7df      	b.n	8009376 <_dtoa_r+0x276>
 80093b6:	bf00      	nop
 80093b8:	636f4361 	.word	0x636f4361
 80093bc:	3fd287a7 	.word	0x3fd287a7
 80093c0:	8b60c8b3 	.word	0x8b60c8b3
 80093c4:	3fc68a28 	.word	0x3fc68a28
 80093c8:	509f79fb 	.word	0x509f79fb
 80093cc:	3fd34413 	.word	0x3fd34413
 80093d0:	0800b0c5 	.word	0x0800b0c5
 80093d4:	0800b0dc 	.word	0x0800b0dc
 80093d8:	7ff00000 	.word	0x7ff00000
 80093dc:	0800b0c1 	.word	0x0800b0c1
 80093e0:	0800b0b8 	.word	0x0800b0b8
 80093e4:	0800b059 	.word	0x0800b059
 80093e8:	3ff80000 	.word	0x3ff80000
 80093ec:	0800b1d0 	.word	0x0800b1d0
 80093f0:	0800b137 	.word	0x0800b137
 80093f4:	2501      	movs	r5, #1
 80093f6:	2300      	movs	r3, #0
 80093f8:	9306      	str	r3, [sp, #24]
 80093fa:	9508      	str	r5, [sp, #32]
 80093fc:	f04f 33ff 	mov.w	r3, #4294967295
 8009400:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009404:	2200      	movs	r2, #0
 8009406:	2312      	movs	r3, #18
 8009408:	e7b0      	b.n	800936c <_dtoa_r+0x26c>
 800940a:	2301      	movs	r3, #1
 800940c:	9308      	str	r3, [sp, #32]
 800940e:	e7f5      	b.n	80093fc <_dtoa_r+0x2fc>
 8009410:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009412:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009416:	e7b8      	b.n	800938a <_dtoa_r+0x28a>
 8009418:	3101      	adds	r1, #1
 800941a:	6041      	str	r1, [r0, #4]
 800941c:	0052      	lsls	r2, r2, #1
 800941e:	e7b8      	b.n	8009392 <_dtoa_r+0x292>
 8009420:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009422:	9a01      	ldr	r2, [sp, #4]
 8009424:	601a      	str	r2, [r3, #0]
 8009426:	9b03      	ldr	r3, [sp, #12]
 8009428:	2b0e      	cmp	r3, #14
 800942a:	f200 809d 	bhi.w	8009568 <_dtoa_r+0x468>
 800942e:	2d00      	cmp	r5, #0
 8009430:	f000 809a 	beq.w	8009568 <_dtoa_r+0x468>
 8009434:	9b00      	ldr	r3, [sp, #0]
 8009436:	2b00      	cmp	r3, #0
 8009438:	dd32      	ble.n	80094a0 <_dtoa_r+0x3a0>
 800943a:	4ab7      	ldr	r2, [pc, #732]	; (8009718 <_dtoa_r+0x618>)
 800943c:	f003 030f 	and.w	r3, r3, #15
 8009440:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009444:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009448:	9b00      	ldr	r3, [sp, #0]
 800944a:	05d8      	lsls	r0, r3, #23
 800944c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009450:	d516      	bpl.n	8009480 <_dtoa_r+0x380>
 8009452:	4bb2      	ldr	r3, [pc, #712]	; (800971c <_dtoa_r+0x61c>)
 8009454:	ec51 0b19 	vmov	r0, r1, d9
 8009458:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800945c:	f7f7 f9f6 	bl	800084c <__aeabi_ddiv>
 8009460:	f007 070f 	and.w	r7, r7, #15
 8009464:	4682      	mov	sl, r0
 8009466:	468b      	mov	fp, r1
 8009468:	2503      	movs	r5, #3
 800946a:	4eac      	ldr	r6, [pc, #688]	; (800971c <_dtoa_r+0x61c>)
 800946c:	b957      	cbnz	r7, 8009484 <_dtoa_r+0x384>
 800946e:	4642      	mov	r2, r8
 8009470:	464b      	mov	r3, r9
 8009472:	4650      	mov	r0, sl
 8009474:	4659      	mov	r1, fp
 8009476:	f7f7 f9e9 	bl	800084c <__aeabi_ddiv>
 800947a:	4682      	mov	sl, r0
 800947c:	468b      	mov	fp, r1
 800947e:	e028      	b.n	80094d2 <_dtoa_r+0x3d2>
 8009480:	2502      	movs	r5, #2
 8009482:	e7f2      	b.n	800946a <_dtoa_r+0x36a>
 8009484:	07f9      	lsls	r1, r7, #31
 8009486:	d508      	bpl.n	800949a <_dtoa_r+0x39a>
 8009488:	4640      	mov	r0, r8
 800948a:	4649      	mov	r1, r9
 800948c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009490:	f7f7 f8b2 	bl	80005f8 <__aeabi_dmul>
 8009494:	3501      	adds	r5, #1
 8009496:	4680      	mov	r8, r0
 8009498:	4689      	mov	r9, r1
 800949a:	107f      	asrs	r7, r7, #1
 800949c:	3608      	adds	r6, #8
 800949e:	e7e5      	b.n	800946c <_dtoa_r+0x36c>
 80094a0:	f000 809b 	beq.w	80095da <_dtoa_r+0x4da>
 80094a4:	9b00      	ldr	r3, [sp, #0]
 80094a6:	4f9d      	ldr	r7, [pc, #628]	; (800971c <_dtoa_r+0x61c>)
 80094a8:	425e      	negs	r6, r3
 80094aa:	4b9b      	ldr	r3, [pc, #620]	; (8009718 <_dtoa_r+0x618>)
 80094ac:	f006 020f 	and.w	r2, r6, #15
 80094b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b8:	ec51 0b19 	vmov	r0, r1, d9
 80094bc:	f7f7 f89c 	bl	80005f8 <__aeabi_dmul>
 80094c0:	1136      	asrs	r6, r6, #4
 80094c2:	4682      	mov	sl, r0
 80094c4:	468b      	mov	fp, r1
 80094c6:	2300      	movs	r3, #0
 80094c8:	2502      	movs	r5, #2
 80094ca:	2e00      	cmp	r6, #0
 80094cc:	d17a      	bne.n	80095c4 <_dtoa_r+0x4c4>
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d1d3      	bne.n	800947a <_dtoa_r+0x37a>
 80094d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	f000 8082 	beq.w	80095de <_dtoa_r+0x4de>
 80094da:	4b91      	ldr	r3, [pc, #580]	; (8009720 <_dtoa_r+0x620>)
 80094dc:	2200      	movs	r2, #0
 80094de:	4650      	mov	r0, sl
 80094e0:	4659      	mov	r1, fp
 80094e2:	f7f7 fafb 	bl	8000adc <__aeabi_dcmplt>
 80094e6:	2800      	cmp	r0, #0
 80094e8:	d079      	beq.n	80095de <_dtoa_r+0x4de>
 80094ea:	9b03      	ldr	r3, [sp, #12]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d076      	beq.n	80095de <_dtoa_r+0x4de>
 80094f0:	9b02      	ldr	r3, [sp, #8]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	dd36      	ble.n	8009564 <_dtoa_r+0x464>
 80094f6:	9b00      	ldr	r3, [sp, #0]
 80094f8:	4650      	mov	r0, sl
 80094fa:	4659      	mov	r1, fp
 80094fc:	1e5f      	subs	r7, r3, #1
 80094fe:	2200      	movs	r2, #0
 8009500:	4b88      	ldr	r3, [pc, #544]	; (8009724 <_dtoa_r+0x624>)
 8009502:	f7f7 f879 	bl	80005f8 <__aeabi_dmul>
 8009506:	9e02      	ldr	r6, [sp, #8]
 8009508:	4682      	mov	sl, r0
 800950a:	468b      	mov	fp, r1
 800950c:	3501      	adds	r5, #1
 800950e:	4628      	mov	r0, r5
 8009510:	f7f7 f808 	bl	8000524 <__aeabi_i2d>
 8009514:	4652      	mov	r2, sl
 8009516:	465b      	mov	r3, fp
 8009518:	f7f7 f86e 	bl	80005f8 <__aeabi_dmul>
 800951c:	4b82      	ldr	r3, [pc, #520]	; (8009728 <_dtoa_r+0x628>)
 800951e:	2200      	movs	r2, #0
 8009520:	f7f6 feb4 	bl	800028c <__adddf3>
 8009524:	46d0      	mov	r8, sl
 8009526:	46d9      	mov	r9, fp
 8009528:	4682      	mov	sl, r0
 800952a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800952e:	2e00      	cmp	r6, #0
 8009530:	d158      	bne.n	80095e4 <_dtoa_r+0x4e4>
 8009532:	4b7e      	ldr	r3, [pc, #504]	; (800972c <_dtoa_r+0x62c>)
 8009534:	2200      	movs	r2, #0
 8009536:	4640      	mov	r0, r8
 8009538:	4649      	mov	r1, r9
 800953a:	f7f6 fea5 	bl	8000288 <__aeabi_dsub>
 800953e:	4652      	mov	r2, sl
 8009540:	465b      	mov	r3, fp
 8009542:	4680      	mov	r8, r0
 8009544:	4689      	mov	r9, r1
 8009546:	f7f7 fae7 	bl	8000b18 <__aeabi_dcmpgt>
 800954a:	2800      	cmp	r0, #0
 800954c:	f040 8295 	bne.w	8009a7a <_dtoa_r+0x97a>
 8009550:	4652      	mov	r2, sl
 8009552:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009556:	4640      	mov	r0, r8
 8009558:	4649      	mov	r1, r9
 800955a:	f7f7 fabf 	bl	8000adc <__aeabi_dcmplt>
 800955e:	2800      	cmp	r0, #0
 8009560:	f040 8289 	bne.w	8009a76 <_dtoa_r+0x976>
 8009564:	ec5b ab19 	vmov	sl, fp, d9
 8009568:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800956a:	2b00      	cmp	r3, #0
 800956c:	f2c0 8148 	blt.w	8009800 <_dtoa_r+0x700>
 8009570:	9a00      	ldr	r2, [sp, #0]
 8009572:	2a0e      	cmp	r2, #14
 8009574:	f300 8144 	bgt.w	8009800 <_dtoa_r+0x700>
 8009578:	4b67      	ldr	r3, [pc, #412]	; (8009718 <_dtoa_r+0x618>)
 800957a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800957e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009582:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009584:	2b00      	cmp	r3, #0
 8009586:	f280 80d5 	bge.w	8009734 <_dtoa_r+0x634>
 800958a:	9b03      	ldr	r3, [sp, #12]
 800958c:	2b00      	cmp	r3, #0
 800958e:	f300 80d1 	bgt.w	8009734 <_dtoa_r+0x634>
 8009592:	f040 826f 	bne.w	8009a74 <_dtoa_r+0x974>
 8009596:	4b65      	ldr	r3, [pc, #404]	; (800972c <_dtoa_r+0x62c>)
 8009598:	2200      	movs	r2, #0
 800959a:	4640      	mov	r0, r8
 800959c:	4649      	mov	r1, r9
 800959e:	f7f7 f82b 	bl	80005f8 <__aeabi_dmul>
 80095a2:	4652      	mov	r2, sl
 80095a4:	465b      	mov	r3, fp
 80095a6:	f7f7 faad 	bl	8000b04 <__aeabi_dcmpge>
 80095aa:	9e03      	ldr	r6, [sp, #12]
 80095ac:	4637      	mov	r7, r6
 80095ae:	2800      	cmp	r0, #0
 80095b0:	f040 8245 	bne.w	8009a3e <_dtoa_r+0x93e>
 80095b4:	9d01      	ldr	r5, [sp, #4]
 80095b6:	2331      	movs	r3, #49	; 0x31
 80095b8:	f805 3b01 	strb.w	r3, [r5], #1
 80095bc:	9b00      	ldr	r3, [sp, #0]
 80095be:	3301      	adds	r3, #1
 80095c0:	9300      	str	r3, [sp, #0]
 80095c2:	e240      	b.n	8009a46 <_dtoa_r+0x946>
 80095c4:	07f2      	lsls	r2, r6, #31
 80095c6:	d505      	bpl.n	80095d4 <_dtoa_r+0x4d4>
 80095c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095cc:	f7f7 f814 	bl	80005f8 <__aeabi_dmul>
 80095d0:	3501      	adds	r5, #1
 80095d2:	2301      	movs	r3, #1
 80095d4:	1076      	asrs	r6, r6, #1
 80095d6:	3708      	adds	r7, #8
 80095d8:	e777      	b.n	80094ca <_dtoa_r+0x3ca>
 80095da:	2502      	movs	r5, #2
 80095dc:	e779      	b.n	80094d2 <_dtoa_r+0x3d2>
 80095de:	9f00      	ldr	r7, [sp, #0]
 80095e0:	9e03      	ldr	r6, [sp, #12]
 80095e2:	e794      	b.n	800950e <_dtoa_r+0x40e>
 80095e4:	9901      	ldr	r1, [sp, #4]
 80095e6:	4b4c      	ldr	r3, [pc, #304]	; (8009718 <_dtoa_r+0x618>)
 80095e8:	4431      	add	r1, r6
 80095ea:	910d      	str	r1, [sp, #52]	; 0x34
 80095ec:	9908      	ldr	r1, [sp, #32]
 80095ee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80095f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80095f6:	2900      	cmp	r1, #0
 80095f8:	d043      	beq.n	8009682 <_dtoa_r+0x582>
 80095fa:	494d      	ldr	r1, [pc, #308]	; (8009730 <_dtoa_r+0x630>)
 80095fc:	2000      	movs	r0, #0
 80095fe:	f7f7 f925 	bl	800084c <__aeabi_ddiv>
 8009602:	4652      	mov	r2, sl
 8009604:	465b      	mov	r3, fp
 8009606:	f7f6 fe3f 	bl	8000288 <__aeabi_dsub>
 800960a:	9d01      	ldr	r5, [sp, #4]
 800960c:	4682      	mov	sl, r0
 800960e:	468b      	mov	fp, r1
 8009610:	4649      	mov	r1, r9
 8009612:	4640      	mov	r0, r8
 8009614:	f7f7 faa0 	bl	8000b58 <__aeabi_d2iz>
 8009618:	4606      	mov	r6, r0
 800961a:	f7f6 ff83 	bl	8000524 <__aeabi_i2d>
 800961e:	4602      	mov	r2, r0
 8009620:	460b      	mov	r3, r1
 8009622:	4640      	mov	r0, r8
 8009624:	4649      	mov	r1, r9
 8009626:	f7f6 fe2f 	bl	8000288 <__aeabi_dsub>
 800962a:	3630      	adds	r6, #48	; 0x30
 800962c:	f805 6b01 	strb.w	r6, [r5], #1
 8009630:	4652      	mov	r2, sl
 8009632:	465b      	mov	r3, fp
 8009634:	4680      	mov	r8, r0
 8009636:	4689      	mov	r9, r1
 8009638:	f7f7 fa50 	bl	8000adc <__aeabi_dcmplt>
 800963c:	2800      	cmp	r0, #0
 800963e:	d163      	bne.n	8009708 <_dtoa_r+0x608>
 8009640:	4642      	mov	r2, r8
 8009642:	464b      	mov	r3, r9
 8009644:	4936      	ldr	r1, [pc, #216]	; (8009720 <_dtoa_r+0x620>)
 8009646:	2000      	movs	r0, #0
 8009648:	f7f6 fe1e 	bl	8000288 <__aeabi_dsub>
 800964c:	4652      	mov	r2, sl
 800964e:	465b      	mov	r3, fp
 8009650:	f7f7 fa44 	bl	8000adc <__aeabi_dcmplt>
 8009654:	2800      	cmp	r0, #0
 8009656:	f040 80b5 	bne.w	80097c4 <_dtoa_r+0x6c4>
 800965a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800965c:	429d      	cmp	r5, r3
 800965e:	d081      	beq.n	8009564 <_dtoa_r+0x464>
 8009660:	4b30      	ldr	r3, [pc, #192]	; (8009724 <_dtoa_r+0x624>)
 8009662:	2200      	movs	r2, #0
 8009664:	4650      	mov	r0, sl
 8009666:	4659      	mov	r1, fp
 8009668:	f7f6 ffc6 	bl	80005f8 <__aeabi_dmul>
 800966c:	4b2d      	ldr	r3, [pc, #180]	; (8009724 <_dtoa_r+0x624>)
 800966e:	4682      	mov	sl, r0
 8009670:	468b      	mov	fp, r1
 8009672:	4640      	mov	r0, r8
 8009674:	4649      	mov	r1, r9
 8009676:	2200      	movs	r2, #0
 8009678:	f7f6 ffbe 	bl	80005f8 <__aeabi_dmul>
 800967c:	4680      	mov	r8, r0
 800967e:	4689      	mov	r9, r1
 8009680:	e7c6      	b.n	8009610 <_dtoa_r+0x510>
 8009682:	4650      	mov	r0, sl
 8009684:	4659      	mov	r1, fp
 8009686:	f7f6 ffb7 	bl	80005f8 <__aeabi_dmul>
 800968a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800968c:	9d01      	ldr	r5, [sp, #4]
 800968e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009690:	4682      	mov	sl, r0
 8009692:	468b      	mov	fp, r1
 8009694:	4649      	mov	r1, r9
 8009696:	4640      	mov	r0, r8
 8009698:	f7f7 fa5e 	bl	8000b58 <__aeabi_d2iz>
 800969c:	4606      	mov	r6, r0
 800969e:	f7f6 ff41 	bl	8000524 <__aeabi_i2d>
 80096a2:	3630      	adds	r6, #48	; 0x30
 80096a4:	4602      	mov	r2, r0
 80096a6:	460b      	mov	r3, r1
 80096a8:	4640      	mov	r0, r8
 80096aa:	4649      	mov	r1, r9
 80096ac:	f7f6 fdec 	bl	8000288 <__aeabi_dsub>
 80096b0:	f805 6b01 	strb.w	r6, [r5], #1
 80096b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80096b6:	429d      	cmp	r5, r3
 80096b8:	4680      	mov	r8, r0
 80096ba:	4689      	mov	r9, r1
 80096bc:	f04f 0200 	mov.w	r2, #0
 80096c0:	d124      	bne.n	800970c <_dtoa_r+0x60c>
 80096c2:	4b1b      	ldr	r3, [pc, #108]	; (8009730 <_dtoa_r+0x630>)
 80096c4:	4650      	mov	r0, sl
 80096c6:	4659      	mov	r1, fp
 80096c8:	f7f6 fde0 	bl	800028c <__adddf3>
 80096cc:	4602      	mov	r2, r0
 80096ce:	460b      	mov	r3, r1
 80096d0:	4640      	mov	r0, r8
 80096d2:	4649      	mov	r1, r9
 80096d4:	f7f7 fa20 	bl	8000b18 <__aeabi_dcmpgt>
 80096d8:	2800      	cmp	r0, #0
 80096da:	d173      	bne.n	80097c4 <_dtoa_r+0x6c4>
 80096dc:	4652      	mov	r2, sl
 80096de:	465b      	mov	r3, fp
 80096e0:	4913      	ldr	r1, [pc, #76]	; (8009730 <_dtoa_r+0x630>)
 80096e2:	2000      	movs	r0, #0
 80096e4:	f7f6 fdd0 	bl	8000288 <__aeabi_dsub>
 80096e8:	4602      	mov	r2, r0
 80096ea:	460b      	mov	r3, r1
 80096ec:	4640      	mov	r0, r8
 80096ee:	4649      	mov	r1, r9
 80096f0:	f7f7 f9f4 	bl	8000adc <__aeabi_dcmplt>
 80096f4:	2800      	cmp	r0, #0
 80096f6:	f43f af35 	beq.w	8009564 <_dtoa_r+0x464>
 80096fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80096fc:	1e6b      	subs	r3, r5, #1
 80096fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8009700:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009704:	2b30      	cmp	r3, #48	; 0x30
 8009706:	d0f8      	beq.n	80096fa <_dtoa_r+0x5fa>
 8009708:	9700      	str	r7, [sp, #0]
 800970a:	e049      	b.n	80097a0 <_dtoa_r+0x6a0>
 800970c:	4b05      	ldr	r3, [pc, #20]	; (8009724 <_dtoa_r+0x624>)
 800970e:	f7f6 ff73 	bl	80005f8 <__aeabi_dmul>
 8009712:	4680      	mov	r8, r0
 8009714:	4689      	mov	r9, r1
 8009716:	e7bd      	b.n	8009694 <_dtoa_r+0x594>
 8009718:	0800b1d0 	.word	0x0800b1d0
 800971c:	0800b1a8 	.word	0x0800b1a8
 8009720:	3ff00000 	.word	0x3ff00000
 8009724:	40240000 	.word	0x40240000
 8009728:	401c0000 	.word	0x401c0000
 800972c:	40140000 	.word	0x40140000
 8009730:	3fe00000 	.word	0x3fe00000
 8009734:	9d01      	ldr	r5, [sp, #4]
 8009736:	4656      	mov	r6, sl
 8009738:	465f      	mov	r7, fp
 800973a:	4642      	mov	r2, r8
 800973c:	464b      	mov	r3, r9
 800973e:	4630      	mov	r0, r6
 8009740:	4639      	mov	r1, r7
 8009742:	f7f7 f883 	bl	800084c <__aeabi_ddiv>
 8009746:	f7f7 fa07 	bl	8000b58 <__aeabi_d2iz>
 800974a:	4682      	mov	sl, r0
 800974c:	f7f6 feea 	bl	8000524 <__aeabi_i2d>
 8009750:	4642      	mov	r2, r8
 8009752:	464b      	mov	r3, r9
 8009754:	f7f6 ff50 	bl	80005f8 <__aeabi_dmul>
 8009758:	4602      	mov	r2, r0
 800975a:	460b      	mov	r3, r1
 800975c:	4630      	mov	r0, r6
 800975e:	4639      	mov	r1, r7
 8009760:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009764:	f7f6 fd90 	bl	8000288 <__aeabi_dsub>
 8009768:	f805 6b01 	strb.w	r6, [r5], #1
 800976c:	9e01      	ldr	r6, [sp, #4]
 800976e:	9f03      	ldr	r7, [sp, #12]
 8009770:	1bae      	subs	r6, r5, r6
 8009772:	42b7      	cmp	r7, r6
 8009774:	4602      	mov	r2, r0
 8009776:	460b      	mov	r3, r1
 8009778:	d135      	bne.n	80097e6 <_dtoa_r+0x6e6>
 800977a:	f7f6 fd87 	bl	800028c <__adddf3>
 800977e:	4642      	mov	r2, r8
 8009780:	464b      	mov	r3, r9
 8009782:	4606      	mov	r6, r0
 8009784:	460f      	mov	r7, r1
 8009786:	f7f7 f9c7 	bl	8000b18 <__aeabi_dcmpgt>
 800978a:	b9d0      	cbnz	r0, 80097c2 <_dtoa_r+0x6c2>
 800978c:	4642      	mov	r2, r8
 800978e:	464b      	mov	r3, r9
 8009790:	4630      	mov	r0, r6
 8009792:	4639      	mov	r1, r7
 8009794:	f7f7 f998 	bl	8000ac8 <__aeabi_dcmpeq>
 8009798:	b110      	cbz	r0, 80097a0 <_dtoa_r+0x6a0>
 800979a:	f01a 0f01 	tst.w	sl, #1
 800979e:	d110      	bne.n	80097c2 <_dtoa_r+0x6c2>
 80097a0:	4620      	mov	r0, r4
 80097a2:	ee18 1a10 	vmov	r1, s16
 80097a6:	f000 fc3d 	bl	800a024 <_Bfree>
 80097aa:	2300      	movs	r3, #0
 80097ac:	9800      	ldr	r0, [sp, #0]
 80097ae:	702b      	strb	r3, [r5, #0]
 80097b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80097b2:	3001      	adds	r0, #1
 80097b4:	6018      	str	r0, [r3, #0]
 80097b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	f43f acf1 	beq.w	80091a0 <_dtoa_r+0xa0>
 80097be:	601d      	str	r5, [r3, #0]
 80097c0:	e4ee      	b.n	80091a0 <_dtoa_r+0xa0>
 80097c2:	9f00      	ldr	r7, [sp, #0]
 80097c4:	462b      	mov	r3, r5
 80097c6:	461d      	mov	r5, r3
 80097c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80097cc:	2a39      	cmp	r2, #57	; 0x39
 80097ce:	d106      	bne.n	80097de <_dtoa_r+0x6de>
 80097d0:	9a01      	ldr	r2, [sp, #4]
 80097d2:	429a      	cmp	r2, r3
 80097d4:	d1f7      	bne.n	80097c6 <_dtoa_r+0x6c6>
 80097d6:	9901      	ldr	r1, [sp, #4]
 80097d8:	2230      	movs	r2, #48	; 0x30
 80097da:	3701      	adds	r7, #1
 80097dc:	700a      	strb	r2, [r1, #0]
 80097de:	781a      	ldrb	r2, [r3, #0]
 80097e0:	3201      	adds	r2, #1
 80097e2:	701a      	strb	r2, [r3, #0]
 80097e4:	e790      	b.n	8009708 <_dtoa_r+0x608>
 80097e6:	4ba6      	ldr	r3, [pc, #664]	; (8009a80 <_dtoa_r+0x980>)
 80097e8:	2200      	movs	r2, #0
 80097ea:	f7f6 ff05 	bl	80005f8 <__aeabi_dmul>
 80097ee:	2200      	movs	r2, #0
 80097f0:	2300      	movs	r3, #0
 80097f2:	4606      	mov	r6, r0
 80097f4:	460f      	mov	r7, r1
 80097f6:	f7f7 f967 	bl	8000ac8 <__aeabi_dcmpeq>
 80097fa:	2800      	cmp	r0, #0
 80097fc:	d09d      	beq.n	800973a <_dtoa_r+0x63a>
 80097fe:	e7cf      	b.n	80097a0 <_dtoa_r+0x6a0>
 8009800:	9a08      	ldr	r2, [sp, #32]
 8009802:	2a00      	cmp	r2, #0
 8009804:	f000 80d7 	beq.w	80099b6 <_dtoa_r+0x8b6>
 8009808:	9a06      	ldr	r2, [sp, #24]
 800980a:	2a01      	cmp	r2, #1
 800980c:	f300 80ba 	bgt.w	8009984 <_dtoa_r+0x884>
 8009810:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009812:	2a00      	cmp	r2, #0
 8009814:	f000 80b2 	beq.w	800997c <_dtoa_r+0x87c>
 8009818:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800981c:	9e07      	ldr	r6, [sp, #28]
 800981e:	9d04      	ldr	r5, [sp, #16]
 8009820:	9a04      	ldr	r2, [sp, #16]
 8009822:	441a      	add	r2, r3
 8009824:	9204      	str	r2, [sp, #16]
 8009826:	9a05      	ldr	r2, [sp, #20]
 8009828:	2101      	movs	r1, #1
 800982a:	441a      	add	r2, r3
 800982c:	4620      	mov	r0, r4
 800982e:	9205      	str	r2, [sp, #20]
 8009830:	f000 fcb0 	bl	800a194 <__i2b>
 8009834:	4607      	mov	r7, r0
 8009836:	2d00      	cmp	r5, #0
 8009838:	dd0c      	ble.n	8009854 <_dtoa_r+0x754>
 800983a:	9b05      	ldr	r3, [sp, #20]
 800983c:	2b00      	cmp	r3, #0
 800983e:	dd09      	ble.n	8009854 <_dtoa_r+0x754>
 8009840:	42ab      	cmp	r3, r5
 8009842:	9a04      	ldr	r2, [sp, #16]
 8009844:	bfa8      	it	ge
 8009846:	462b      	movge	r3, r5
 8009848:	1ad2      	subs	r2, r2, r3
 800984a:	9204      	str	r2, [sp, #16]
 800984c:	9a05      	ldr	r2, [sp, #20]
 800984e:	1aed      	subs	r5, r5, r3
 8009850:	1ad3      	subs	r3, r2, r3
 8009852:	9305      	str	r3, [sp, #20]
 8009854:	9b07      	ldr	r3, [sp, #28]
 8009856:	b31b      	cbz	r3, 80098a0 <_dtoa_r+0x7a0>
 8009858:	9b08      	ldr	r3, [sp, #32]
 800985a:	2b00      	cmp	r3, #0
 800985c:	f000 80af 	beq.w	80099be <_dtoa_r+0x8be>
 8009860:	2e00      	cmp	r6, #0
 8009862:	dd13      	ble.n	800988c <_dtoa_r+0x78c>
 8009864:	4639      	mov	r1, r7
 8009866:	4632      	mov	r2, r6
 8009868:	4620      	mov	r0, r4
 800986a:	f000 fd53 	bl	800a314 <__pow5mult>
 800986e:	ee18 2a10 	vmov	r2, s16
 8009872:	4601      	mov	r1, r0
 8009874:	4607      	mov	r7, r0
 8009876:	4620      	mov	r0, r4
 8009878:	f000 fca2 	bl	800a1c0 <__multiply>
 800987c:	ee18 1a10 	vmov	r1, s16
 8009880:	4680      	mov	r8, r0
 8009882:	4620      	mov	r0, r4
 8009884:	f000 fbce 	bl	800a024 <_Bfree>
 8009888:	ee08 8a10 	vmov	s16, r8
 800988c:	9b07      	ldr	r3, [sp, #28]
 800988e:	1b9a      	subs	r2, r3, r6
 8009890:	d006      	beq.n	80098a0 <_dtoa_r+0x7a0>
 8009892:	ee18 1a10 	vmov	r1, s16
 8009896:	4620      	mov	r0, r4
 8009898:	f000 fd3c 	bl	800a314 <__pow5mult>
 800989c:	ee08 0a10 	vmov	s16, r0
 80098a0:	2101      	movs	r1, #1
 80098a2:	4620      	mov	r0, r4
 80098a4:	f000 fc76 	bl	800a194 <__i2b>
 80098a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	4606      	mov	r6, r0
 80098ae:	f340 8088 	ble.w	80099c2 <_dtoa_r+0x8c2>
 80098b2:	461a      	mov	r2, r3
 80098b4:	4601      	mov	r1, r0
 80098b6:	4620      	mov	r0, r4
 80098b8:	f000 fd2c 	bl	800a314 <__pow5mult>
 80098bc:	9b06      	ldr	r3, [sp, #24]
 80098be:	2b01      	cmp	r3, #1
 80098c0:	4606      	mov	r6, r0
 80098c2:	f340 8081 	ble.w	80099c8 <_dtoa_r+0x8c8>
 80098c6:	f04f 0800 	mov.w	r8, #0
 80098ca:	6933      	ldr	r3, [r6, #16]
 80098cc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80098d0:	6918      	ldr	r0, [r3, #16]
 80098d2:	f000 fc0f 	bl	800a0f4 <__hi0bits>
 80098d6:	f1c0 0020 	rsb	r0, r0, #32
 80098da:	9b05      	ldr	r3, [sp, #20]
 80098dc:	4418      	add	r0, r3
 80098de:	f010 001f 	ands.w	r0, r0, #31
 80098e2:	f000 8092 	beq.w	8009a0a <_dtoa_r+0x90a>
 80098e6:	f1c0 0320 	rsb	r3, r0, #32
 80098ea:	2b04      	cmp	r3, #4
 80098ec:	f340 808a 	ble.w	8009a04 <_dtoa_r+0x904>
 80098f0:	f1c0 001c 	rsb	r0, r0, #28
 80098f4:	9b04      	ldr	r3, [sp, #16]
 80098f6:	4403      	add	r3, r0
 80098f8:	9304      	str	r3, [sp, #16]
 80098fa:	9b05      	ldr	r3, [sp, #20]
 80098fc:	4403      	add	r3, r0
 80098fe:	4405      	add	r5, r0
 8009900:	9305      	str	r3, [sp, #20]
 8009902:	9b04      	ldr	r3, [sp, #16]
 8009904:	2b00      	cmp	r3, #0
 8009906:	dd07      	ble.n	8009918 <_dtoa_r+0x818>
 8009908:	ee18 1a10 	vmov	r1, s16
 800990c:	461a      	mov	r2, r3
 800990e:	4620      	mov	r0, r4
 8009910:	f000 fd5a 	bl	800a3c8 <__lshift>
 8009914:	ee08 0a10 	vmov	s16, r0
 8009918:	9b05      	ldr	r3, [sp, #20]
 800991a:	2b00      	cmp	r3, #0
 800991c:	dd05      	ble.n	800992a <_dtoa_r+0x82a>
 800991e:	4631      	mov	r1, r6
 8009920:	461a      	mov	r2, r3
 8009922:	4620      	mov	r0, r4
 8009924:	f000 fd50 	bl	800a3c8 <__lshift>
 8009928:	4606      	mov	r6, r0
 800992a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800992c:	2b00      	cmp	r3, #0
 800992e:	d06e      	beq.n	8009a0e <_dtoa_r+0x90e>
 8009930:	ee18 0a10 	vmov	r0, s16
 8009934:	4631      	mov	r1, r6
 8009936:	f000 fdb7 	bl	800a4a8 <__mcmp>
 800993a:	2800      	cmp	r0, #0
 800993c:	da67      	bge.n	8009a0e <_dtoa_r+0x90e>
 800993e:	9b00      	ldr	r3, [sp, #0]
 8009940:	3b01      	subs	r3, #1
 8009942:	ee18 1a10 	vmov	r1, s16
 8009946:	9300      	str	r3, [sp, #0]
 8009948:	220a      	movs	r2, #10
 800994a:	2300      	movs	r3, #0
 800994c:	4620      	mov	r0, r4
 800994e:	f000 fb8b 	bl	800a068 <__multadd>
 8009952:	9b08      	ldr	r3, [sp, #32]
 8009954:	ee08 0a10 	vmov	s16, r0
 8009958:	2b00      	cmp	r3, #0
 800995a:	f000 81b1 	beq.w	8009cc0 <_dtoa_r+0xbc0>
 800995e:	2300      	movs	r3, #0
 8009960:	4639      	mov	r1, r7
 8009962:	220a      	movs	r2, #10
 8009964:	4620      	mov	r0, r4
 8009966:	f000 fb7f 	bl	800a068 <__multadd>
 800996a:	9b02      	ldr	r3, [sp, #8]
 800996c:	2b00      	cmp	r3, #0
 800996e:	4607      	mov	r7, r0
 8009970:	f300 808e 	bgt.w	8009a90 <_dtoa_r+0x990>
 8009974:	9b06      	ldr	r3, [sp, #24]
 8009976:	2b02      	cmp	r3, #2
 8009978:	dc51      	bgt.n	8009a1e <_dtoa_r+0x91e>
 800997a:	e089      	b.n	8009a90 <_dtoa_r+0x990>
 800997c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800997e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009982:	e74b      	b.n	800981c <_dtoa_r+0x71c>
 8009984:	9b03      	ldr	r3, [sp, #12]
 8009986:	1e5e      	subs	r6, r3, #1
 8009988:	9b07      	ldr	r3, [sp, #28]
 800998a:	42b3      	cmp	r3, r6
 800998c:	bfbf      	itttt	lt
 800998e:	9b07      	ldrlt	r3, [sp, #28]
 8009990:	9607      	strlt	r6, [sp, #28]
 8009992:	1af2      	sublt	r2, r6, r3
 8009994:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009996:	bfb6      	itet	lt
 8009998:	189b      	addlt	r3, r3, r2
 800999a:	1b9e      	subge	r6, r3, r6
 800999c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800999e:	9b03      	ldr	r3, [sp, #12]
 80099a0:	bfb8      	it	lt
 80099a2:	2600      	movlt	r6, #0
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	bfb7      	itett	lt
 80099a8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80099ac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80099b0:	1a9d      	sublt	r5, r3, r2
 80099b2:	2300      	movlt	r3, #0
 80099b4:	e734      	b.n	8009820 <_dtoa_r+0x720>
 80099b6:	9e07      	ldr	r6, [sp, #28]
 80099b8:	9d04      	ldr	r5, [sp, #16]
 80099ba:	9f08      	ldr	r7, [sp, #32]
 80099bc:	e73b      	b.n	8009836 <_dtoa_r+0x736>
 80099be:	9a07      	ldr	r2, [sp, #28]
 80099c0:	e767      	b.n	8009892 <_dtoa_r+0x792>
 80099c2:	9b06      	ldr	r3, [sp, #24]
 80099c4:	2b01      	cmp	r3, #1
 80099c6:	dc18      	bgt.n	80099fa <_dtoa_r+0x8fa>
 80099c8:	f1ba 0f00 	cmp.w	sl, #0
 80099cc:	d115      	bne.n	80099fa <_dtoa_r+0x8fa>
 80099ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80099d2:	b993      	cbnz	r3, 80099fa <_dtoa_r+0x8fa>
 80099d4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80099d8:	0d1b      	lsrs	r3, r3, #20
 80099da:	051b      	lsls	r3, r3, #20
 80099dc:	b183      	cbz	r3, 8009a00 <_dtoa_r+0x900>
 80099de:	9b04      	ldr	r3, [sp, #16]
 80099e0:	3301      	adds	r3, #1
 80099e2:	9304      	str	r3, [sp, #16]
 80099e4:	9b05      	ldr	r3, [sp, #20]
 80099e6:	3301      	adds	r3, #1
 80099e8:	9305      	str	r3, [sp, #20]
 80099ea:	f04f 0801 	mov.w	r8, #1
 80099ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	f47f af6a 	bne.w	80098ca <_dtoa_r+0x7ca>
 80099f6:	2001      	movs	r0, #1
 80099f8:	e76f      	b.n	80098da <_dtoa_r+0x7da>
 80099fa:	f04f 0800 	mov.w	r8, #0
 80099fe:	e7f6      	b.n	80099ee <_dtoa_r+0x8ee>
 8009a00:	4698      	mov	r8, r3
 8009a02:	e7f4      	b.n	80099ee <_dtoa_r+0x8ee>
 8009a04:	f43f af7d 	beq.w	8009902 <_dtoa_r+0x802>
 8009a08:	4618      	mov	r0, r3
 8009a0a:	301c      	adds	r0, #28
 8009a0c:	e772      	b.n	80098f4 <_dtoa_r+0x7f4>
 8009a0e:	9b03      	ldr	r3, [sp, #12]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	dc37      	bgt.n	8009a84 <_dtoa_r+0x984>
 8009a14:	9b06      	ldr	r3, [sp, #24]
 8009a16:	2b02      	cmp	r3, #2
 8009a18:	dd34      	ble.n	8009a84 <_dtoa_r+0x984>
 8009a1a:	9b03      	ldr	r3, [sp, #12]
 8009a1c:	9302      	str	r3, [sp, #8]
 8009a1e:	9b02      	ldr	r3, [sp, #8]
 8009a20:	b96b      	cbnz	r3, 8009a3e <_dtoa_r+0x93e>
 8009a22:	4631      	mov	r1, r6
 8009a24:	2205      	movs	r2, #5
 8009a26:	4620      	mov	r0, r4
 8009a28:	f000 fb1e 	bl	800a068 <__multadd>
 8009a2c:	4601      	mov	r1, r0
 8009a2e:	4606      	mov	r6, r0
 8009a30:	ee18 0a10 	vmov	r0, s16
 8009a34:	f000 fd38 	bl	800a4a8 <__mcmp>
 8009a38:	2800      	cmp	r0, #0
 8009a3a:	f73f adbb 	bgt.w	80095b4 <_dtoa_r+0x4b4>
 8009a3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a40:	9d01      	ldr	r5, [sp, #4]
 8009a42:	43db      	mvns	r3, r3
 8009a44:	9300      	str	r3, [sp, #0]
 8009a46:	f04f 0800 	mov.w	r8, #0
 8009a4a:	4631      	mov	r1, r6
 8009a4c:	4620      	mov	r0, r4
 8009a4e:	f000 fae9 	bl	800a024 <_Bfree>
 8009a52:	2f00      	cmp	r7, #0
 8009a54:	f43f aea4 	beq.w	80097a0 <_dtoa_r+0x6a0>
 8009a58:	f1b8 0f00 	cmp.w	r8, #0
 8009a5c:	d005      	beq.n	8009a6a <_dtoa_r+0x96a>
 8009a5e:	45b8      	cmp	r8, r7
 8009a60:	d003      	beq.n	8009a6a <_dtoa_r+0x96a>
 8009a62:	4641      	mov	r1, r8
 8009a64:	4620      	mov	r0, r4
 8009a66:	f000 fadd 	bl	800a024 <_Bfree>
 8009a6a:	4639      	mov	r1, r7
 8009a6c:	4620      	mov	r0, r4
 8009a6e:	f000 fad9 	bl	800a024 <_Bfree>
 8009a72:	e695      	b.n	80097a0 <_dtoa_r+0x6a0>
 8009a74:	2600      	movs	r6, #0
 8009a76:	4637      	mov	r7, r6
 8009a78:	e7e1      	b.n	8009a3e <_dtoa_r+0x93e>
 8009a7a:	9700      	str	r7, [sp, #0]
 8009a7c:	4637      	mov	r7, r6
 8009a7e:	e599      	b.n	80095b4 <_dtoa_r+0x4b4>
 8009a80:	40240000 	.word	0x40240000
 8009a84:	9b08      	ldr	r3, [sp, #32]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	f000 80ca 	beq.w	8009c20 <_dtoa_r+0xb20>
 8009a8c:	9b03      	ldr	r3, [sp, #12]
 8009a8e:	9302      	str	r3, [sp, #8]
 8009a90:	2d00      	cmp	r5, #0
 8009a92:	dd05      	ble.n	8009aa0 <_dtoa_r+0x9a0>
 8009a94:	4639      	mov	r1, r7
 8009a96:	462a      	mov	r2, r5
 8009a98:	4620      	mov	r0, r4
 8009a9a:	f000 fc95 	bl	800a3c8 <__lshift>
 8009a9e:	4607      	mov	r7, r0
 8009aa0:	f1b8 0f00 	cmp.w	r8, #0
 8009aa4:	d05b      	beq.n	8009b5e <_dtoa_r+0xa5e>
 8009aa6:	6879      	ldr	r1, [r7, #4]
 8009aa8:	4620      	mov	r0, r4
 8009aaa:	f000 fa7b 	bl	8009fa4 <_Balloc>
 8009aae:	4605      	mov	r5, r0
 8009ab0:	b928      	cbnz	r0, 8009abe <_dtoa_r+0x9be>
 8009ab2:	4b87      	ldr	r3, [pc, #540]	; (8009cd0 <_dtoa_r+0xbd0>)
 8009ab4:	4602      	mov	r2, r0
 8009ab6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009aba:	f7ff bb3b 	b.w	8009134 <_dtoa_r+0x34>
 8009abe:	693a      	ldr	r2, [r7, #16]
 8009ac0:	3202      	adds	r2, #2
 8009ac2:	0092      	lsls	r2, r2, #2
 8009ac4:	f107 010c 	add.w	r1, r7, #12
 8009ac8:	300c      	adds	r0, #12
 8009aca:	f7fe fb9a 	bl	8008202 <memcpy>
 8009ace:	2201      	movs	r2, #1
 8009ad0:	4629      	mov	r1, r5
 8009ad2:	4620      	mov	r0, r4
 8009ad4:	f000 fc78 	bl	800a3c8 <__lshift>
 8009ad8:	9b01      	ldr	r3, [sp, #4]
 8009ada:	f103 0901 	add.w	r9, r3, #1
 8009ade:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009ae2:	4413      	add	r3, r2
 8009ae4:	9305      	str	r3, [sp, #20]
 8009ae6:	f00a 0301 	and.w	r3, sl, #1
 8009aea:	46b8      	mov	r8, r7
 8009aec:	9304      	str	r3, [sp, #16]
 8009aee:	4607      	mov	r7, r0
 8009af0:	4631      	mov	r1, r6
 8009af2:	ee18 0a10 	vmov	r0, s16
 8009af6:	f7ff fa77 	bl	8008fe8 <quorem>
 8009afa:	4641      	mov	r1, r8
 8009afc:	9002      	str	r0, [sp, #8]
 8009afe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009b02:	ee18 0a10 	vmov	r0, s16
 8009b06:	f000 fccf 	bl	800a4a8 <__mcmp>
 8009b0a:	463a      	mov	r2, r7
 8009b0c:	9003      	str	r0, [sp, #12]
 8009b0e:	4631      	mov	r1, r6
 8009b10:	4620      	mov	r0, r4
 8009b12:	f000 fce5 	bl	800a4e0 <__mdiff>
 8009b16:	68c2      	ldr	r2, [r0, #12]
 8009b18:	f109 3bff 	add.w	fp, r9, #4294967295
 8009b1c:	4605      	mov	r5, r0
 8009b1e:	bb02      	cbnz	r2, 8009b62 <_dtoa_r+0xa62>
 8009b20:	4601      	mov	r1, r0
 8009b22:	ee18 0a10 	vmov	r0, s16
 8009b26:	f000 fcbf 	bl	800a4a8 <__mcmp>
 8009b2a:	4602      	mov	r2, r0
 8009b2c:	4629      	mov	r1, r5
 8009b2e:	4620      	mov	r0, r4
 8009b30:	9207      	str	r2, [sp, #28]
 8009b32:	f000 fa77 	bl	800a024 <_Bfree>
 8009b36:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009b3a:	ea43 0102 	orr.w	r1, r3, r2
 8009b3e:	9b04      	ldr	r3, [sp, #16]
 8009b40:	430b      	orrs	r3, r1
 8009b42:	464d      	mov	r5, r9
 8009b44:	d10f      	bne.n	8009b66 <_dtoa_r+0xa66>
 8009b46:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009b4a:	d02a      	beq.n	8009ba2 <_dtoa_r+0xaa2>
 8009b4c:	9b03      	ldr	r3, [sp, #12]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	dd02      	ble.n	8009b58 <_dtoa_r+0xa58>
 8009b52:	9b02      	ldr	r3, [sp, #8]
 8009b54:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009b58:	f88b a000 	strb.w	sl, [fp]
 8009b5c:	e775      	b.n	8009a4a <_dtoa_r+0x94a>
 8009b5e:	4638      	mov	r0, r7
 8009b60:	e7ba      	b.n	8009ad8 <_dtoa_r+0x9d8>
 8009b62:	2201      	movs	r2, #1
 8009b64:	e7e2      	b.n	8009b2c <_dtoa_r+0xa2c>
 8009b66:	9b03      	ldr	r3, [sp, #12]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	db04      	blt.n	8009b76 <_dtoa_r+0xa76>
 8009b6c:	9906      	ldr	r1, [sp, #24]
 8009b6e:	430b      	orrs	r3, r1
 8009b70:	9904      	ldr	r1, [sp, #16]
 8009b72:	430b      	orrs	r3, r1
 8009b74:	d122      	bne.n	8009bbc <_dtoa_r+0xabc>
 8009b76:	2a00      	cmp	r2, #0
 8009b78:	ddee      	ble.n	8009b58 <_dtoa_r+0xa58>
 8009b7a:	ee18 1a10 	vmov	r1, s16
 8009b7e:	2201      	movs	r2, #1
 8009b80:	4620      	mov	r0, r4
 8009b82:	f000 fc21 	bl	800a3c8 <__lshift>
 8009b86:	4631      	mov	r1, r6
 8009b88:	ee08 0a10 	vmov	s16, r0
 8009b8c:	f000 fc8c 	bl	800a4a8 <__mcmp>
 8009b90:	2800      	cmp	r0, #0
 8009b92:	dc03      	bgt.n	8009b9c <_dtoa_r+0xa9c>
 8009b94:	d1e0      	bne.n	8009b58 <_dtoa_r+0xa58>
 8009b96:	f01a 0f01 	tst.w	sl, #1
 8009b9a:	d0dd      	beq.n	8009b58 <_dtoa_r+0xa58>
 8009b9c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009ba0:	d1d7      	bne.n	8009b52 <_dtoa_r+0xa52>
 8009ba2:	2339      	movs	r3, #57	; 0x39
 8009ba4:	f88b 3000 	strb.w	r3, [fp]
 8009ba8:	462b      	mov	r3, r5
 8009baa:	461d      	mov	r5, r3
 8009bac:	3b01      	subs	r3, #1
 8009bae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009bb2:	2a39      	cmp	r2, #57	; 0x39
 8009bb4:	d071      	beq.n	8009c9a <_dtoa_r+0xb9a>
 8009bb6:	3201      	adds	r2, #1
 8009bb8:	701a      	strb	r2, [r3, #0]
 8009bba:	e746      	b.n	8009a4a <_dtoa_r+0x94a>
 8009bbc:	2a00      	cmp	r2, #0
 8009bbe:	dd07      	ble.n	8009bd0 <_dtoa_r+0xad0>
 8009bc0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009bc4:	d0ed      	beq.n	8009ba2 <_dtoa_r+0xaa2>
 8009bc6:	f10a 0301 	add.w	r3, sl, #1
 8009bca:	f88b 3000 	strb.w	r3, [fp]
 8009bce:	e73c      	b.n	8009a4a <_dtoa_r+0x94a>
 8009bd0:	9b05      	ldr	r3, [sp, #20]
 8009bd2:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009bd6:	4599      	cmp	r9, r3
 8009bd8:	d047      	beq.n	8009c6a <_dtoa_r+0xb6a>
 8009bda:	ee18 1a10 	vmov	r1, s16
 8009bde:	2300      	movs	r3, #0
 8009be0:	220a      	movs	r2, #10
 8009be2:	4620      	mov	r0, r4
 8009be4:	f000 fa40 	bl	800a068 <__multadd>
 8009be8:	45b8      	cmp	r8, r7
 8009bea:	ee08 0a10 	vmov	s16, r0
 8009bee:	f04f 0300 	mov.w	r3, #0
 8009bf2:	f04f 020a 	mov.w	r2, #10
 8009bf6:	4641      	mov	r1, r8
 8009bf8:	4620      	mov	r0, r4
 8009bfa:	d106      	bne.n	8009c0a <_dtoa_r+0xb0a>
 8009bfc:	f000 fa34 	bl	800a068 <__multadd>
 8009c00:	4680      	mov	r8, r0
 8009c02:	4607      	mov	r7, r0
 8009c04:	f109 0901 	add.w	r9, r9, #1
 8009c08:	e772      	b.n	8009af0 <_dtoa_r+0x9f0>
 8009c0a:	f000 fa2d 	bl	800a068 <__multadd>
 8009c0e:	4639      	mov	r1, r7
 8009c10:	4680      	mov	r8, r0
 8009c12:	2300      	movs	r3, #0
 8009c14:	220a      	movs	r2, #10
 8009c16:	4620      	mov	r0, r4
 8009c18:	f000 fa26 	bl	800a068 <__multadd>
 8009c1c:	4607      	mov	r7, r0
 8009c1e:	e7f1      	b.n	8009c04 <_dtoa_r+0xb04>
 8009c20:	9b03      	ldr	r3, [sp, #12]
 8009c22:	9302      	str	r3, [sp, #8]
 8009c24:	9d01      	ldr	r5, [sp, #4]
 8009c26:	ee18 0a10 	vmov	r0, s16
 8009c2a:	4631      	mov	r1, r6
 8009c2c:	f7ff f9dc 	bl	8008fe8 <quorem>
 8009c30:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009c34:	9b01      	ldr	r3, [sp, #4]
 8009c36:	f805 ab01 	strb.w	sl, [r5], #1
 8009c3a:	1aea      	subs	r2, r5, r3
 8009c3c:	9b02      	ldr	r3, [sp, #8]
 8009c3e:	4293      	cmp	r3, r2
 8009c40:	dd09      	ble.n	8009c56 <_dtoa_r+0xb56>
 8009c42:	ee18 1a10 	vmov	r1, s16
 8009c46:	2300      	movs	r3, #0
 8009c48:	220a      	movs	r2, #10
 8009c4a:	4620      	mov	r0, r4
 8009c4c:	f000 fa0c 	bl	800a068 <__multadd>
 8009c50:	ee08 0a10 	vmov	s16, r0
 8009c54:	e7e7      	b.n	8009c26 <_dtoa_r+0xb26>
 8009c56:	9b02      	ldr	r3, [sp, #8]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	bfc8      	it	gt
 8009c5c:	461d      	movgt	r5, r3
 8009c5e:	9b01      	ldr	r3, [sp, #4]
 8009c60:	bfd8      	it	le
 8009c62:	2501      	movle	r5, #1
 8009c64:	441d      	add	r5, r3
 8009c66:	f04f 0800 	mov.w	r8, #0
 8009c6a:	ee18 1a10 	vmov	r1, s16
 8009c6e:	2201      	movs	r2, #1
 8009c70:	4620      	mov	r0, r4
 8009c72:	f000 fba9 	bl	800a3c8 <__lshift>
 8009c76:	4631      	mov	r1, r6
 8009c78:	ee08 0a10 	vmov	s16, r0
 8009c7c:	f000 fc14 	bl	800a4a8 <__mcmp>
 8009c80:	2800      	cmp	r0, #0
 8009c82:	dc91      	bgt.n	8009ba8 <_dtoa_r+0xaa8>
 8009c84:	d102      	bne.n	8009c8c <_dtoa_r+0xb8c>
 8009c86:	f01a 0f01 	tst.w	sl, #1
 8009c8a:	d18d      	bne.n	8009ba8 <_dtoa_r+0xaa8>
 8009c8c:	462b      	mov	r3, r5
 8009c8e:	461d      	mov	r5, r3
 8009c90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c94:	2a30      	cmp	r2, #48	; 0x30
 8009c96:	d0fa      	beq.n	8009c8e <_dtoa_r+0xb8e>
 8009c98:	e6d7      	b.n	8009a4a <_dtoa_r+0x94a>
 8009c9a:	9a01      	ldr	r2, [sp, #4]
 8009c9c:	429a      	cmp	r2, r3
 8009c9e:	d184      	bne.n	8009baa <_dtoa_r+0xaaa>
 8009ca0:	9b00      	ldr	r3, [sp, #0]
 8009ca2:	3301      	adds	r3, #1
 8009ca4:	9300      	str	r3, [sp, #0]
 8009ca6:	2331      	movs	r3, #49	; 0x31
 8009ca8:	7013      	strb	r3, [r2, #0]
 8009caa:	e6ce      	b.n	8009a4a <_dtoa_r+0x94a>
 8009cac:	4b09      	ldr	r3, [pc, #36]	; (8009cd4 <_dtoa_r+0xbd4>)
 8009cae:	f7ff ba95 	b.w	80091dc <_dtoa_r+0xdc>
 8009cb2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	f47f aa6e 	bne.w	8009196 <_dtoa_r+0x96>
 8009cba:	4b07      	ldr	r3, [pc, #28]	; (8009cd8 <_dtoa_r+0xbd8>)
 8009cbc:	f7ff ba8e 	b.w	80091dc <_dtoa_r+0xdc>
 8009cc0:	9b02      	ldr	r3, [sp, #8]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	dcae      	bgt.n	8009c24 <_dtoa_r+0xb24>
 8009cc6:	9b06      	ldr	r3, [sp, #24]
 8009cc8:	2b02      	cmp	r3, #2
 8009cca:	f73f aea8 	bgt.w	8009a1e <_dtoa_r+0x91e>
 8009cce:	e7a9      	b.n	8009c24 <_dtoa_r+0xb24>
 8009cd0:	0800b137 	.word	0x0800b137
 8009cd4:	0800b058 	.word	0x0800b058
 8009cd8:	0800b0b8 	.word	0x0800b0b8

08009cdc <__sflush_r>:
 8009cdc:	898a      	ldrh	r2, [r1, #12]
 8009cde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ce2:	4605      	mov	r5, r0
 8009ce4:	0710      	lsls	r0, r2, #28
 8009ce6:	460c      	mov	r4, r1
 8009ce8:	d458      	bmi.n	8009d9c <__sflush_r+0xc0>
 8009cea:	684b      	ldr	r3, [r1, #4]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	dc05      	bgt.n	8009cfc <__sflush_r+0x20>
 8009cf0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	dc02      	bgt.n	8009cfc <__sflush_r+0x20>
 8009cf6:	2000      	movs	r0, #0
 8009cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cfc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009cfe:	2e00      	cmp	r6, #0
 8009d00:	d0f9      	beq.n	8009cf6 <__sflush_r+0x1a>
 8009d02:	2300      	movs	r3, #0
 8009d04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009d08:	682f      	ldr	r7, [r5, #0]
 8009d0a:	602b      	str	r3, [r5, #0]
 8009d0c:	d032      	beq.n	8009d74 <__sflush_r+0x98>
 8009d0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009d10:	89a3      	ldrh	r3, [r4, #12]
 8009d12:	075a      	lsls	r2, r3, #29
 8009d14:	d505      	bpl.n	8009d22 <__sflush_r+0x46>
 8009d16:	6863      	ldr	r3, [r4, #4]
 8009d18:	1ac0      	subs	r0, r0, r3
 8009d1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d1c:	b10b      	cbz	r3, 8009d22 <__sflush_r+0x46>
 8009d1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009d20:	1ac0      	subs	r0, r0, r3
 8009d22:	2300      	movs	r3, #0
 8009d24:	4602      	mov	r2, r0
 8009d26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d28:	6a21      	ldr	r1, [r4, #32]
 8009d2a:	4628      	mov	r0, r5
 8009d2c:	47b0      	blx	r6
 8009d2e:	1c43      	adds	r3, r0, #1
 8009d30:	89a3      	ldrh	r3, [r4, #12]
 8009d32:	d106      	bne.n	8009d42 <__sflush_r+0x66>
 8009d34:	6829      	ldr	r1, [r5, #0]
 8009d36:	291d      	cmp	r1, #29
 8009d38:	d82c      	bhi.n	8009d94 <__sflush_r+0xb8>
 8009d3a:	4a2a      	ldr	r2, [pc, #168]	; (8009de4 <__sflush_r+0x108>)
 8009d3c:	40ca      	lsrs	r2, r1
 8009d3e:	07d6      	lsls	r6, r2, #31
 8009d40:	d528      	bpl.n	8009d94 <__sflush_r+0xb8>
 8009d42:	2200      	movs	r2, #0
 8009d44:	6062      	str	r2, [r4, #4]
 8009d46:	04d9      	lsls	r1, r3, #19
 8009d48:	6922      	ldr	r2, [r4, #16]
 8009d4a:	6022      	str	r2, [r4, #0]
 8009d4c:	d504      	bpl.n	8009d58 <__sflush_r+0x7c>
 8009d4e:	1c42      	adds	r2, r0, #1
 8009d50:	d101      	bne.n	8009d56 <__sflush_r+0x7a>
 8009d52:	682b      	ldr	r3, [r5, #0]
 8009d54:	b903      	cbnz	r3, 8009d58 <__sflush_r+0x7c>
 8009d56:	6560      	str	r0, [r4, #84]	; 0x54
 8009d58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d5a:	602f      	str	r7, [r5, #0]
 8009d5c:	2900      	cmp	r1, #0
 8009d5e:	d0ca      	beq.n	8009cf6 <__sflush_r+0x1a>
 8009d60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d64:	4299      	cmp	r1, r3
 8009d66:	d002      	beq.n	8009d6e <__sflush_r+0x92>
 8009d68:	4628      	mov	r0, r5
 8009d6a:	f000 fcb5 	bl	800a6d8 <_free_r>
 8009d6e:	2000      	movs	r0, #0
 8009d70:	6360      	str	r0, [r4, #52]	; 0x34
 8009d72:	e7c1      	b.n	8009cf8 <__sflush_r+0x1c>
 8009d74:	6a21      	ldr	r1, [r4, #32]
 8009d76:	2301      	movs	r3, #1
 8009d78:	4628      	mov	r0, r5
 8009d7a:	47b0      	blx	r6
 8009d7c:	1c41      	adds	r1, r0, #1
 8009d7e:	d1c7      	bne.n	8009d10 <__sflush_r+0x34>
 8009d80:	682b      	ldr	r3, [r5, #0]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d0c4      	beq.n	8009d10 <__sflush_r+0x34>
 8009d86:	2b1d      	cmp	r3, #29
 8009d88:	d001      	beq.n	8009d8e <__sflush_r+0xb2>
 8009d8a:	2b16      	cmp	r3, #22
 8009d8c:	d101      	bne.n	8009d92 <__sflush_r+0xb6>
 8009d8e:	602f      	str	r7, [r5, #0]
 8009d90:	e7b1      	b.n	8009cf6 <__sflush_r+0x1a>
 8009d92:	89a3      	ldrh	r3, [r4, #12]
 8009d94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d98:	81a3      	strh	r3, [r4, #12]
 8009d9a:	e7ad      	b.n	8009cf8 <__sflush_r+0x1c>
 8009d9c:	690f      	ldr	r7, [r1, #16]
 8009d9e:	2f00      	cmp	r7, #0
 8009da0:	d0a9      	beq.n	8009cf6 <__sflush_r+0x1a>
 8009da2:	0793      	lsls	r3, r2, #30
 8009da4:	680e      	ldr	r6, [r1, #0]
 8009da6:	bf08      	it	eq
 8009da8:	694b      	ldreq	r3, [r1, #20]
 8009daa:	600f      	str	r7, [r1, #0]
 8009dac:	bf18      	it	ne
 8009dae:	2300      	movne	r3, #0
 8009db0:	eba6 0807 	sub.w	r8, r6, r7
 8009db4:	608b      	str	r3, [r1, #8]
 8009db6:	f1b8 0f00 	cmp.w	r8, #0
 8009dba:	dd9c      	ble.n	8009cf6 <__sflush_r+0x1a>
 8009dbc:	6a21      	ldr	r1, [r4, #32]
 8009dbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009dc0:	4643      	mov	r3, r8
 8009dc2:	463a      	mov	r2, r7
 8009dc4:	4628      	mov	r0, r5
 8009dc6:	47b0      	blx	r6
 8009dc8:	2800      	cmp	r0, #0
 8009dca:	dc06      	bgt.n	8009dda <__sflush_r+0xfe>
 8009dcc:	89a3      	ldrh	r3, [r4, #12]
 8009dce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009dd2:	81a3      	strh	r3, [r4, #12]
 8009dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8009dd8:	e78e      	b.n	8009cf8 <__sflush_r+0x1c>
 8009dda:	4407      	add	r7, r0
 8009ddc:	eba8 0800 	sub.w	r8, r8, r0
 8009de0:	e7e9      	b.n	8009db6 <__sflush_r+0xda>
 8009de2:	bf00      	nop
 8009de4:	20400001 	.word	0x20400001

08009de8 <_fflush_r>:
 8009de8:	b538      	push	{r3, r4, r5, lr}
 8009dea:	690b      	ldr	r3, [r1, #16]
 8009dec:	4605      	mov	r5, r0
 8009dee:	460c      	mov	r4, r1
 8009df0:	b913      	cbnz	r3, 8009df8 <_fflush_r+0x10>
 8009df2:	2500      	movs	r5, #0
 8009df4:	4628      	mov	r0, r5
 8009df6:	bd38      	pop	{r3, r4, r5, pc}
 8009df8:	b118      	cbz	r0, 8009e02 <_fflush_r+0x1a>
 8009dfa:	6983      	ldr	r3, [r0, #24]
 8009dfc:	b90b      	cbnz	r3, 8009e02 <_fflush_r+0x1a>
 8009dfe:	f7fe f93b 	bl	8008078 <__sinit>
 8009e02:	4b14      	ldr	r3, [pc, #80]	; (8009e54 <_fflush_r+0x6c>)
 8009e04:	429c      	cmp	r4, r3
 8009e06:	d11b      	bne.n	8009e40 <_fflush_r+0x58>
 8009e08:	686c      	ldr	r4, [r5, #4]
 8009e0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d0ef      	beq.n	8009df2 <_fflush_r+0xa>
 8009e12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009e14:	07d0      	lsls	r0, r2, #31
 8009e16:	d404      	bmi.n	8009e22 <_fflush_r+0x3a>
 8009e18:	0599      	lsls	r1, r3, #22
 8009e1a:	d402      	bmi.n	8009e22 <_fflush_r+0x3a>
 8009e1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e1e:	f7fe f9ee 	bl	80081fe <__retarget_lock_acquire_recursive>
 8009e22:	4628      	mov	r0, r5
 8009e24:	4621      	mov	r1, r4
 8009e26:	f7ff ff59 	bl	8009cdc <__sflush_r>
 8009e2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e2c:	07da      	lsls	r2, r3, #31
 8009e2e:	4605      	mov	r5, r0
 8009e30:	d4e0      	bmi.n	8009df4 <_fflush_r+0xc>
 8009e32:	89a3      	ldrh	r3, [r4, #12]
 8009e34:	059b      	lsls	r3, r3, #22
 8009e36:	d4dd      	bmi.n	8009df4 <_fflush_r+0xc>
 8009e38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e3a:	f7fe f9e1 	bl	8008200 <__retarget_lock_release_recursive>
 8009e3e:	e7d9      	b.n	8009df4 <_fflush_r+0xc>
 8009e40:	4b05      	ldr	r3, [pc, #20]	; (8009e58 <_fflush_r+0x70>)
 8009e42:	429c      	cmp	r4, r3
 8009e44:	d101      	bne.n	8009e4a <_fflush_r+0x62>
 8009e46:	68ac      	ldr	r4, [r5, #8]
 8009e48:	e7df      	b.n	8009e0a <_fflush_r+0x22>
 8009e4a:	4b04      	ldr	r3, [pc, #16]	; (8009e5c <_fflush_r+0x74>)
 8009e4c:	429c      	cmp	r4, r3
 8009e4e:	bf08      	it	eq
 8009e50:	68ec      	ldreq	r4, [r5, #12]
 8009e52:	e7da      	b.n	8009e0a <_fflush_r+0x22>
 8009e54:	0800b004 	.word	0x0800b004
 8009e58:	0800b024 	.word	0x0800b024
 8009e5c:	0800afe4 	.word	0x0800afe4

08009e60 <fiprintf>:
 8009e60:	b40e      	push	{r1, r2, r3}
 8009e62:	b503      	push	{r0, r1, lr}
 8009e64:	4601      	mov	r1, r0
 8009e66:	ab03      	add	r3, sp, #12
 8009e68:	4805      	ldr	r0, [pc, #20]	; (8009e80 <fiprintf+0x20>)
 8009e6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e6e:	6800      	ldr	r0, [r0, #0]
 8009e70:	9301      	str	r3, [sp, #4]
 8009e72:	f000 fe03 	bl	800aa7c <_vfiprintf_r>
 8009e76:	b002      	add	sp, #8
 8009e78:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e7c:	b003      	add	sp, #12
 8009e7e:	4770      	bx	lr
 8009e80:	200000d4 	.word	0x200000d4

08009e84 <_localeconv_r>:
 8009e84:	4800      	ldr	r0, [pc, #0]	; (8009e88 <_localeconv_r+0x4>)
 8009e86:	4770      	bx	lr
 8009e88:	20000228 	.word	0x20000228

08009e8c <_lseek_r>:
 8009e8c:	b538      	push	{r3, r4, r5, lr}
 8009e8e:	4d07      	ldr	r5, [pc, #28]	; (8009eac <_lseek_r+0x20>)
 8009e90:	4604      	mov	r4, r0
 8009e92:	4608      	mov	r0, r1
 8009e94:	4611      	mov	r1, r2
 8009e96:	2200      	movs	r2, #0
 8009e98:	602a      	str	r2, [r5, #0]
 8009e9a:	461a      	mov	r2, r3
 8009e9c:	f7f7 fd92 	bl	80019c4 <_lseek>
 8009ea0:	1c43      	adds	r3, r0, #1
 8009ea2:	d102      	bne.n	8009eaa <_lseek_r+0x1e>
 8009ea4:	682b      	ldr	r3, [r5, #0]
 8009ea6:	b103      	cbz	r3, 8009eaa <_lseek_r+0x1e>
 8009ea8:	6023      	str	r3, [r4, #0]
 8009eaa:	bd38      	pop	{r3, r4, r5, pc}
 8009eac:	20001c10 	.word	0x20001c10

08009eb0 <__swhatbuf_r>:
 8009eb0:	b570      	push	{r4, r5, r6, lr}
 8009eb2:	460e      	mov	r6, r1
 8009eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009eb8:	2900      	cmp	r1, #0
 8009eba:	b096      	sub	sp, #88	; 0x58
 8009ebc:	4614      	mov	r4, r2
 8009ebe:	461d      	mov	r5, r3
 8009ec0:	da08      	bge.n	8009ed4 <__swhatbuf_r+0x24>
 8009ec2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	602a      	str	r2, [r5, #0]
 8009eca:	061a      	lsls	r2, r3, #24
 8009ecc:	d410      	bmi.n	8009ef0 <__swhatbuf_r+0x40>
 8009ece:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ed2:	e00e      	b.n	8009ef2 <__swhatbuf_r+0x42>
 8009ed4:	466a      	mov	r2, sp
 8009ed6:	f000 ff1b 	bl	800ad10 <_fstat_r>
 8009eda:	2800      	cmp	r0, #0
 8009edc:	dbf1      	blt.n	8009ec2 <__swhatbuf_r+0x12>
 8009ede:	9a01      	ldr	r2, [sp, #4]
 8009ee0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009ee4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009ee8:	425a      	negs	r2, r3
 8009eea:	415a      	adcs	r2, r3
 8009eec:	602a      	str	r2, [r5, #0]
 8009eee:	e7ee      	b.n	8009ece <__swhatbuf_r+0x1e>
 8009ef0:	2340      	movs	r3, #64	; 0x40
 8009ef2:	2000      	movs	r0, #0
 8009ef4:	6023      	str	r3, [r4, #0]
 8009ef6:	b016      	add	sp, #88	; 0x58
 8009ef8:	bd70      	pop	{r4, r5, r6, pc}
	...

08009efc <__smakebuf_r>:
 8009efc:	898b      	ldrh	r3, [r1, #12]
 8009efe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009f00:	079d      	lsls	r5, r3, #30
 8009f02:	4606      	mov	r6, r0
 8009f04:	460c      	mov	r4, r1
 8009f06:	d507      	bpl.n	8009f18 <__smakebuf_r+0x1c>
 8009f08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009f0c:	6023      	str	r3, [r4, #0]
 8009f0e:	6123      	str	r3, [r4, #16]
 8009f10:	2301      	movs	r3, #1
 8009f12:	6163      	str	r3, [r4, #20]
 8009f14:	b002      	add	sp, #8
 8009f16:	bd70      	pop	{r4, r5, r6, pc}
 8009f18:	ab01      	add	r3, sp, #4
 8009f1a:	466a      	mov	r2, sp
 8009f1c:	f7ff ffc8 	bl	8009eb0 <__swhatbuf_r>
 8009f20:	9900      	ldr	r1, [sp, #0]
 8009f22:	4605      	mov	r5, r0
 8009f24:	4630      	mov	r0, r6
 8009f26:	f7fe f9a3 	bl	8008270 <_malloc_r>
 8009f2a:	b948      	cbnz	r0, 8009f40 <__smakebuf_r+0x44>
 8009f2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f30:	059a      	lsls	r2, r3, #22
 8009f32:	d4ef      	bmi.n	8009f14 <__smakebuf_r+0x18>
 8009f34:	f023 0303 	bic.w	r3, r3, #3
 8009f38:	f043 0302 	orr.w	r3, r3, #2
 8009f3c:	81a3      	strh	r3, [r4, #12]
 8009f3e:	e7e3      	b.n	8009f08 <__smakebuf_r+0xc>
 8009f40:	4b0d      	ldr	r3, [pc, #52]	; (8009f78 <__smakebuf_r+0x7c>)
 8009f42:	62b3      	str	r3, [r6, #40]	; 0x28
 8009f44:	89a3      	ldrh	r3, [r4, #12]
 8009f46:	6020      	str	r0, [r4, #0]
 8009f48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f4c:	81a3      	strh	r3, [r4, #12]
 8009f4e:	9b00      	ldr	r3, [sp, #0]
 8009f50:	6163      	str	r3, [r4, #20]
 8009f52:	9b01      	ldr	r3, [sp, #4]
 8009f54:	6120      	str	r0, [r4, #16]
 8009f56:	b15b      	cbz	r3, 8009f70 <__smakebuf_r+0x74>
 8009f58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f5c:	4630      	mov	r0, r6
 8009f5e:	f000 fee9 	bl	800ad34 <_isatty_r>
 8009f62:	b128      	cbz	r0, 8009f70 <__smakebuf_r+0x74>
 8009f64:	89a3      	ldrh	r3, [r4, #12]
 8009f66:	f023 0303 	bic.w	r3, r3, #3
 8009f6a:	f043 0301 	orr.w	r3, r3, #1
 8009f6e:	81a3      	strh	r3, [r4, #12]
 8009f70:	89a0      	ldrh	r0, [r4, #12]
 8009f72:	4305      	orrs	r5, r0
 8009f74:	81a5      	strh	r5, [r4, #12]
 8009f76:	e7cd      	b.n	8009f14 <__smakebuf_r+0x18>
 8009f78:	08008011 	.word	0x08008011

08009f7c <malloc>:
 8009f7c:	4b02      	ldr	r3, [pc, #8]	; (8009f88 <malloc+0xc>)
 8009f7e:	4601      	mov	r1, r0
 8009f80:	6818      	ldr	r0, [r3, #0]
 8009f82:	f7fe b975 	b.w	8008270 <_malloc_r>
 8009f86:	bf00      	nop
 8009f88:	200000d4 	.word	0x200000d4

08009f8c <__malloc_lock>:
 8009f8c:	4801      	ldr	r0, [pc, #4]	; (8009f94 <__malloc_lock+0x8>)
 8009f8e:	f7fe b936 	b.w	80081fe <__retarget_lock_acquire_recursive>
 8009f92:	bf00      	nop
 8009f94:	20001c04 	.word	0x20001c04

08009f98 <__malloc_unlock>:
 8009f98:	4801      	ldr	r0, [pc, #4]	; (8009fa0 <__malloc_unlock+0x8>)
 8009f9a:	f7fe b931 	b.w	8008200 <__retarget_lock_release_recursive>
 8009f9e:	bf00      	nop
 8009fa0:	20001c04 	.word	0x20001c04

08009fa4 <_Balloc>:
 8009fa4:	b570      	push	{r4, r5, r6, lr}
 8009fa6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009fa8:	4604      	mov	r4, r0
 8009faa:	460d      	mov	r5, r1
 8009fac:	b976      	cbnz	r6, 8009fcc <_Balloc+0x28>
 8009fae:	2010      	movs	r0, #16
 8009fb0:	f7ff ffe4 	bl	8009f7c <malloc>
 8009fb4:	4602      	mov	r2, r0
 8009fb6:	6260      	str	r0, [r4, #36]	; 0x24
 8009fb8:	b920      	cbnz	r0, 8009fc4 <_Balloc+0x20>
 8009fba:	4b18      	ldr	r3, [pc, #96]	; (800a01c <_Balloc+0x78>)
 8009fbc:	4818      	ldr	r0, [pc, #96]	; (800a020 <_Balloc+0x7c>)
 8009fbe:	2166      	movs	r1, #102	; 0x66
 8009fc0:	f7fe ffe4 	bl	8008f8c <__assert_func>
 8009fc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009fc8:	6006      	str	r6, [r0, #0]
 8009fca:	60c6      	str	r6, [r0, #12]
 8009fcc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009fce:	68f3      	ldr	r3, [r6, #12]
 8009fd0:	b183      	cbz	r3, 8009ff4 <_Balloc+0x50>
 8009fd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009fd4:	68db      	ldr	r3, [r3, #12]
 8009fd6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009fda:	b9b8      	cbnz	r0, 800a00c <_Balloc+0x68>
 8009fdc:	2101      	movs	r1, #1
 8009fde:	fa01 f605 	lsl.w	r6, r1, r5
 8009fe2:	1d72      	adds	r2, r6, #5
 8009fe4:	0092      	lsls	r2, r2, #2
 8009fe6:	4620      	mov	r0, r4
 8009fe8:	f000 fb60 	bl	800a6ac <_calloc_r>
 8009fec:	b160      	cbz	r0, 800a008 <_Balloc+0x64>
 8009fee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009ff2:	e00e      	b.n	800a012 <_Balloc+0x6e>
 8009ff4:	2221      	movs	r2, #33	; 0x21
 8009ff6:	2104      	movs	r1, #4
 8009ff8:	4620      	mov	r0, r4
 8009ffa:	f000 fb57 	bl	800a6ac <_calloc_r>
 8009ffe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a000:	60f0      	str	r0, [r6, #12]
 800a002:	68db      	ldr	r3, [r3, #12]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d1e4      	bne.n	8009fd2 <_Balloc+0x2e>
 800a008:	2000      	movs	r0, #0
 800a00a:	bd70      	pop	{r4, r5, r6, pc}
 800a00c:	6802      	ldr	r2, [r0, #0]
 800a00e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a012:	2300      	movs	r3, #0
 800a014:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a018:	e7f7      	b.n	800a00a <_Balloc+0x66>
 800a01a:	bf00      	nop
 800a01c:	0800b0c5 	.word	0x0800b0c5
 800a020:	0800b148 	.word	0x0800b148

0800a024 <_Bfree>:
 800a024:	b570      	push	{r4, r5, r6, lr}
 800a026:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a028:	4605      	mov	r5, r0
 800a02a:	460c      	mov	r4, r1
 800a02c:	b976      	cbnz	r6, 800a04c <_Bfree+0x28>
 800a02e:	2010      	movs	r0, #16
 800a030:	f7ff ffa4 	bl	8009f7c <malloc>
 800a034:	4602      	mov	r2, r0
 800a036:	6268      	str	r0, [r5, #36]	; 0x24
 800a038:	b920      	cbnz	r0, 800a044 <_Bfree+0x20>
 800a03a:	4b09      	ldr	r3, [pc, #36]	; (800a060 <_Bfree+0x3c>)
 800a03c:	4809      	ldr	r0, [pc, #36]	; (800a064 <_Bfree+0x40>)
 800a03e:	218a      	movs	r1, #138	; 0x8a
 800a040:	f7fe ffa4 	bl	8008f8c <__assert_func>
 800a044:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a048:	6006      	str	r6, [r0, #0]
 800a04a:	60c6      	str	r6, [r0, #12]
 800a04c:	b13c      	cbz	r4, 800a05e <_Bfree+0x3a>
 800a04e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a050:	6862      	ldr	r2, [r4, #4]
 800a052:	68db      	ldr	r3, [r3, #12]
 800a054:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a058:	6021      	str	r1, [r4, #0]
 800a05a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a05e:	bd70      	pop	{r4, r5, r6, pc}
 800a060:	0800b0c5 	.word	0x0800b0c5
 800a064:	0800b148 	.word	0x0800b148

0800a068 <__multadd>:
 800a068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a06c:	690d      	ldr	r5, [r1, #16]
 800a06e:	4607      	mov	r7, r0
 800a070:	460c      	mov	r4, r1
 800a072:	461e      	mov	r6, r3
 800a074:	f101 0c14 	add.w	ip, r1, #20
 800a078:	2000      	movs	r0, #0
 800a07a:	f8dc 3000 	ldr.w	r3, [ip]
 800a07e:	b299      	uxth	r1, r3
 800a080:	fb02 6101 	mla	r1, r2, r1, r6
 800a084:	0c1e      	lsrs	r6, r3, #16
 800a086:	0c0b      	lsrs	r3, r1, #16
 800a088:	fb02 3306 	mla	r3, r2, r6, r3
 800a08c:	b289      	uxth	r1, r1
 800a08e:	3001      	adds	r0, #1
 800a090:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a094:	4285      	cmp	r5, r0
 800a096:	f84c 1b04 	str.w	r1, [ip], #4
 800a09a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a09e:	dcec      	bgt.n	800a07a <__multadd+0x12>
 800a0a0:	b30e      	cbz	r6, 800a0e6 <__multadd+0x7e>
 800a0a2:	68a3      	ldr	r3, [r4, #8]
 800a0a4:	42ab      	cmp	r3, r5
 800a0a6:	dc19      	bgt.n	800a0dc <__multadd+0x74>
 800a0a8:	6861      	ldr	r1, [r4, #4]
 800a0aa:	4638      	mov	r0, r7
 800a0ac:	3101      	adds	r1, #1
 800a0ae:	f7ff ff79 	bl	8009fa4 <_Balloc>
 800a0b2:	4680      	mov	r8, r0
 800a0b4:	b928      	cbnz	r0, 800a0c2 <__multadd+0x5a>
 800a0b6:	4602      	mov	r2, r0
 800a0b8:	4b0c      	ldr	r3, [pc, #48]	; (800a0ec <__multadd+0x84>)
 800a0ba:	480d      	ldr	r0, [pc, #52]	; (800a0f0 <__multadd+0x88>)
 800a0bc:	21b5      	movs	r1, #181	; 0xb5
 800a0be:	f7fe ff65 	bl	8008f8c <__assert_func>
 800a0c2:	6922      	ldr	r2, [r4, #16]
 800a0c4:	3202      	adds	r2, #2
 800a0c6:	f104 010c 	add.w	r1, r4, #12
 800a0ca:	0092      	lsls	r2, r2, #2
 800a0cc:	300c      	adds	r0, #12
 800a0ce:	f7fe f898 	bl	8008202 <memcpy>
 800a0d2:	4621      	mov	r1, r4
 800a0d4:	4638      	mov	r0, r7
 800a0d6:	f7ff ffa5 	bl	800a024 <_Bfree>
 800a0da:	4644      	mov	r4, r8
 800a0dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a0e0:	3501      	adds	r5, #1
 800a0e2:	615e      	str	r6, [r3, #20]
 800a0e4:	6125      	str	r5, [r4, #16]
 800a0e6:	4620      	mov	r0, r4
 800a0e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0ec:	0800b137 	.word	0x0800b137
 800a0f0:	0800b148 	.word	0x0800b148

0800a0f4 <__hi0bits>:
 800a0f4:	0c03      	lsrs	r3, r0, #16
 800a0f6:	041b      	lsls	r3, r3, #16
 800a0f8:	b9d3      	cbnz	r3, 800a130 <__hi0bits+0x3c>
 800a0fa:	0400      	lsls	r0, r0, #16
 800a0fc:	2310      	movs	r3, #16
 800a0fe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a102:	bf04      	itt	eq
 800a104:	0200      	lsleq	r0, r0, #8
 800a106:	3308      	addeq	r3, #8
 800a108:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a10c:	bf04      	itt	eq
 800a10e:	0100      	lsleq	r0, r0, #4
 800a110:	3304      	addeq	r3, #4
 800a112:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a116:	bf04      	itt	eq
 800a118:	0080      	lsleq	r0, r0, #2
 800a11a:	3302      	addeq	r3, #2
 800a11c:	2800      	cmp	r0, #0
 800a11e:	db05      	blt.n	800a12c <__hi0bits+0x38>
 800a120:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a124:	f103 0301 	add.w	r3, r3, #1
 800a128:	bf08      	it	eq
 800a12a:	2320      	moveq	r3, #32
 800a12c:	4618      	mov	r0, r3
 800a12e:	4770      	bx	lr
 800a130:	2300      	movs	r3, #0
 800a132:	e7e4      	b.n	800a0fe <__hi0bits+0xa>

0800a134 <__lo0bits>:
 800a134:	6803      	ldr	r3, [r0, #0]
 800a136:	f013 0207 	ands.w	r2, r3, #7
 800a13a:	4601      	mov	r1, r0
 800a13c:	d00b      	beq.n	800a156 <__lo0bits+0x22>
 800a13e:	07da      	lsls	r2, r3, #31
 800a140:	d423      	bmi.n	800a18a <__lo0bits+0x56>
 800a142:	0798      	lsls	r0, r3, #30
 800a144:	bf49      	itett	mi
 800a146:	085b      	lsrmi	r3, r3, #1
 800a148:	089b      	lsrpl	r3, r3, #2
 800a14a:	2001      	movmi	r0, #1
 800a14c:	600b      	strmi	r3, [r1, #0]
 800a14e:	bf5c      	itt	pl
 800a150:	600b      	strpl	r3, [r1, #0]
 800a152:	2002      	movpl	r0, #2
 800a154:	4770      	bx	lr
 800a156:	b298      	uxth	r0, r3
 800a158:	b9a8      	cbnz	r0, 800a186 <__lo0bits+0x52>
 800a15a:	0c1b      	lsrs	r3, r3, #16
 800a15c:	2010      	movs	r0, #16
 800a15e:	b2da      	uxtb	r2, r3
 800a160:	b90a      	cbnz	r2, 800a166 <__lo0bits+0x32>
 800a162:	3008      	adds	r0, #8
 800a164:	0a1b      	lsrs	r3, r3, #8
 800a166:	071a      	lsls	r2, r3, #28
 800a168:	bf04      	itt	eq
 800a16a:	091b      	lsreq	r3, r3, #4
 800a16c:	3004      	addeq	r0, #4
 800a16e:	079a      	lsls	r2, r3, #30
 800a170:	bf04      	itt	eq
 800a172:	089b      	lsreq	r3, r3, #2
 800a174:	3002      	addeq	r0, #2
 800a176:	07da      	lsls	r2, r3, #31
 800a178:	d403      	bmi.n	800a182 <__lo0bits+0x4e>
 800a17a:	085b      	lsrs	r3, r3, #1
 800a17c:	f100 0001 	add.w	r0, r0, #1
 800a180:	d005      	beq.n	800a18e <__lo0bits+0x5a>
 800a182:	600b      	str	r3, [r1, #0]
 800a184:	4770      	bx	lr
 800a186:	4610      	mov	r0, r2
 800a188:	e7e9      	b.n	800a15e <__lo0bits+0x2a>
 800a18a:	2000      	movs	r0, #0
 800a18c:	4770      	bx	lr
 800a18e:	2020      	movs	r0, #32
 800a190:	4770      	bx	lr
	...

0800a194 <__i2b>:
 800a194:	b510      	push	{r4, lr}
 800a196:	460c      	mov	r4, r1
 800a198:	2101      	movs	r1, #1
 800a19a:	f7ff ff03 	bl	8009fa4 <_Balloc>
 800a19e:	4602      	mov	r2, r0
 800a1a0:	b928      	cbnz	r0, 800a1ae <__i2b+0x1a>
 800a1a2:	4b05      	ldr	r3, [pc, #20]	; (800a1b8 <__i2b+0x24>)
 800a1a4:	4805      	ldr	r0, [pc, #20]	; (800a1bc <__i2b+0x28>)
 800a1a6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a1aa:	f7fe feef 	bl	8008f8c <__assert_func>
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	6144      	str	r4, [r0, #20]
 800a1b2:	6103      	str	r3, [r0, #16]
 800a1b4:	bd10      	pop	{r4, pc}
 800a1b6:	bf00      	nop
 800a1b8:	0800b137 	.word	0x0800b137
 800a1bc:	0800b148 	.word	0x0800b148

0800a1c0 <__multiply>:
 800a1c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1c4:	4691      	mov	r9, r2
 800a1c6:	690a      	ldr	r2, [r1, #16]
 800a1c8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a1cc:	429a      	cmp	r2, r3
 800a1ce:	bfb8      	it	lt
 800a1d0:	460b      	movlt	r3, r1
 800a1d2:	460c      	mov	r4, r1
 800a1d4:	bfbc      	itt	lt
 800a1d6:	464c      	movlt	r4, r9
 800a1d8:	4699      	movlt	r9, r3
 800a1da:	6927      	ldr	r7, [r4, #16]
 800a1dc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a1e0:	68a3      	ldr	r3, [r4, #8]
 800a1e2:	6861      	ldr	r1, [r4, #4]
 800a1e4:	eb07 060a 	add.w	r6, r7, sl
 800a1e8:	42b3      	cmp	r3, r6
 800a1ea:	b085      	sub	sp, #20
 800a1ec:	bfb8      	it	lt
 800a1ee:	3101      	addlt	r1, #1
 800a1f0:	f7ff fed8 	bl	8009fa4 <_Balloc>
 800a1f4:	b930      	cbnz	r0, 800a204 <__multiply+0x44>
 800a1f6:	4602      	mov	r2, r0
 800a1f8:	4b44      	ldr	r3, [pc, #272]	; (800a30c <__multiply+0x14c>)
 800a1fa:	4845      	ldr	r0, [pc, #276]	; (800a310 <__multiply+0x150>)
 800a1fc:	f240 115d 	movw	r1, #349	; 0x15d
 800a200:	f7fe fec4 	bl	8008f8c <__assert_func>
 800a204:	f100 0514 	add.w	r5, r0, #20
 800a208:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a20c:	462b      	mov	r3, r5
 800a20e:	2200      	movs	r2, #0
 800a210:	4543      	cmp	r3, r8
 800a212:	d321      	bcc.n	800a258 <__multiply+0x98>
 800a214:	f104 0314 	add.w	r3, r4, #20
 800a218:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a21c:	f109 0314 	add.w	r3, r9, #20
 800a220:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a224:	9202      	str	r2, [sp, #8]
 800a226:	1b3a      	subs	r2, r7, r4
 800a228:	3a15      	subs	r2, #21
 800a22a:	f022 0203 	bic.w	r2, r2, #3
 800a22e:	3204      	adds	r2, #4
 800a230:	f104 0115 	add.w	r1, r4, #21
 800a234:	428f      	cmp	r7, r1
 800a236:	bf38      	it	cc
 800a238:	2204      	movcc	r2, #4
 800a23a:	9201      	str	r2, [sp, #4]
 800a23c:	9a02      	ldr	r2, [sp, #8]
 800a23e:	9303      	str	r3, [sp, #12]
 800a240:	429a      	cmp	r2, r3
 800a242:	d80c      	bhi.n	800a25e <__multiply+0x9e>
 800a244:	2e00      	cmp	r6, #0
 800a246:	dd03      	ble.n	800a250 <__multiply+0x90>
 800a248:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d05a      	beq.n	800a306 <__multiply+0x146>
 800a250:	6106      	str	r6, [r0, #16]
 800a252:	b005      	add	sp, #20
 800a254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a258:	f843 2b04 	str.w	r2, [r3], #4
 800a25c:	e7d8      	b.n	800a210 <__multiply+0x50>
 800a25e:	f8b3 a000 	ldrh.w	sl, [r3]
 800a262:	f1ba 0f00 	cmp.w	sl, #0
 800a266:	d024      	beq.n	800a2b2 <__multiply+0xf2>
 800a268:	f104 0e14 	add.w	lr, r4, #20
 800a26c:	46a9      	mov	r9, r5
 800a26e:	f04f 0c00 	mov.w	ip, #0
 800a272:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a276:	f8d9 1000 	ldr.w	r1, [r9]
 800a27a:	fa1f fb82 	uxth.w	fp, r2
 800a27e:	b289      	uxth	r1, r1
 800a280:	fb0a 110b 	mla	r1, sl, fp, r1
 800a284:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a288:	f8d9 2000 	ldr.w	r2, [r9]
 800a28c:	4461      	add	r1, ip
 800a28e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a292:	fb0a c20b 	mla	r2, sl, fp, ip
 800a296:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a29a:	b289      	uxth	r1, r1
 800a29c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a2a0:	4577      	cmp	r7, lr
 800a2a2:	f849 1b04 	str.w	r1, [r9], #4
 800a2a6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a2aa:	d8e2      	bhi.n	800a272 <__multiply+0xb2>
 800a2ac:	9a01      	ldr	r2, [sp, #4]
 800a2ae:	f845 c002 	str.w	ip, [r5, r2]
 800a2b2:	9a03      	ldr	r2, [sp, #12]
 800a2b4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a2b8:	3304      	adds	r3, #4
 800a2ba:	f1b9 0f00 	cmp.w	r9, #0
 800a2be:	d020      	beq.n	800a302 <__multiply+0x142>
 800a2c0:	6829      	ldr	r1, [r5, #0]
 800a2c2:	f104 0c14 	add.w	ip, r4, #20
 800a2c6:	46ae      	mov	lr, r5
 800a2c8:	f04f 0a00 	mov.w	sl, #0
 800a2cc:	f8bc b000 	ldrh.w	fp, [ip]
 800a2d0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a2d4:	fb09 220b 	mla	r2, r9, fp, r2
 800a2d8:	4492      	add	sl, r2
 800a2da:	b289      	uxth	r1, r1
 800a2dc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a2e0:	f84e 1b04 	str.w	r1, [lr], #4
 800a2e4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a2e8:	f8be 1000 	ldrh.w	r1, [lr]
 800a2ec:	0c12      	lsrs	r2, r2, #16
 800a2ee:	fb09 1102 	mla	r1, r9, r2, r1
 800a2f2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a2f6:	4567      	cmp	r7, ip
 800a2f8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a2fc:	d8e6      	bhi.n	800a2cc <__multiply+0x10c>
 800a2fe:	9a01      	ldr	r2, [sp, #4]
 800a300:	50a9      	str	r1, [r5, r2]
 800a302:	3504      	adds	r5, #4
 800a304:	e79a      	b.n	800a23c <__multiply+0x7c>
 800a306:	3e01      	subs	r6, #1
 800a308:	e79c      	b.n	800a244 <__multiply+0x84>
 800a30a:	bf00      	nop
 800a30c:	0800b137 	.word	0x0800b137
 800a310:	0800b148 	.word	0x0800b148

0800a314 <__pow5mult>:
 800a314:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a318:	4615      	mov	r5, r2
 800a31a:	f012 0203 	ands.w	r2, r2, #3
 800a31e:	4606      	mov	r6, r0
 800a320:	460f      	mov	r7, r1
 800a322:	d007      	beq.n	800a334 <__pow5mult+0x20>
 800a324:	4c25      	ldr	r4, [pc, #148]	; (800a3bc <__pow5mult+0xa8>)
 800a326:	3a01      	subs	r2, #1
 800a328:	2300      	movs	r3, #0
 800a32a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a32e:	f7ff fe9b 	bl	800a068 <__multadd>
 800a332:	4607      	mov	r7, r0
 800a334:	10ad      	asrs	r5, r5, #2
 800a336:	d03d      	beq.n	800a3b4 <__pow5mult+0xa0>
 800a338:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a33a:	b97c      	cbnz	r4, 800a35c <__pow5mult+0x48>
 800a33c:	2010      	movs	r0, #16
 800a33e:	f7ff fe1d 	bl	8009f7c <malloc>
 800a342:	4602      	mov	r2, r0
 800a344:	6270      	str	r0, [r6, #36]	; 0x24
 800a346:	b928      	cbnz	r0, 800a354 <__pow5mult+0x40>
 800a348:	4b1d      	ldr	r3, [pc, #116]	; (800a3c0 <__pow5mult+0xac>)
 800a34a:	481e      	ldr	r0, [pc, #120]	; (800a3c4 <__pow5mult+0xb0>)
 800a34c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a350:	f7fe fe1c 	bl	8008f8c <__assert_func>
 800a354:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a358:	6004      	str	r4, [r0, #0]
 800a35a:	60c4      	str	r4, [r0, #12]
 800a35c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a360:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a364:	b94c      	cbnz	r4, 800a37a <__pow5mult+0x66>
 800a366:	f240 2171 	movw	r1, #625	; 0x271
 800a36a:	4630      	mov	r0, r6
 800a36c:	f7ff ff12 	bl	800a194 <__i2b>
 800a370:	2300      	movs	r3, #0
 800a372:	f8c8 0008 	str.w	r0, [r8, #8]
 800a376:	4604      	mov	r4, r0
 800a378:	6003      	str	r3, [r0, #0]
 800a37a:	f04f 0900 	mov.w	r9, #0
 800a37e:	07eb      	lsls	r3, r5, #31
 800a380:	d50a      	bpl.n	800a398 <__pow5mult+0x84>
 800a382:	4639      	mov	r1, r7
 800a384:	4622      	mov	r2, r4
 800a386:	4630      	mov	r0, r6
 800a388:	f7ff ff1a 	bl	800a1c0 <__multiply>
 800a38c:	4639      	mov	r1, r7
 800a38e:	4680      	mov	r8, r0
 800a390:	4630      	mov	r0, r6
 800a392:	f7ff fe47 	bl	800a024 <_Bfree>
 800a396:	4647      	mov	r7, r8
 800a398:	106d      	asrs	r5, r5, #1
 800a39a:	d00b      	beq.n	800a3b4 <__pow5mult+0xa0>
 800a39c:	6820      	ldr	r0, [r4, #0]
 800a39e:	b938      	cbnz	r0, 800a3b0 <__pow5mult+0x9c>
 800a3a0:	4622      	mov	r2, r4
 800a3a2:	4621      	mov	r1, r4
 800a3a4:	4630      	mov	r0, r6
 800a3a6:	f7ff ff0b 	bl	800a1c0 <__multiply>
 800a3aa:	6020      	str	r0, [r4, #0]
 800a3ac:	f8c0 9000 	str.w	r9, [r0]
 800a3b0:	4604      	mov	r4, r0
 800a3b2:	e7e4      	b.n	800a37e <__pow5mult+0x6a>
 800a3b4:	4638      	mov	r0, r7
 800a3b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3ba:	bf00      	nop
 800a3bc:	0800b298 	.word	0x0800b298
 800a3c0:	0800b0c5 	.word	0x0800b0c5
 800a3c4:	0800b148 	.word	0x0800b148

0800a3c8 <__lshift>:
 800a3c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3cc:	460c      	mov	r4, r1
 800a3ce:	6849      	ldr	r1, [r1, #4]
 800a3d0:	6923      	ldr	r3, [r4, #16]
 800a3d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a3d6:	68a3      	ldr	r3, [r4, #8]
 800a3d8:	4607      	mov	r7, r0
 800a3da:	4691      	mov	r9, r2
 800a3dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a3e0:	f108 0601 	add.w	r6, r8, #1
 800a3e4:	42b3      	cmp	r3, r6
 800a3e6:	db0b      	blt.n	800a400 <__lshift+0x38>
 800a3e8:	4638      	mov	r0, r7
 800a3ea:	f7ff fddb 	bl	8009fa4 <_Balloc>
 800a3ee:	4605      	mov	r5, r0
 800a3f0:	b948      	cbnz	r0, 800a406 <__lshift+0x3e>
 800a3f2:	4602      	mov	r2, r0
 800a3f4:	4b2a      	ldr	r3, [pc, #168]	; (800a4a0 <__lshift+0xd8>)
 800a3f6:	482b      	ldr	r0, [pc, #172]	; (800a4a4 <__lshift+0xdc>)
 800a3f8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a3fc:	f7fe fdc6 	bl	8008f8c <__assert_func>
 800a400:	3101      	adds	r1, #1
 800a402:	005b      	lsls	r3, r3, #1
 800a404:	e7ee      	b.n	800a3e4 <__lshift+0x1c>
 800a406:	2300      	movs	r3, #0
 800a408:	f100 0114 	add.w	r1, r0, #20
 800a40c:	f100 0210 	add.w	r2, r0, #16
 800a410:	4618      	mov	r0, r3
 800a412:	4553      	cmp	r3, sl
 800a414:	db37      	blt.n	800a486 <__lshift+0xbe>
 800a416:	6920      	ldr	r0, [r4, #16]
 800a418:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a41c:	f104 0314 	add.w	r3, r4, #20
 800a420:	f019 091f 	ands.w	r9, r9, #31
 800a424:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a428:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a42c:	d02f      	beq.n	800a48e <__lshift+0xc6>
 800a42e:	f1c9 0e20 	rsb	lr, r9, #32
 800a432:	468a      	mov	sl, r1
 800a434:	f04f 0c00 	mov.w	ip, #0
 800a438:	681a      	ldr	r2, [r3, #0]
 800a43a:	fa02 f209 	lsl.w	r2, r2, r9
 800a43e:	ea42 020c 	orr.w	r2, r2, ip
 800a442:	f84a 2b04 	str.w	r2, [sl], #4
 800a446:	f853 2b04 	ldr.w	r2, [r3], #4
 800a44a:	4298      	cmp	r0, r3
 800a44c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a450:	d8f2      	bhi.n	800a438 <__lshift+0x70>
 800a452:	1b03      	subs	r3, r0, r4
 800a454:	3b15      	subs	r3, #21
 800a456:	f023 0303 	bic.w	r3, r3, #3
 800a45a:	3304      	adds	r3, #4
 800a45c:	f104 0215 	add.w	r2, r4, #21
 800a460:	4290      	cmp	r0, r2
 800a462:	bf38      	it	cc
 800a464:	2304      	movcc	r3, #4
 800a466:	f841 c003 	str.w	ip, [r1, r3]
 800a46a:	f1bc 0f00 	cmp.w	ip, #0
 800a46e:	d001      	beq.n	800a474 <__lshift+0xac>
 800a470:	f108 0602 	add.w	r6, r8, #2
 800a474:	3e01      	subs	r6, #1
 800a476:	4638      	mov	r0, r7
 800a478:	612e      	str	r6, [r5, #16]
 800a47a:	4621      	mov	r1, r4
 800a47c:	f7ff fdd2 	bl	800a024 <_Bfree>
 800a480:	4628      	mov	r0, r5
 800a482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a486:	f842 0f04 	str.w	r0, [r2, #4]!
 800a48a:	3301      	adds	r3, #1
 800a48c:	e7c1      	b.n	800a412 <__lshift+0x4a>
 800a48e:	3904      	subs	r1, #4
 800a490:	f853 2b04 	ldr.w	r2, [r3], #4
 800a494:	f841 2f04 	str.w	r2, [r1, #4]!
 800a498:	4298      	cmp	r0, r3
 800a49a:	d8f9      	bhi.n	800a490 <__lshift+0xc8>
 800a49c:	e7ea      	b.n	800a474 <__lshift+0xac>
 800a49e:	bf00      	nop
 800a4a0:	0800b137 	.word	0x0800b137
 800a4a4:	0800b148 	.word	0x0800b148

0800a4a8 <__mcmp>:
 800a4a8:	b530      	push	{r4, r5, lr}
 800a4aa:	6902      	ldr	r2, [r0, #16]
 800a4ac:	690c      	ldr	r4, [r1, #16]
 800a4ae:	1b12      	subs	r2, r2, r4
 800a4b0:	d10e      	bne.n	800a4d0 <__mcmp+0x28>
 800a4b2:	f100 0314 	add.w	r3, r0, #20
 800a4b6:	3114      	adds	r1, #20
 800a4b8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a4bc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a4c0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a4c4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a4c8:	42a5      	cmp	r5, r4
 800a4ca:	d003      	beq.n	800a4d4 <__mcmp+0x2c>
 800a4cc:	d305      	bcc.n	800a4da <__mcmp+0x32>
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	4610      	mov	r0, r2
 800a4d2:	bd30      	pop	{r4, r5, pc}
 800a4d4:	4283      	cmp	r3, r0
 800a4d6:	d3f3      	bcc.n	800a4c0 <__mcmp+0x18>
 800a4d8:	e7fa      	b.n	800a4d0 <__mcmp+0x28>
 800a4da:	f04f 32ff 	mov.w	r2, #4294967295
 800a4de:	e7f7      	b.n	800a4d0 <__mcmp+0x28>

0800a4e0 <__mdiff>:
 800a4e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4e4:	460c      	mov	r4, r1
 800a4e6:	4606      	mov	r6, r0
 800a4e8:	4611      	mov	r1, r2
 800a4ea:	4620      	mov	r0, r4
 800a4ec:	4690      	mov	r8, r2
 800a4ee:	f7ff ffdb 	bl	800a4a8 <__mcmp>
 800a4f2:	1e05      	subs	r5, r0, #0
 800a4f4:	d110      	bne.n	800a518 <__mdiff+0x38>
 800a4f6:	4629      	mov	r1, r5
 800a4f8:	4630      	mov	r0, r6
 800a4fa:	f7ff fd53 	bl	8009fa4 <_Balloc>
 800a4fe:	b930      	cbnz	r0, 800a50e <__mdiff+0x2e>
 800a500:	4b3a      	ldr	r3, [pc, #232]	; (800a5ec <__mdiff+0x10c>)
 800a502:	4602      	mov	r2, r0
 800a504:	f240 2132 	movw	r1, #562	; 0x232
 800a508:	4839      	ldr	r0, [pc, #228]	; (800a5f0 <__mdiff+0x110>)
 800a50a:	f7fe fd3f 	bl	8008f8c <__assert_func>
 800a50e:	2301      	movs	r3, #1
 800a510:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a514:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a518:	bfa4      	itt	ge
 800a51a:	4643      	movge	r3, r8
 800a51c:	46a0      	movge	r8, r4
 800a51e:	4630      	mov	r0, r6
 800a520:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a524:	bfa6      	itte	ge
 800a526:	461c      	movge	r4, r3
 800a528:	2500      	movge	r5, #0
 800a52a:	2501      	movlt	r5, #1
 800a52c:	f7ff fd3a 	bl	8009fa4 <_Balloc>
 800a530:	b920      	cbnz	r0, 800a53c <__mdiff+0x5c>
 800a532:	4b2e      	ldr	r3, [pc, #184]	; (800a5ec <__mdiff+0x10c>)
 800a534:	4602      	mov	r2, r0
 800a536:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a53a:	e7e5      	b.n	800a508 <__mdiff+0x28>
 800a53c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a540:	6926      	ldr	r6, [r4, #16]
 800a542:	60c5      	str	r5, [r0, #12]
 800a544:	f104 0914 	add.w	r9, r4, #20
 800a548:	f108 0514 	add.w	r5, r8, #20
 800a54c:	f100 0e14 	add.w	lr, r0, #20
 800a550:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a554:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a558:	f108 0210 	add.w	r2, r8, #16
 800a55c:	46f2      	mov	sl, lr
 800a55e:	2100      	movs	r1, #0
 800a560:	f859 3b04 	ldr.w	r3, [r9], #4
 800a564:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a568:	fa1f f883 	uxth.w	r8, r3
 800a56c:	fa11 f18b 	uxtah	r1, r1, fp
 800a570:	0c1b      	lsrs	r3, r3, #16
 800a572:	eba1 0808 	sub.w	r8, r1, r8
 800a576:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a57a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a57e:	fa1f f888 	uxth.w	r8, r8
 800a582:	1419      	asrs	r1, r3, #16
 800a584:	454e      	cmp	r6, r9
 800a586:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a58a:	f84a 3b04 	str.w	r3, [sl], #4
 800a58e:	d8e7      	bhi.n	800a560 <__mdiff+0x80>
 800a590:	1b33      	subs	r3, r6, r4
 800a592:	3b15      	subs	r3, #21
 800a594:	f023 0303 	bic.w	r3, r3, #3
 800a598:	3304      	adds	r3, #4
 800a59a:	3415      	adds	r4, #21
 800a59c:	42a6      	cmp	r6, r4
 800a59e:	bf38      	it	cc
 800a5a0:	2304      	movcc	r3, #4
 800a5a2:	441d      	add	r5, r3
 800a5a4:	4473      	add	r3, lr
 800a5a6:	469e      	mov	lr, r3
 800a5a8:	462e      	mov	r6, r5
 800a5aa:	4566      	cmp	r6, ip
 800a5ac:	d30e      	bcc.n	800a5cc <__mdiff+0xec>
 800a5ae:	f10c 0203 	add.w	r2, ip, #3
 800a5b2:	1b52      	subs	r2, r2, r5
 800a5b4:	f022 0203 	bic.w	r2, r2, #3
 800a5b8:	3d03      	subs	r5, #3
 800a5ba:	45ac      	cmp	ip, r5
 800a5bc:	bf38      	it	cc
 800a5be:	2200      	movcc	r2, #0
 800a5c0:	441a      	add	r2, r3
 800a5c2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a5c6:	b17b      	cbz	r3, 800a5e8 <__mdiff+0x108>
 800a5c8:	6107      	str	r7, [r0, #16]
 800a5ca:	e7a3      	b.n	800a514 <__mdiff+0x34>
 800a5cc:	f856 8b04 	ldr.w	r8, [r6], #4
 800a5d0:	fa11 f288 	uxtah	r2, r1, r8
 800a5d4:	1414      	asrs	r4, r2, #16
 800a5d6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a5da:	b292      	uxth	r2, r2
 800a5dc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a5e0:	f84e 2b04 	str.w	r2, [lr], #4
 800a5e4:	1421      	asrs	r1, r4, #16
 800a5e6:	e7e0      	b.n	800a5aa <__mdiff+0xca>
 800a5e8:	3f01      	subs	r7, #1
 800a5ea:	e7ea      	b.n	800a5c2 <__mdiff+0xe2>
 800a5ec:	0800b137 	.word	0x0800b137
 800a5f0:	0800b148 	.word	0x0800b148

0800a5f4 <__d2b>:
 800a5f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a5f8:	4689      	mov	r9, r1
 800a5fa:	2101      	movs	r1, #1
 800a5fc:	ec57 6b10 	vmov	r6, r7, d0
 800a600:	4690      	mov	r8, r2
 800a602:	f7ff fccf 	bl	8009fa4 <_Balloc>
 800a606:	4604      	mov	r4, r0
 800a608:	b930      	cbnz	r0, 800a618 <__d2b+0x24>
 800a60a:	4602      	mov	r2, r0
 800a60c:	4b25      	ldr	r3, [pc, #148]	; (800a6a4 <__d2b+0xb0>)
 800a60e:	4826      	ldr	r0, [pc, #152]	; (800a6a8 <__d2b+0xb4>)
 800a610:	f240 310a 	movw	r1, #778	; 0x30a
 800a614:	f7fe fcba 	bl	8008f8c <__assert_func>
 800a618:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a61c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a620:	bb35      	cbnz	r5, 800a670 <__d2b+0x7c>
 800a622:	2e00      	cmp	r6, #0
 800a624:	9301      	str	r3, [sp, #4]
 800a626:	d028      	beq.n	800a67a <__d2b+0x86>
 800a628:	4668      	mov	r0, sp
 800a62a:	9600      	str	r6, [sp, #0]
 800a62c:	f7ff fd82 	bl	800a134 <__lo0bits>
 800a630:	9900      	ldr	r1, [sp, #0]
 800a632:	b300      	cbz	r0, 800a676 <__d2b+0x82>
 800a634:	9a01      	ldr	r2, [sp, #4]
 800a636:	f1c0 0320 	rsb	r3, r0, #32
 800a63a:	fa02 f303 	lsl.w	r3, r2, r3
 800a63e:	430b      	orrs	r3, r1
 800a640:	40c2      	lsrs	r2, r0
 800a642:	6163      	str	r3, [r4, #20]
 800a644:	9201      	str	r2, [sp, #4]
 800a646:	9b01      	ldr	r3, [sp, #4]
 800a648:	61a3      	str	r3, [r4, #24]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	bf14      	ite	ne
 800a64e:	2202      	movne	r2, #2
 800a650:	2201      	moveq	r2, #1
 800a652:	6122      	str	r2, [r4, #16]
 800a654:	b1d5      	cbz	r5, 800a68c <__d2b+0x98>
 800a656:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a65a:	4405      	add	r5, r0
 800a65c:	f8c9 5000 	str.w	r5, [r9]
 800a660:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a664:	f8c8 0000 	str.w	r0, [r8]
 800a668:	4620      	mov	r0, r4
 800a66a:	b003      	add	sp, #12
 800a66c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a670:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a674:	e7d5      	b.n	800a622 <__d2b+0x2e>
 800a676:	6161      	str	r1, [r4, #20]
 800a678:	e7e5      	b.n	800a646 <__d2b+0x52>
 800a67a:	a801      	add	r0, sp, #4
 800a67c:	f7ff fd5a 	bl	800a134 <__lo0bits>
 800a680:	9b01      	ldr	r3, [sp, #4]
 800a682:	6163      	str	r3, [r4, #20]
 800a684:	2201      	movs	r2, #1
 800a686:	6122      	str	r2, [r4, #16]
 800a688:	3020      	adds	r0, #32
 800a68a:	e7e3      	b.n	800a654 <__d2b+0x60>
 800a68c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a690:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a694:	f8c9 0000 	str.w	r0, [r9]
 800a698:	6918      	ldr	r0, [r3, #16]
 800a69a:	f7ff fd2b 	bl	800a0f4 <__hi0bits>
 800a69e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a6a2:	e7df      	b.n	800a664 <__d2b+0x70>
 800a6a4:	0800b137 	.word	0x0800b137
 800a6a8:	0800b148 	.word	0x0800b148

0800a6ac <_calloc_r>:
 800a6ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a6ae:	fba1 2402 	umull	r2, r4, r1, r2
 800a6b2:	b94c      	cbnz	r4, 800a6c8 <_calloc_r+0x1c>
 800a6b4:	4611      	mov	r1, r2
 800a6b6:	9201      	str	r2, [sp, #4]
 800a6b8:	f7fd fdda 	bl	8008270 <_malloc_r>
 800a6bc:	9a01      	ldr	r2, [sp, #4]
 800a6be:	4605      	mov	r5, r0
 800a6c0:	b930      	cbnz	r0, 800a6d0 <_calloc_r+0x24>
 800a6c2:	4628      	mov	r0, r5
 800a6c4:	b003      	add	sp, #12
 800a6c6:	bd30      	pop	{r4, r5, pc}
 800a6c8:	220c      	movs	r2, #12
 800a6ca:	6002      	str	r2, [r0, #0]
 800a6cc:	2500      	movs	r5, #0
 800a6ce:	e7f8      	b.n	800a6c2 <_calloc_r+0x16>
 800a6d0:	4621      	mov	r1, r4
 800a6d2:	f7fd fda4 	bl	800821e <memset>
 800a6d6:	e7f4      	b.n	800a6c2 <_calloc_r+0x16>

0800a6d8 <_free_r>:
 800a6d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a6da:	2900      	cmp	r1, #0
 800a6dc:	d044      	beq.n	800a768 <_free_r+0x90>
 800a6de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a6e2:	9001      	str	r0, [sp, #4]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	f1a1 0404 	sub.w	r4, r1, #4
 800a6ea:	bfb8      	it	lt
 800a6ec:	18e4      	addlt	r4, r4, r3
 800a6ee:	f7ff fc4d 	bl	8009f8c <__malloc_lock>
 800a6f2:	4a1e      	ldr	r2, [pc, #120]	; (800a76c <_free_r+0x94>)
 800a6f4:	9801      	ldr	r0, [sp, #4]
 800a6f6:	6813      	ldr	r3, [r2, #0]
 800a6f8:	b933      	cbnz	r3, 800a708 <_free_r+0x30>
 800a6fa:	6063      	str	r3, [r4, #4]
 800a6fc:	6014      	str	r4, [r2, #0]
 800a6fe:	b003      	add	sp, #12
 800a700:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a704:	f7ff bc48 	b.w	8009f98 <__malloc_unlock>
 800a708:	42a3      	cmp	r3, r4
 800a70a:	d908      	bls.n	800a71e <_free_r+0x46>
 800a70c:	6825      	ldr	r5, [r4, #0]
 800a70e:	1961      	adds	r1, r4, r5
 800a710:	428b      	cmp	r3, r1
 800a712:	bf01      	itttt	eq
 800a714:	6819      	ldreq	r1, [r3, #0]
 800a716:	685b      	ldreq	r3, [r3, #4]
 800a718:	1949      	addeq	r1, r1, r5
 800a71a:	6021      	streq	r1, [r4, #0]
 800a71c:	e7ed      	b.n	800a6fa <_free_r+0x22>
 800a71e:	461a      	mov	r2, r3
 800a720:	685b      	ldr	r3, [r3, #4]
 800a722:	b10b      	cbz	r3, 800a728 <_free_r+0x50>
 800a724:	42a3      	cmp	r3, r4
 800a726:	d9fa      	bls.n	800a71e <_free_r+0x46>
 800a728:	6811      	ldr	r1, [r2, #0]
 800a72a:	1855      	adds	r5, r2, r1
 800a72c:	42a5      	cmp	r5, r4
 800a72e:	d10b      	bne.n	800a748 <_free_r+0x70>
 800a730:	6824      	ldr	r4, [r4, #0]
 800a732:	4421      	add	r1, r4
 800a734:	1854      	adds	r4, r2, r1
 800a736:	42a3      	cmp	r3, r4
 800a738:	6011      	str	r1, [r2, #0]
 800a73a:	d1e0      	bne.n	800a6fe <_free_r+0x26>
 800a73c:	681c      	ldr	r4, [r3, #0]
 800a73e:	685b      	ldr	r3, [r3, #4]
 800a740:	6053      	str	r3, [r2, #4]
 800a742:	4421      	add	r1, r4
 800a744:	6011      	str	r1, [r2, #0]
 800a746:	e7da      	b.n	800a6fe <_free_r+0x26>
 800a748:	d902      	bls.n	800a750 <_free_r+0x78>
 800a74a:	230c      	movs	r3, #12
 800a74c:	6003      	str	r3, [r0, #0]
 800a74e:	e7d6      	b.n	800a6fe <_free_r+0x26>
 800a750:	6825      	ldr	r5, [r4, #0]
 800a752:	1961      	adds	r1, r4, r5
 800a754:	428b      	cmp	r3, r1
 800a756:	bf04      	itt	eq
 800a758:	6819      	ldreq	r1, [r3, #0]
 800a75a:	685b      	ldreq	r3, [r3, #4]
 800a75c:	6063      	str	r3, [r4, #4]
 800a75e:	bf04      	itt	eq
 800a760:	1949      	addeq	r1, r1, r5
 800a762:	6021      	streq	r1, [r4, #0]
 800a764:	6054      	str	r4, [r2, #4]
 800a766:	e7ca      	b.n	800a6fe <_free_r+0x26>
 800a768:	b003      	add	sp, #12
 800a76a:	bd30      	pop	{r4, r5, pc}
 800a76c:	20001c08 	.word	0x20001c08

0800a770 <__ssputs_r>:
 800a770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a774:	688e      	ldr	r6, [r1, #8]
 800a776:	429e      	cmp	r6, r3
 800a778:	4682      	mov	sl, r0
 800a77a:	460c      	mov	r4, r1
 800a77c:	4690      	mov	r8, r2
 800a77e:	461f      	mov	r7, r3
 800a780:	d838      	bhi.n	800a7f4 <__ssputs_r+0x84>
 800a782:	898a      	ldrh	r2, [r1, #12]
 800a784:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a788:	d032      	beq.n	800a7f0 <__ssputs_r+0x80>
 800a78a:	6825      	ldr	r5, [r4, #0]
 800a78c:	6909      	ldr	r1, [r1, #16]
 800a78e:	eba5 0901 	sub.w	r9, r5, r1
 800a792:	6965      	ldr	r5, [r4, #20]
 800a794:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a798:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a79c:	3301      	adds	r3, #1
 800a79e:	444b      	add	r3, r9
 800a7a0:	106d      	asrs	r5, r5, #1
 800a7a2:	429d      	cmp	r5, r3
 800a7a4:	bf38      	it	cc
 800a7a6:	461d      	movcc	r5, r3
 800a7a8:	0553      	lsls	r3, r2, #21
 800a7aa:	d531      	bpl.n	800a810 <__ssputs_r+0xa0>
 800a7ac:	4629      	mov	r1, r5
 800a7ae:	f7fd fd5f 	bl	8008270 <_malloc_r>
 800a7b2:	4606      	mov	r6, r0
 800a7b4:	b950      	cbnz	r0, 800a7cc <__ssputs_r+0x5c>
 800a7b6:	230c      	movs	r3, #12
 800a7b8:	f8ca 3000 	str.w	r3, [sl]
 800a7bc:	89a3      	ldrh	r3, [r4, #12]
 800a7be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7c2:	81a3      	strh	r3, [r4, #12]
 800a7c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a7c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7cc:	6921      	ldr	r1, [r4, #16]
 800a7ce:	464a      	mov	r2, r9
 800a7d0:	f7fd fd17 	bl	8008202 <memcpy>
 800a7d4:	89a3      	ldrh	r3, [r4, #12]
 800a7d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a7da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a7de:	81a3      	strh	r3, [r4, #12]
 800a7e0:	6126      	str	r6, [r4, #16]
 800a7e2:	6165      	str	r5, [r4, #20]
 800a7e4:	444e      	add	r6, r9
 800a7e6:	eba5 0509 	sub.w	r5, r5, r9
 800a7ea:	6026      	str	r6, [r4, #0]
 800a7ec:	60a5      	str	r5, [r4, #8]
 800a7ee:	463e      	mov	r6, r7
 800a7f0:	42be      	cmp	r6, r7
 800a7f2:	d900      	bls.n	800a7f6 <__ssputs_r+0x86>
 800a7f4:	463e      	mov	r6, r7
 800a7f6:	6820      	ldr	r0, [r4, #0]
 800a7f8:	4632      	mov	r2, r6
 800a7fa:	4641      	mov	r1, r8
 800a7fc:	f000 fabc 	bl	800ad78 <memmove>
 800a800:	68a3      	ldr	r3, [r4, #8]
 800a802:	1b9b      	subs	r3, r3, r6
 800a804:	60a3      	str	r3, [r4, #8]
 800a806:	6823      	ldr	r3, [r4, #0]
 800a808:	4433      	add	r3, r6
 800a80a:	6023      	str	r3, [r4, #0]
 800a80c:	2000      	movs	r0, #0
 800a80e:	e7db      	b.n	800a7c8 <__ssputs_r+0x58>
 800a810:	462a      	mov	r2, r5
 800a812:	f000 facb 	bl	800adac <_realloc_r>
 800a816:	4606      	mov	r6, r0
 800a818:	2800      	cmp	r0, #0
 800a81a:	d1e1      	bne.n	800a7e0 <__ssputs_r+0x70>
 800a81c:	6921      	ldr	r1, [r4, #16]
 800a81e:	4650      	mov	r0, sl
 800a820:	f7ff ff5a 	bl	800a6d8 <_free_r>
 800a824:	e7c7      	b.n	800a7b6 <__ssputs_r+0x46>
	...

0800a828 <_svfiprintf_r>:
 800a828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a82c:	4698      	mov	r8, r3
 800a82e:	898b      	ldrh	r3, [r1, #12]
 800a830:	061b      	lsls	r3, r3, #24
 800a832:	b09d      	sub	sp, #116	; 0x74
 800a834:	4607      	mov	r7, r0
 800a836:	460d      	mov	r5, r1
 800a838:	4614      	mov	r4, r2
 800a83a:	d50e      	bpl.n	800a85a <_svfiprintf_r+0x32>
 800a83c:	690b      	ldr	r3, [r1, #16]
 800a83e:	b963      	cbnz	r3, 800a85a <_svfiprintf_r+0x32>
 800a840:	2140      	movs	r1, #64	; 0x40
 800a842:	f7fd fd15 	bl	8008270 <_malloc_r>
 800a846:	6028      	str	r0, [r5, #0]
 800a848:	6128      	str	r0, [r5, #16]
 800a84a:	b920      	cbnz	r0, 800a856 <_svfiprintf_r+0x2e>
 800a84c:	230c      	movs	r3, #12
 800a84e:	603b      	str	r3, [r7, #0]
 800a850:	f04f 30ff 	mov.w	r0, #4294967295
 800a854:	e0d1      	b.n	800a9fa <_svfiprintf_r+0x1d2>
 800a856:	2340      	movs	r3, #64	; 0x40
 800a858:	616b      	str	r3, [r5, #20]
 800a85a:	2300      	movs	r3, #0
 800a85c:	9309      	str	r3, [sp, #36]	; 0x24
 800a85e:	2320      	movs	r3, #32
 800a860:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a864:	f8cd 800c 	str.w	r8, [sp, #12]
 800a868:	2330      	movs	r3, #48	; 0x30
 800a86a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800aa14 <_svfiprintf_r+0x1ec>
 800a86e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a872:	f04f 0901 	mov.w	r9, #1
 800a876:	4623      	mov	r3, r4
 800a878:	469a      	mov	sl, r3
 800a87a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a87e:	b10a      	cbz	r2, 800a884 <_svfiprintf_r+0x5c>
 800a880:	2a25      	cmp	r2, #37	; 0x25
 800a882:	d1f9      	bne.n	800a878 <_svfiprintf_r+0x50>
 800a884:	ebba 0b04 	subs.w	fp, sl, r4
 800a888:	d00b      	beq.n	800a8a2 <_svfiprintf_r+0x7a>
 800a88a:	465b      	mov	r3, fp
 800a88c:	4622      	mov	r2, r4
 800a88e:	4629      	mov	r1, r5
 800a890:	4638      	mov	r0, r7
 800a892:	f7ff ff6d 	bl	800a770 <__ssputs_r>
 800a896:	3001      	adds	r0, #1
 800a898:	f000 80aa 	beq.w	800a9f0 <_svfiprintf_r+0x1c8>
 800a89c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a89e:	445a      	add	r2, fp
 800a8a0:	9209      	str	r2, [sp, #36]	; 0x24
 800a8a2:	f89a 3000 	ldrb.w	r3, [sl]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	f000 80a2 	beq.w	800a9f0 <_svfiprintf_r+0x1c8>
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	f04f 32ff 	mov.w	r2, #4294967295
 800a8b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8b6:	f10a 0a01 	add.w	sl, sl, #1
 800a8ba:	9304      	str	r3, [sp, #16]
 800a8bc:	9307      	str	r3, [sp, #28]
 800a8be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a8c2:	931a      	str	r3, [sp, #104]	; 0x68
 800a8c4:	4654      	mov	r4, sl
 800a8c6:	2205      	movs	r2, #5
 800a8c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8cc:	4851      	ldr	r0, [pc, #324]	; (800aa14 <_svfiprintf_r+0x1ec>)
 800a8ce:	f7f5 fc87 	bl	80001e0 <memchr>
 800a8d2:	9a04      	ldr	r2, [sp, #16]
 800a8d4:	b9d8      	cbnz	r0, 800a90e <_svfiprintf_r+0xe6>
 800a8d6:	06d0      	lsls	r0, r2, #27
 800a8d8:	bf44      	itt	mi
 800a8da:	2320      	movmi	r3, #32
 800a8dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a8e0:	0711      	lsls	r1, r2, #28
 800a8e2:	bf44      	itt	mi
 800a8e4:	232b      	movmi	r3, #43	; 0x2b
 800a8e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a8ea:	f89a 3000 	ldrb.w	r3, [sl]
 800a8ee:	2b2a      	cmp	r3, #42	; 0x2a
 800a8f0:	d015      	beq.n	800a91e <_svfiprintf_r+0xf6>
 800a8f2:	9a07      	ldr	r2, [sp, #28]
 800a8f4:	4654      	mov	r4, sl
 800a8f6:	2000      	movs	r0, #0
 800a8f8:	f04f 0c0a 	mov.w	ip, #10
 800a8fc:	4621      	mov	r1, r4
 800a8fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a902:	3b30      	subs	r3, #48	; 0x30
 800a904:	2b09      	cmp	r3, #9
 800a906:	d94e      	bls.n	800a9a6 <_svfiprintf_r+0x17e>
 800a908:	b1b0      	cbz	r0, 800a938 <_svfiprintf_r+0x110>
 800a90a:	9207      	str	r2, [sp, #28]
 800a90c:	e014      	b.n	800a938 <_svfiprintf_r+0x110>
 800a90e:	eba0 0308 	sub.w	r3, r0, r8
 800a912:	fa09 f303 	lsl.w	r3, r9, r3
 800a916:	4313      	orrs	r3, r2
 800a918:	9304      	str	r3, [sp, #16]
 800a91a:	46a2      	mov	sl, r4
 800a91c:	e7d2      	b.n	800a8c4 <_svfiprintf_r+0x9c>
 800a91e:	9b03      	ldr	r3, [sp, #12]
 800a920:	1d19      	adds	r1, r3, #4
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	9103      	str	r1, [sp, #12]
 800a926:	2b00      	cmp	r3, #0
 800a928:	bfbb      	ittet	lt
 800a92a:	425b      	neglt	r3, r3
 800a92c:	f042 0202 	orrlt.w	r2, r2, #2
 800a930:	9307      	strge	r3, [sp, #28]
 800a932:	9307      	strlt	r3, [sp, #28]
 800a934:	bfb8      	it	lt
 800a936:	9204      	strlt	r2, [sp, #16]
 800a938:	7823      	ldrb	r3, [r4, #0]
 800a93a:	2b2e      	cmp	r3, #46	; 0x2e
 800a93c:	d10c      	bne.n	800a958 <_svfiprintf_r+0x130>
 800a93e:	7863      	ldrb	r3, [r4, #1]
 800a940:	2b2a      	cmp	r3, #42	; 0x2a
 800a942:	d135      	bne.n	800a9b0 <_svfiprintf_r+0x188>
 800a944:	9b03      	ldr	r3, [sp, #12]
 800a946:	1d1a      	adds	r2, r3, #4
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	9203      	str	r2, [sp, #12]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	bfb8      	it	lt
 800a950:	f04f 33ff 	movlt.w	r3, #4294967295
 800a954:	3402      	adds	r4, #2
 800a956:	9305      	str	r3, [sp, #20]
 800a958:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800aa24 <_svfiprintf_r+0x1fc>
 800a95c:	7821      	ldrb	r1, [r4, #0]
 800a95e:	2203      	movs	r2, #3
 800a960:	4650      	mov	r0, sl
 800a962:	f7f5 fc3d 	bl	80001e0 <memchr>
 800a966:	b140      	cbz	r0, 800a97a <_svfiprintf_r+0x152>
 800a968:	2340      	movs	r3, #64	; 0x40
 800a96a:	eba0 000a 	sub.w	r0, r0, sl
 800a96e:	fa03 f000 	lsl.w	r0, r3, r0
 800a972:	9b04      	ldr	r3, [sp, #16]
 800a974:	4303      	orrs	r3, r0
 800a976:	3401      	adds	r4, #1
 800a978:	9304      	str	r3, [sp, #16]
 800a97a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a97e:	4826      	ldr	r0, [pc, #152]	; (800aa18 <_svfiprintf_r+0x1f0>)
 800a980:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a984:	2206      	movs	r2, #6
 800a986:	f7f5 fc2b 	bl	80001e0 <memchr>
 800a98a:	2800      	cmp	r0, #0
 800a98c:	d038      	beq.n	800aa00 <_svfiprintf_r+0x1d8>
 800a98e:	4b23      	ldr	r3, [pc, #140]	; (800aa1c <_svfiprintf_r+0x1f4>)
 800a990:	bb1b      	cbnz	r3, 800a9da <_svfiprintf_r+0x1b2>
 800a992:	9b03      	ldr	r3, [sp, #12]
 800a994:	3307      	adds	r3, #7
 800a996:	f023 0307 	bic.w	r3, r3, #7
 800a99a:	3308      	adds	r3, #8
 800a99c:	9303      	str	r3, [sp, #12]
 800a99e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9a0:	4433      	add	r3, r6
 800a9a2:	9309      	str	r3, [sp, #36]	; 0x24
 800a9a4:	e767      	b.n	800a876 <_svfiprintf_r+0x4e>
 800a9a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800a9aa:	460c      	mov	r4, r1
 800a9ac:	2001      	movs	r0, #1
 800a9ae:	e7a5      	b.n	800a8fc <_svfiprintf_r+0xd4>
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	3401      	adds	r4, #1
 800a9b4:	9305      	str	r3, [sp, #20]
 800a9b6:	4619      	mov	r1, r3
 800a9b8:	f04f 0c0a 	mov.w	ip, #10
 800a9bc:	4620      	mov	r0, r4
 800a9be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9c2:	3a30      	subs	r2, #48	; 0x30
 800a9c4:	2a09      	cmp	r2, #9
 800a9c6:	d903      	bls.n	800a9d0 <_svfiprintf_r+0x1a8>
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d0c5      	beq.n	800a958 <_svfiprintf_r+0x130>
 800a9cc:	9105      	str	r1, [sp, #20]
 800a9ce:	e7c3      	b.n	800a958 <_svfiprintf_r+0x130>
 800a9d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a9d4:	4604      	mov	r4, r0
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	e7f0      	b.n	800a9bc <_svfiprintf_r+0x194>
 800a9da:	ab03      	add	r3, sp, #12
 800a9dc:	9300      	str	r3, [sp, #0]
 800a9de:	462a      	mov	r2, r5
 800a9e0:	4b0f      	ldr	r3, [pc, #60]	; (800aa20 <_svfiprintf_r+0x1f8>)
 800a9e2:	a904      	add	r1, sp, #16
 800a9e4:	4638      	mov	r0, r7
 800a9e6:	f7fd fd57 	bl	8008498 <_printf_float>
 800a9ea:	1c42      	adds	r2, r0, #1
 800a9ec:	4606      	mov	r6, r0
 800a9ee:	d1d6      	bne.n	800a99e <_svfiprintf_r+0x176>
 800a9f0:	89ab      	ldrh	r3, [r5, #12]
 800a9f2:	065b      	lsls	r3, r3, #25
 800a9f4:	f53f af2c 	bmi.w	800a850 <_svfiprintf_r+0x28>
 800a9f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a9fa:	b01d      	add	sp, #116	; 0x74
 800a9fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa00:	ab03      	add	r3, sp, #12
 800aa02:	9300      	str	r3, [sp, #0]
 800aa04:	462a      	mov	r2, r5
 800aa06:	4b06      	ldr	r3, [pc, #24]	; (800aa20 <_svfiprintf_r+0x1f8>)
 800aa08:	a904      	add	r1, sp, #16
 800aa0a:	4638      	mov	r0, r7
 800aa0c:	f7fd ffe8 	bl	80089e0 <_printf_i>
 800aa10:	e7eb      	b.n	800a9ea <_svfiprintf_r+0x1c2>
 800aa12:	bf00      	nop
 800aa14:	0800b2a4 	.word	0x0800b2a4
 800aa18:	0800b2ae 	.word	0x0800b2ae
 800aa1c:	08008499 	.word	0x08008499
 800aa20:	0800a771 	.word	0x0800a771
 800aa24:	0800b2aa 	.word	0x0800b2aa

0800aa28 <__sfputc_r>:
 800aa28:	6893      	ldr	r3, [r2, #8]
 800aa2a:	3b01      	subs	r3, #1
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	b410      	push	{r4}
 800aa30:	6093      	str	r3, [r2, #8]
 800aa32:	da08      	bge.n	800aa46 <__sfputc_r+0x1e>
 800aa34:	6994      	ldr	r4, [r2, #24]
 800aa36:	42a3      	cmp	r3, r4
 800aa38:	db01      	blt.n	800aa3e <__sfputc_r+0x16>
 800aa3a:	290a      	cmp	r1, #10
 800aa3c:	d103      	bne.n	800aa46 <__sfputc_r+0x1e>
 800aa3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa42:	f7fe b9d1 	b.w	8008de8 <__swbuf_r>
 800aa46:	6813      	ldr	r3, [r2, #0]
 800aa48:	1c58      	adds	r0, r3, #1
 800aa4a:	6010      	str	r0, [r2, #0]
 800aa4c:	7019      	strb	r1, [r3, #0]
 800aa4e:	4608      	mov	r0, r1
 800aa50:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa54:	4770      	bx	lr

0800aa56 <__sfputs_r>:
 800aa56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa58:	4606      	mov	r6, r0
 800aa5a:	460f      	mov	r7, r1
 800aa5c:	4614      	mov	r4, r2
 800aa5e:	18d5      	adds	r5, r2, r3
 800aa60:	42ac      	cmp	r4, r5
 800aa62:	d101      	bne.n	800aa68 <__sfputs_r+0x12>
 800aa64:	2000      	movs	r0, #0
 800aa66:	e007      	b.n	800aa78 <__sfputs_r+0x22>
 800aa68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa6c:	463a      	mov	r2, r7
 800aa6e:	4630      	mov	r0, r6
 800aa70:	f7ff ffda 	bl	800aa28 <__sfputc_r>
 800aa74:	1c43      	adds	r3, r0, #1
 800aa76:	d1f3      	bne.n	800aa60 <__sfputs_r+0xa>
 800aa78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aa7c <_vfiprintf_r>:
 800aa7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa80:	460d      	mov	r5, r1
 800aa82:	b09d      	sub	sp, #116	; 0x74
 800aa84:	4614      	mov	r4, r2
 800aa86:	4698      	mov	r8, r3
 800aa88:	4606      	mov	r6, r0
 800aa8a:	b118      	cbz	r0, 800aa94 <_vfiprintf_r+0x18>
 800aa8c:	6983      	ldr	r3, [r0, #24]
 800aa8e:	b90b      	cbnz	r3, 800aa94 <_vfiprintf_r+0x18>
 800aa90:	f7fd faf2 	bl	8008078 <__sinit>
 800aa94:	4b89      	ldr	r3, [pc, #548]	; (800acbc <_vfiprintf_r+0x240>)
 800aa96:	429d      	cmp	r5, r3
 800aa98:	d11b      	bne.n	800aad2 <_vfiprintf_r+0x56>
 800aa9a:	6875      	ldr	r5, [r6, #4]
 800aa9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa9e:	07d9      	lsls	r1, r3, #31
 800aaa0:	d405      	bmi.n	800aaae <_vfiprintf_r+0x32>
 800aaa2:	89ab      	ldrh	r3, [r5, #12]
 800aaa4:	059a      	lsls	r2, r3, #22
 800aaa6:	d402      	bmi.n	800aaae <_vfiprintf_r+0x32>
 800aaa8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aaaa:	f7fd fba8 	bl	80081fe <__retarget_lock_acquire_recursive>
 800aaae:	89ab      	ldrh	r3, [r5, #12]
 800aab0:	071b      	lsls	r3, r3, #28
 800aab2:	d501      	bpl.n	800aab8 <_vfiprintf_r+0x3c>
 800aab4:	692b      	ldr	r3, [r5, #16]
 800aab6:	b9eb      	cbnz	r3, 800aaf4 <_vfiprintf_r+0x78>
 800aab8:	4629      	mov	r1, r5
 800aaba:	4630      	mov	r0, r6
 800aabc:	f7fe f9f8 	bl	8008eb0 <__swsetup_r>
 800aac0:	b1c0      	cbz	r0, 800aaf4 <_vfiprintf_r+0x78>
 800aac2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aac4:	07dc      	lsls	r4, r3, #31
 800aac6:	d50e      	bpl.n	800aae6 <_vfiprintf_r+0x6a>
 800aac8:	f04f 30ff 	mov.w	r0, #4294967295
 800aacc:	b01d      	add	sp, #116	; 0x74
 800aace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aad2:	4b7b      	ldr	r3, [pc, #492]	; (800acc0 <_vfiprintf_r+0x244>)
 800aad4:	429d      	cmp	r5, r3
 800aad6:	d101      	bne.n	800aadc <_vfiprintf_r+0x60>
 800aad8:	68b5      	ldr	r5, [r6, #8]
 800aada:	e7df      	b.n	800aa9c <_vfiprintf_r+0x20>
 800aadc:	4b79      	ldr	r3, [pc, #484]	; (800acc4 <_vfiprintf_r+0x248>)
 800aade:	429d      	cmp	r5, r3
 800aae0:	bf08      	it	eq
 800aae2:	68f5      	ldreq	r5, [r6, #12]
 800aae4:	e7da      	b.n	800aa9c <_vfiprintf_r+0x20>
 800aae6:	89ab      	ldrh	r3, [r5, #12]
 800aae8:	0598      	lsls	r0, r3, #22
 800aaea:	d4ed      	bmi.n	800aac8 <_vfiprintf_r+0x4c>
 800aaec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aaee:	f7fd fb87 	bl	8008200 <__retarget_lock_release_recursive>
 800aaf2:	e7e9      	b.n	800aac8 <_vfiprintf_r+0x4c>
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	9309      	str	r3, [sp, #36]	; 0x24
 800aaf8:	2320      	movs	r3, #32
 800aafa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aafe:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab02:	2330      	movs	r3, #48	; 0x30
 800ab04:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800acc8 <_vfiprintf_r+0x24c>
 800ab08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ab0c:	f04f 0901 	mov.w	r9, #1
 800ab10:	4623      	mov	r3, r4
 800ab12:	469a      	mov	sl, r3
 800ab14:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab18:	b10a      	cbz	r2, 800ab1e <_vfiprintf_r+0xa2>
 800ab1a:	2a25      	cmp	r2, #37	; 0x25
 800ab1c:	d1f9      	bne.n	800ab12 <_vfiprintf_r+0x96>
 800ab1e:	ebba 0b04 	subs.w	fp, sl, r4
 800ab22:	d00b      	beq.n	800ab3c <_vfiprintf_r+0xc0>
 800ab24:	465b      	mov	r3, fp
 800ab26:	4622      	mov	r2, r4
 800ab28:	4629      	mov	r1, r5
 800ab2a:	4630      	mov	r0, r6
 800ab2c:	f7ff ff93 	bl	800aa56 <__sfputs_r>
 800ab30:	3001      	adds	r0, #1
 800ab32:	f000 80aa 	beq.w	800ac8a <_vfiprintf_r+0x20e>
 800ab36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab38:	445a      	add	r2, fp
 800ab3a:	9209      	str	r2, [sp, #36]	; 0x24
 800ab3c:	f89a 3000 	ldrb.w	r3, [sl]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	f000 80a2 	beq.w	800ac8a <_vfiprintf_r+0x20e>
 800ab46:	2300      	movs	r3, #0
 800ab48:	f04f 32ff 	mov.w	r2, #4294967295
 800ab4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab50:	f10a 0a01 	add.w	sl, sl, #1
 800ab54:	9304      	str	r3, [sp, #16]
 800ab56:	9307      	str	r3, [sp, #28]
 800ab58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ab5c:	931a      	str	r3, [sp, #104]	; 0x68
 800ab5e:	4654      	mov	r4, sl
 800ab60:	2205      	movs	r2, #5
 800ab62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab66:	4858      	ldr	r0, [pc, #352]	; (800acc8 <_vfiprintf_r+0x24c>)
 800ab68:	f7f5 fb3a 	bl	80001e0 <memchr>
 800ab6c:	9a04      	ldr	r2, [sp, #16]
 800ab6e:	b9d8      	cbnz	r0, 800aba8 <_vfiprintf_r+0x12c>
 800ab70:	06d1      	lsls	r1, r2, #27
 800ab72:	bf44      	itt	mi
 800ab74:	2320      	movmi	r3, #32
 800ab76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab7a:	0713      	lsls	r3, r2, #28
 800ab7c:	bf44      	itt	mi
 800ab7e:	232b      	movmi	r3, #43	; 0x2b
 800ab80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab84:	f89a 3000 	ldrb.w	r3, [sl]
 800ab88:	2b2a      	cmp	r3, #42	; 0x2a
 800ab8a:	d015      	beq.n	800abb8 <_vfiprintf_r+0x13c>
 800ab8c:	9a07      	ldr	r2, [sp, #28]
 800ab8e:	4654      	mov	r4, sl
 800ab90:	2000      	movs	r0, #0
 800ab92:	f04f 0c0a 	mov.w	ip, #10
 800ab96:	4621      	mov	r1, r4
 800ab98:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab9c:	3b30      	subs	r3, #48	; 0x30
 800ab9e:	2b09      	cmp	r3, #9
 800aba0:	d94e      	bls.n	800ac40 <_vfiprintf_r+0x1c4>
 800aba2:	b1b0      	cbz	r0, 800abd2 <_vfiprintf_r+0x156>
 800aba4:	9207      	str	r2, [sp, #28]
 800aba6:	e014      	b.n	800abd2 <_vfiprintf_r+0x156>
 800aba8:	eba0 0308 	sub.w	r3, r0, r8
 800abac:	fa09 f303 	lsl.w	r3, r9, r3
 800abb0:	4313      	orrs	r3, r2
 800abb2:	9304      	str	r3, [sp, #16]
 800abb4:	46a2      	mov	sl, r4
 800abb6:	e7d2      	b.n	800ab5e <_vfiprintf_r+0xe2>
 800abb8:	9b03      	ldr	r3, [sp, #12]
 800abba:	1d19      	adds	r1, r3, #4
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	9103      	str	r1, [sp, #12]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	bfbb      	ittet	lt
 800abc4:	425b      	neglt	r3, r3
 800abc6:	f042 0202 	orrlt.w	r2, r2, #2
 800abca:	9307      	strge	r3, [sp, #28]
 800abcc:	9307      	strlt	r3, [sp, #28]
 800abce:	bfb8      	it	lt
 800abd0:	9204      	strlt	r2, [sp, #16]
 800abd2:	7823      	ldrb	r3, [r4, #0]
 800abd4:	2b2e      	cmp	r3, #46	; 0x2e
 800abd6:	d10c      	bne.n	800abf2 <_vfiprintf_r+0x176>
 800abd8:	7863      	ldrb	r3, [r4, #1]
 800abda:	2b2a      	cmp	r3, #42	; 0x2a
 800abdc:	d135      	bne.n	800ac4a <_vfiprintf_r+0x1ce>
 800abde:	9b03      	ldr	r3, [sp, #12]
 800abe0:	1d1a      	adds	r2, r3, #4
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	9203      	str	r2, [sp, #12]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	bfb8      	it	lt
 800abea:	f04f 33ff 	movlt.w	r3, #4294967295
 800abee:	3402      	adds	r4, #2
 800abf0:	9305      	str	r3, [sp, #20]
 800abf2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800acd8 <_vfiprintf_r+0x25c>
 800abf6:	7821      	ldrb	r1, [r4, #0]
 800abf8:	2203      	movs	r2, #3
 800abfa:	4650      	mov	r0, sl
 800abfc:	f7f5 faf0 	bl	80001e0 <memchr>
 800ac00:	b140      	cbz	r0, 800ac14 <_vfiprintf_r+0x198>
 800ac02:	2340      	movs	r3, #64	; 0x40
 800ac04:	eba0 000a 	sub.w	r0, r0, sl
 800ac08:	fa03 f000 	lsl.w	r0, r3, r0
 800ac0c:	9b04      	ldr	r3, [sp, #16]
 800ac0e:	4303      	orrs	r3, r0
 800ac10:	3401      	adds	r4, #1
 800ac12:	9304      	str	r3, [sp, #16]
 800ac14:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac18:	482c      	ldr	r0, [pc, #176]	; (800accc <_vfiprintf_r+0x250>)
 800ac1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ac1e:	2206      	movs	r2, #6
 800ac20:	f7f5 fade 	bl	80001e0 <memchr>
 800ac24:	2800      	cmp	r0, #0
 800ac26:	d03f      	beq.n	800aca8 <_vfiprintf_r+0x22c>
 800ac28:	4b29      	ldr	r3, [pc, #164]	; (800acd0 <_vfiprintf_r+0x254>)
 800ac2a:	bb1b      	cbnz	r3, 800ac74 <_vfiprintf_r+0x1f8>
 800ac2c:	9b03      	ldr	r3, [sp, #12]
 800ac2e:	3307      	adds	r3, #7
 800ac30:	f023 0307 	bic.w	r3, r3, #7
 800ac34:	3308      	adds	r3, #8
 800ac36:	9303      	str	r3, [sp, #12]
 800ac38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac3a:	443b      	add	r3, r7
 800ac3c:	9309      	str	r3, [sp, #36]	; 0x24
 800ac3e:	e767      	b.n	800ab10 <_vfiprintf_r+0x94>
 800ac40:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac44:	460c      	mov	r4, r1
 800ac46:	2001      	movs	r0, #1
 800ac48:	e7a5      	b.n	800ab96 <_vfiprintf_r+0x11a>
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	3401      	adds	r4, #1
 800ac4e:	9305      	str	r3, [sp, #20]
 800ac50:	4619      	mov	r1, r3
 800ac52:	f04f 0c0a 	mov.w	ip, #10
 800ac56:	4620      	mov	r0, r4
 800ac58:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac5c:	3a30      	subs	r2, #48	; 0x30
 800ac5e:	2a09      	cmp	r2, #9
 800ac60:	d903      	bls.n	800ac6a <_vfiprintf_r+0x1ee>
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d0c5      	beq.n	800abf2 <_vfiprintf_r+0x176>
 800ac66:	9105      	str	r1, [sp, #20]
 800ac68:	e7c3      	b.n	800abf2 <_vfiprintf_r+0x176>
 800ac6a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac6e:	4604      	mov	r4, r0
 800ac70:	2301      	movs	r3, #1
 800ac72:	e7f0      	b.n	800ac56 <_vfiprintf_r+0x1da>
 800ac74:	ab03      	add	r3, sp, #12
 800ac76:	9300      	str	r3, [sp, #0]
 800ac78:	462a      	mov	r2, r5
 800ac7a:	4b16      	ldr	r3, [pc, #88]	; (800acd4 <_vfiprintf_r+0x258>)
 800ac7c:	a904      	add	r1, sp, #16
 800ac7e:	4630      	mov	r0, r6
 800ac80:	f7fd fc0a 	bl	8008498 <_printf_float>
 800ac84:	4607      	mov	r7, r0
 800ac86:	1c78      	adds	r0, r7, #1
 800ac88:	d1d6      	bne.n	800ac38 <_vfiprintf_r+0x1bc>
 800ac8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac8c:	07d9      	lsls	r1, r3, #31
 800ac8e:	d405      	bmi.n	800ac9c <_vfiprintf_r+0x220>
 800ac90:	89ab      	ldrh	r3, [r5, #12]
 800ac92:	059a      	lsls	r2, r3, #22
 800ac94:	d402      	bmi.n	800ac9c <_vfiprintf_r+0x220>
 800ac96:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac98:	f7fd fab2 	bl	8008200 <__retarget_lock_release_recursive>
 800ac9c:	89ab      	ldrh	r3, [r5, #12]
 800ac9e:	065b      	lsls	r3, r3, #25
 800aca0:	f53f af12 	bmi.w	800aac8 <_vfiprintf_r+0x4c>
 800aca4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aca6:	e711      	b.n	800aacc <_vfiprintf_r+0x50>
 800aca8:	ab03      	add	r3, sp, #12
 800acaa:	9300      	str	r3, [sp, #0]
 800acac:	462a      	mov	r2, r5
 800acae:	4b09      	ldr	r3, [pc, #36]	; (800acd4 <_vfiprintf_r+0x258>)
 800acb0:	a904      	add	r1, sp, #16
 800acb2:	4630      	mov	r0, r6
 800acb4:	f7fd fe94 	bl	80089e0 <_printf_i>
 800acb8:	e7e4      	b.n	800ac84 <_vfiprintf_r+0x208>
 800acba:	bf00      	nop
 800acbc:	0800b004 	.word	0x0800b004
 800acc0:	0800b024 	.word	0x0800b024
 800acc4:	0800afe4 	.word	0x0800afe4
 800acc8:	0800b2a4 	.word	0x0800b2a4
 800accc:	0800b2ae 	.word	0x0800b2ae
 800acd0:	08008499 	.word	0x08008499
 800acd4:	0800aa57 	.word	0x0800aa57
 800acd8:	0800b2aa 	.word	0x0800b2aa

0800acdc <_read_r>:
 800acdc:	b538      	push	{r3, r4, r5, lr}
 800acde:	4d07      	ldr	r5, [pc, #28]	; (800acfc <_read_r+0x20>)
 800ace0:	4604      	mov	r4, r0
 800ace2:	4608      	mov	r0, r1
 800ace4:	4611      	mov	r1, r2
 800ace6:	2200      	movs	r2, #0
 800ace8:	602a      	str	r2, [r5, #0]
 800acea:	461a      	mov	r2, r3
 800acec:	f7f6 fe0a 	bl	8001904 <_read>
 800acf0:	1c43      	adds	r3, r0, #1
 800acf2:	d102      	bne.n	800acfa <_read_r+0x1e>
 800acf4:	682b      	ldr	r3, [r5, #0]
 800acf6:	b103      	cbz	r3, 800acfa <_read_r+0x1e>
 800acf8:	6023      	str	r3, [r4, #0]
 800acfa:	bd38      	pop	{r3, r4, r5, pc}
 800acfc:	20001c10 	.word	0x20001c10

0800ad00 <abort>:
 800ad00:	b508      	push	{r3, lr}
 800ad02:	2006      	movs	r0, #6
 800ad04:	f000 f8aa 	bl	800ae5c <raise>
 800ad08:	2001      	movs	r0, #1
 800ad0a:	f7f6 fdf1 	bl	80018f0 <_exit>
	...

0800ad10 <_fstat_r>:
 800ad10:	b538      	push	{r3, r4, r5, lr}
 800ad12:	4d07      	ldr	r5, [pc, #28]	; (800ad30 <_fstat_r+0x20>)
 800ad14:	2300      	movs	r3, #0
 800ad16:	4604      	mov	r4, r0
 800ad18:	4608      	mov	r0, r1
 800ad1a:	4611      	mov	r1, r2
 800ad1c:	602b      	str	r3, [r5, #0]
 800ad1e:	f7f6 fe36 	bl	800198e <_fstat>
 800ad22:	1c43      	adds	r3, r0, #1
 800ad24:	d102      	bne.n	800ad2c <_fstat_r+0x1c>
 800ad26:	682b      	ldr	r3, [r5, #0]
 800ad28:	b103      	cbz	r3, 800ad2c <_fstat_r+0x1c>
 800ad2a:	6023      	str	r3, [r4, #0]
 800ad2c:	bd38      	pop	{r3, r4, r5, pc}
 800ad2e:	bf00      	nop
 800ad30:	20001c10 	.word	0x20001c10

0800ad34 <_isatty_r>:
 800ad34:	b538      	push	{r3, r4, r5, lr}
 800ad36:	4d06      	ldr	r5, [pc, #24]	; (800ad50 <_isatty_r+0x1c>)
 800ad38:	2300      	movs	r3, #0
 800ad3a:	4604      	mov	r4, r0
 800ad3c:	4608      	mov	r0, r1
 800ad3e:	602b      	str	r3, [r5, #0]
 800ad40:	f7f6 fe35 	bl	80019ae <_isatty>
 800ad44:	1c43      	adds	r3, r0, #1
 800ad46:	d102      	bne.n	800ad4e <_isatty_r+0x1a>
 800ad48:	682b      	ldr	r3, [r5, #0]
 800ad4a:	b103      	cbz	r3, 800ad4e <_isatty_r+0x1a>
 800ad4c:	6023      	str	r3, [r4, #0]
 800ad4e:	bd38      	pop	{r3, r4, r5, pc}
 800ad50:	20001c10 	.word	0x20001c10

0800ad54 <__ascii_mbtowc>:
 800ad54:	b082      	sub	sp, #8
 800ad56:	b901      	cbnz	r1, 800ad5a <__ascii_mbtowc+0x6>
 800ad58:	a901      	add	r1, sp, #4
 800ad5a:	b142      	cbz	r2, 800ad6e <__ascii_mbtowc+0x1a>
 800ad5c:	b14b      	cbz	r3, 800ad72 <__ascii_mbtowc+0x1e>
 800ad5e:	7813      	ldrb	r3, [r2, #0]
 800ad60:	600b      	str	r3, [r1, #0]
 800ad62:	7812      	ldrb	r2, [r2, #0]
 800ad64:	1e10      	subs	r0, r2, #0
 800ad66:	bf18      	it	ne
 800ad68:	2001      	movne	r0, #1
 800ad6a:	b002      	add	sp, #8
 800ad6c:	4770      	bx	lr
 800ad6e:	4610      	mov	r0, r2
 800ad70:	e7fb      	b.n	800ad6a <__ascii_mbtowc+0x16>
 800ad72:	f06f 0001 	mvn.w	r0, #1
 800ad76:	e7f8      	b.n	800ad6a <__ascii_mbtowc+0x16>

0800ad78 <memmove>:
 800ad78:	4288      	cmp	r0, r1
 800ad7a:	b510      	push	{r4, lr}
 800ad7c:	eb01 0402 	add.w	r4, r1, r2
 800ad80:	d902      	bls.n	800ad88 <memmove+0x10>
 800ad82:	4284      	cmp	r4, r0
 800ad84:	4623      	mov	r3, r4
 800ad86:	d807      	bhi.n	800ad98 <memmove+0x20>
 800ad88:	1e43      	subs	r3, r0, #1
 800ad8a:	42a1      	cmp	r1, r4
 800ad8c:	d008      	beq.n	800ada0 <memmove+0x28>
 800ad8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad92:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad96:	e7f8      	b.n	800ad8a <memmove+0x12>
 800ad98:	4402      	add	r2, r0
 800ad9a:	4601      	mov	r1, r0
 800ad9c:	428a      	cmp	r2, r1
 800ad9e:	d100      	bne.n	800ada2 <memmove+0x2a>
 800ada0:	bd10      	pop	{r4, pc}
 800ada2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ada6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800adaa:	e7f7      	b.n	800ad9c <memmove+0x24>

0800adac <_realloc_r>:
 800adac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adb0:	4680      	mov	r8, r0
 800adb2:	4614      	mov	r4, r2
 800adb4:	460e      	mov	r6, r1
 800adb6:	b921      	cbnz	r1, 800adc2 <_realloc_r+0x16>
 800adb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800adbc:	4611      	mov	r1, r2
 800adbe:	f7fd ba57 	b.w	8008270 <_malloc_r>
 800adc2:	b92a      	cbnz	r2, 800add0 <_realloc_r+0x24>
 800adc4:	f7ff fc88 	bl	800a6d8 <_free_r>
 800adc8:	4625      	mov	r5, r4
 800adca:	4628      	mov	r0, r5
 800adcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800add0:	f000 f86d 	bl	800aeae <_malloc_usable_size_r>
 800add4:	4284      	cmp	r4, r0
 800add6:	4607      	mov	r7, r0
 800add8:	d802      	bhi.n	800ade0 <_realloc_r+0x34>
 800adda:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800adde:	d812      	bhi.n	800ae06 <_realloc_r+0x5a>
 800ade0:	4621      	mov	r1, r4
 800ade2:	4640      	mov	r0, r8
 800ade4:	f7fd fa44 	bl	8008270 <_malloc_r>
 800ade8:	4605      	mov	r5, r0
 800adea:	2800      	cmp	r0, #0
 800adec:	d0ed      	beq.n	800adca <_realloc_r+0x1e>
 800adee:	42bc      	cmp	r4, r7
 800adf0:	4622      	mov	r2, r4
 800adf2:	4631      	mov	r1, r6
 800adf4:	bf28      	it	cs
 800adf6:	463a      	movcs	r2, r7
 800adf8:	f7fd fa03 	bl	8008202 <memcpy>
 800adfc:	4631      	mov	r1, r6
 800adfe:	4640      	mov	r0, r8
 800ae00:	f7ff fc6a 	bl	800a6d8 <_free_r>
 800ae04:	e7e1      	b.n	800adca <_realloc_r+0x1e>
 800ae06:	4635      	mov	r5, r6
 800ae08:	e7df      	b.n	800adca <_realloc_r+0x1e>

0800ae0a <_raise_r>:
 800ae0a:	291f      	cmp	r1, #31
 800ae0c:	b538      	push	{r3, r4, r5, lr}
 800ae0e:	4604      	mov	r4, r0
 800ae10:	460d      	mov	r5, r1
 800ae12:	d904      	bls.n	800ae1e <_raise_r+0x14>
 800ae14:	2316      	movs	r3, #22
 800ae16:	6003      	str	r3, [r0, #0]
 800ae18:	f04f 30ff 	mov.w	r0, #4294967295
 800ae1c:	bd38      	pop	{r3, r4, r5, pc}
 800ae1e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ae20:	b112      	cbz	r2, 800ae28 <_raise_r+0x1e>
 800ae22:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ae26:	b94b      	cbnz	r3, 800ae3c <_raise_r+0x32>
 800ae28:	4620      	mov	r0, r4
 800ae2a:	f000 f831 	bl	800ae90 <_getpid_r>
 800ae2e:	462a      	mov	r2, r5
 800ae30:	4601      	mov	r1, r0
 800ae32:	4620      	mov	r0, r4
 800ae34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae38:	f000 b818 	b.w	800ae6c <_kill_r>
 800ae3c:	2b01      	cmp	r3, #1
 800ae3e:	d00a      	beq.n	800ae56 <_raise_r+0x4c>
 800ae40:	1c59      	adds	r1, r3, #1
 800ae42:	d103      	bne.n	800ae4c <_raise_r+0x42>
 800ae44:	2316      	movs	r3, #22
 800ae46:	6003      	str	r3, [r0, #0]
 800ae48:	2001      	movs	r0, #1
 800ae4a:	e7e7      	b.n	800ae1c <_raise_r+0x12>
 800ae4c:	2400      	movs	r4, #0
 800ae4e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ae52:	4628      	mov	r0, r5
 800ae54:	4798      	blx	r3
 800ae56:	2000      	movs	r0, #0
 800ae58:	e7e0      	b.n	800ae1c <_raise_r+0x12>
	...

0800ae5c <raise>:
 800ae5c:	4b02      	ldr	r3, [pc, #8]	; (800ae68 <raise+0xc>)
 800ae5e:	4601      	mov	r1, r0
 800ae60:	6818      	ldr	r0, [r3, #0]
 800ae62:	f7ff bfd2 	b.w	800ae0a <_raise_r>
 800ae66:	bf00      	nop
 800ae68:	200000d4 	.word	0x200000d4

0800ae6c <_kill_r>:
 800ae6c:	b538      	push	{r3, r4, r5, lr}
 800ae6e:	4d07      	ldr	r5, [pc, #28]	; (800ae8c <_kill_r+0x20>)
 800ae70:	2300      	movs	r3, #0
 800ae72:	4604      	mov	r4, r0
 800ae74:	4608      	mov	r0, r1
 800ae76:	4611      	mov	r1, r2
 800ae78:	602b      	str	r3, [r5, #0]
 800ae7a:	f7f6 fd29 	bl	80018d0 <_kill>
 800ae7e:	1c43      	adds	r3, r0, #1
 800ae80:	d102      	bne.n	800ae88 <_kill_r+0x1c>
 800ae82:	682b      	ldr	r3, [r5, #0]
 800ae84:	b103      	cbz	r3, 800ae88 <_kill_r+0x1c>
 800ae86:	6023      	str	r3, [r4, #0]
 800ae88:	bd38      	pop	{r3, r4, r5, pc}
 800ae8a:	bf00      	nop
 800ae8c:	20001c10 	.word	0x20001c10

0800ae90 <_getpid_r>:
 800ae90:	f7f6 bd16 	b.w	80018c0 <_getpid>

0800ae94 <__ascii_wctomb>:
 800ae94:	b149      	cbz	r1, 800aeaa <__ascii_wctomb+0x16>
 800ae96:	2aff      	cmp	r2, #255	; 0xff
 800ae98:	bf85      	ittet	hi
 800ae9a:	238a      	movhi	r3, #138	; 0x8a
 800ae9c:	6003      	strhi	r3, [r0, #0]
 800ae9e:	700a      	strbls	r2, [r1, #0]
 800aea0:	f04f 30ff 	movhi.w	r0, #4294967295
 800aea4:	bf98      	it	ls
 800aea6:	2001      	movls	r0, #1
 800aea8:	4770      	bx	lr
 800aeaa:	4608      	mov	r0, r1
 800aeac:	4770      	bx	lr

0800aeae <_malloc_usable_size_r>:
 800aeae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aeb2:	1f18      	subs	r0, r3, #4
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	bfbc      	itt	lt
 800aeb8:	580b      	ldrlt	r3, [r1, r0]
 800aeba:	18c0      	addlt	r0, r0, r3
 800aebc:	4770      	bx	lr
	...

0800aec0 <_init>:
 800aec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aec2:	bf00      	nop
 800aec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aec6:	bc08      	pop	{r3}
 800aec8:	469e      	mov	lr, r3
 800aeca:	4770      	bx	lr

0800aecc <_fini>:
 800aecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aece:	bf00      	nop
 800aed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aed2:	bc08      	pop	{r3}
 800aed4:	469e      	mov	lr, r3
 800aed6:	4770      	bx	lr
