sv work ../../../../../../rtl/verilog/axi4/core/mpsoc_axi4_spram.sv

sv work ../../../../../../bench/verilog/tests/core/axi4/mpsoc_spram_testbench.sv
