<profile>

<section name = "Vitis HLS Report for 'creat_mec_matrix'" level="0">
<item name = "Date">Wed Dec  8 16:04:59 2021
</item>
<item name = "Version">2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)</item>
<item name = "Project">creat_mec_matrix</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2224, 2224, 22.240 us, 22.240 us, 2225, 2225, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- XCL_WG_DIM_Z_XCL_WG_DIM_Y">2221, 2221, 231, 181, 1, 12, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 5008, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 79, 97030, 75220, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 1282, -</column>
<column name="Register">-, -, 4460, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">~0, 4, 22, 35, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 632, 1064, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 512, 580, 0</column>
<column name="mul_2ns_32s_32_1_1_U9">mul_2ns_32s_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U2">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U3">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U4">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U5">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U7">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U44">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U47">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U50">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U53">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U55">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U56">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U57">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U58">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U59">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U60">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U61">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U62">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U63">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U64">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U65">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U66">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U67">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U68">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U69">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U70">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U71">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_6ns_32_1_1_U1">mul_32s_6ns_32_1_1, 0, 1, 0, 20, 0</column>
<column name="mul_3ns_32s_32_1_1_U11">mul_3ns_32s_32_1_1, 0, 0, 0, 20, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U6">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U10">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U13">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U15">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U17">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U19">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U21">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U23">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U25">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U27">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U29">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U31">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U33">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U35">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U37">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U39">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U41">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U43">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U46">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U49">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="udiv_32ns_32ns_32_36_1_U52">udiv_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U8">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U12">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U14">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U16">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U18">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U20">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U22">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U24">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U26">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U28">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U30">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U32">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U34">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U36">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U38">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U40">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U42">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U45">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U48">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U51">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
<column name="urem_32ns_32ns_32_36_1_U54">urem_32ns_32ns_32_36_1, 0, 0, 2283, 1738, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln12_10_fu_845_p2">+, 0, 0, 39, 32, 4</column>
<column name="add_ln12_11_fu_850_p2">+, 0, 0, 39, 32, 4</column>
<column name="add_ln12_12_fu_855_p2">+, 0, 0, 39, 32, 4</column>
<column name="add_ln12_13_fu_860_p2">+, 0, 0, 39, 32, 4</column>
<column name="add_ln12_14_fu_865_p2">+, 0, 0, 39, 32, 4</column>
<column name="add_ln12_15_fu_870_p2">+, 0, 0, 39, 32, 5</column>
<column name="add_ln12_16_fu_875_p2">+, 0, 0, 39, 32, 5</column>
<column name="add_ln12_17_fu_880_p2">+, 0, 0, 39, 32, 5</column>
<column name="add_ln12_18_fu_885_p2">+, 0, 0, 39, 32, 5</column>
<column name="add_ln12_19_fu_890_p2">+, 0, 0, 39, 32, 5</column>
<column name="add_ln12_1_fu_800_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln12_2_fu_805_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln12_3_fu_810_p2">+, 0, 0, 39, 32, 3</column>
<column name="add_ln12_4_fu_815_p2">+, 0, 0, 39, 32, 3</column>
<column name="add_ln12_5_fu_820_p2">+, 0, 0, 39, 32, 3</column>
<column name="add_ln12_6_fu_825_p2">+, 0, 0, 39, 32, 3</column>
<column name="add_ln12_7_fu_830_p2">+, 0, 0, 39, 32, 4</column>
<column name="add_ln12_8_fu_835_p2">+, 0, 0, 39, 32, 4</column>
<column name="add_ln12_9_fu_840_p2">+, 0, 0, 39, 32, 4</column>
<column name="add_ln12_fu_795_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln15_10_fu_1334_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_11_fu_1623_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_12_fu_1350_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_13_fu_1354_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_14_fu_1749_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_15_fu_1406_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_16_fu_1410_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_17_fu_1862_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_18_fu_1426_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_19_fu_1430_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_1_fu_1213_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_20_fu_1898_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_21_fu_1446_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_22_fu_1450_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_23_fu_1934_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_24_fu_1466_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_25_fu_1470_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_26_fu_1970_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_27_fu_1522_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_28_fu_1526_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_29_fu_2006_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_2_fu_1231_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_30_fu_1542_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_31_fu_1546_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_32_fu_2042_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_33_fu_1562_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_34_fu_1566_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_35_fu_2078_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_36_fu_1582_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_37_fu_1586_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_38_fu_2114_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_39_fu_1602_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_3_fu_1274_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_40_fu_1606_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_41_fu_2150_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_42_fu_1658_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_43_fu_1662_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_44_fu_2186_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_45_fu_1678_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_46_fu_1682_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_47_fu_2222_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_48_fu_1698_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_49_fu_1702_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_4_fu_1278_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_50_fu_2258_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_51_fu_1718_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_52_fu_1722_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_53_fu_2294_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_54_fu_1774_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_55_fu_1778_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_56_fu_2330_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_57_fu_1794_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_58_fu_1798_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_59_fu_1816_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_5_fu_1371_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_60_fu_2355_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_61_fu_2359_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_62_fu_2377_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_6_fu_1302_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_7_fu_1306_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_8_fu_1497_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_9_fu_1330_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln15_fu_1209_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln16_1_fu_966_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln16_2_fu_930_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln16_fu_904_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln3_1_fu_785_p2">+, 0, 0, 39, 32, 32</column>
<column name="empty_33_fu_1025_p2">+, 0, 0, 32, 32, 32</column>
<column name="empty_34_fu_1042_p2">+, 0, 0, 71, 64, 64</column>
<column name="global_id_base_x_fu_748_p2">+, 0, 0, 39, 32, 32</column>
<column name="global_id_base_y_fu_736_p2">+, 0, 0, 32, 32, 32</column>
<column name="global_id_base_z_fu_712_p2">+, 0, 0, 39, 32, 32</column>
<column name="mul5_mid2_fu_957_p0">+, 0, 0, 39, 32, 32</column>
<column name="mul6_fu_995_p0">+, 0, 0, 39, 32, 32</column>
<column name="mul_ln3_1_fu_779_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_0_fu_1200_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_10_fu_1537_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_11_fu_1557_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_12_fu_1577_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_13_fu_1597_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_14_fu_1653_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_15_fu_1673_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_16_fu_1693_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_17_fu_1713_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_18_fu_1733_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_19_fu_1789_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_1_fu_1265_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_20_fu_1846_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_2_fu_1293_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_3_fu_1321_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_4_fu_1345_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_5_fu_1401_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_6_fu_1421_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_7_fu_1441_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_8_fu_1461_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp1_9_fu_1481_p0">+, 0, 0, 39, 32, 32</column>
<column name="tmp_fu_1020_p2">+, 0, 0, 32, 32, 32</column>
<column name="empty_28_fu_730_p2">-, 0, 0, 32, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage100_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage107_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage108_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage109_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage117_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage118_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage126_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage127_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage135_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage136_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage144_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage145_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage153_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage154_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage162_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage163_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage16_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage171_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage172_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage180_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage37_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage45_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage46_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage49_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage54_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage55_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage63_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage64_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage72_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage73_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage81_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage82_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage90_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage91_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage99_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state101_pp0_stage98_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state102_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state103_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln16_1_fu_916_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln16_fu_898_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="ap_block_pp0_stage44_11001">or, 0, 0, 2, 1, 1</column>
<column name="lid_1_mid2_fu_922_p3">select, 0, 0, 3, 1, 1</column>
<column name="p_mid2_v_v_fu_936_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">979, 185, 1, 185</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="gmem_ARADDR">111, 22, 64, 1408</column>
<column name="gmem_WDATA">111, 22, 32, 704</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_190">9, 2, 4, 8</column>
<column name="lid_1_fu_182">9, 2, 3, 6</column>
<column name="lid_2_fu_186">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln12_10_reg_2657">32, 0, 32, 0</column>
<column name="add_ln12_11_reg_2663">32, 0, 32, 0</column>
<column name="add_ln12_12_reg_2669">32, 0, 32, 0</column>
<column name="add_ln12_13_reg_2675">32, 0, 32, 0</column>
<column name="add_ln12_14_reg_2681">32, 0, 32, 0</column>
<column name="add_ln12_15_reg_2687">32, 0, 32, 0</column>
<column name="add_ln12_16_reg_2693">32, 0, 32, 0</column>
<column name="add_ln12_17_reg_2699">32, 0, 32, 0</column>
<column name="add_ln12_18_reg_2705">32, 0, 32, 0</column>
<column name="add_ln12_19_reg_2711">32, 0, 32, 0</column>
<column name="add_ln12_1_reg_2603">32, 0, 32, 0</column>
<column name="add_ln12_2_reg_2609">32, 0, 32, 0</column>
<column name="add_ln12_3_reg_2615">32, 0, 32, 0</column>
<column name="add_ln12_4_reg_2621">32, 0, 32, 0</column>
<column name="add_ln12_5_reg_2627">32, 0, 32, 0</column>
<column name="add_ln12_6_reg_2633">32, 0, 32, 0</column>
<column name="add_ln12_7_reg_2639">32, 0, 32, 0</column>
<column name="add_ln12_8_reg_2645">32, 0, 32, 0</column>
<column name="add_ln12_9_reg_2651">32, 0, 32, 0</column>
<column name="add_ln12_reg_2597">32, 0, 32, 0</column>
<column name="add_ln15_10_reg_2853">32, 0, 32, 0</column>
<column name="add_ln15_13_reg_2868">32, 0, 32, 0</column>
<column name="add_ln15_16_reg_2884">32, 0, 32, 0</column>
<column name="add_ln15_19_reg_2894">32, 0, 32, 0</column>
<column name="add_ln15_22_reg_2904">32, 0, 32, 0</column>
<column name="add_ln15_25_reg_2914">32, 0, 32, 0</column>
<column name="add_ln15_28_reg_2935">32, 0, 32, 0</column>
<column name="add_ln15_31_reg_2945">32, 0, 32, 0</column>
<column name="add_ln15_34_reg_2955">32, 0, 32, 0</column>
<column name="add_ln15_37_reg_2965">32, 0, 32, 0</column>
<column name="add_ln15_40_reg_2980">32, 0, 32, 0</column>
<column name="add_ln15_43_reg_2996">32, 0, 32, 0</column>
<column name="add_ln15_46_reg_3006">32, 0, 32, 0</column>
<column name="add_ln15_49_reg_3016">32, 0, 32, 0</column>
<column name="add_ln15_4_reg_2833">32, 0, 32, 0</column>
<column name="add_ln15_52_reg_3026">32, 0, 32, 0</column>
<column name="add_ln15_55_reg_3047">32, 0, 32, 0</column>
<column name="add_ln15_7_reg_2843">32, 0, 32, 0</column>
<column name="add_ln3_1_reg_2587">32, 0, 32, 0</column>
<column name="ap_CS_fsm">184, 0, 184, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="global_id_base_x_reg_2439">32, 0, 32, 0</column>
<column name="global_id_base_y_reg_2433">32, 0, 32, 0</column>
<column name="global_id_base_z_reg_2428">32, 0, 32, 0</column>
<column name="gmem_addr_10_read_reg_3183">32, 0, 32, 0</column>
<column name="gmem_addr_10_reg_3092">64, 0, 64, 0</column>
<column name="gmem_addr_11_read_reg_3188">32, 0, 32, 0</column>
<column name="gmem_addr_11_reg_3098">64, 0, 64, 0</column>
<column name="gmem_addr_12_read_reg_3193">32, 0, 32, 0</column>
<column name="gmem_addr_12_reg_3104">64, 0, 64, 0</column>
<column name="gmem_addr_13_read_reg_3198">32, 0, 32, 0</column>
<column name="gmem_addr_13_reg_3110">64, 0, 64, 0</column>
<column name="gmem_addr_14_read_reg_3203">32, 0, 32, 0</column>
<column name="gmem_addr_14_reg_3116">64, 0, 64, 0</column>
<column name="gmem_addr_15_read_reg_3208">32, 0, 32, 0</column>
<column name="gmem_addr_15_reg_3122">64, 0, 64, 0</column>
<column name="gmem_addr_16_read_reg_3213">32, 0, 32, 0</column>
<column name="gmem_addr_16_reg_3128">64, 0, 64, 0</column>
<column name="gmem_addr_17_read_reg_3218">32, 0, 32, 0</column>
<column name="gmem_addr_17_reg_3134">64, 0, 64, 0</column>
<column name="gmem_addr_18_read_reg_3223">32, 0, 32, 0</column>
<column name="gmem_addr_18_reg_3140">64, 0, 64, 0</column>
<column name="gmem_addr_19_read_reg_3228">32, 0, 32, 0</column>
<column name="gmem_addr_19_reg_3146">64, 0, 64, 0</column>
<column name="gmem_addr_1_read_reg_2863">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_2822">64, 0, 64, 0</column>
<column name="gmem_addr_20_read_reg_3233">32, 0, 32, 0</column>
<column name="gmem_addr_20_reg_3057">64, 0, 64, 0</column>
<column name="gmem_addr_21_read_reg_3238">32, 0, 32, 0</column>
<column name="gmem_addr_21_reg_3152">64, 0, 64, 0</column>
<column name="gmem_addr_2_read_reg_2919">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_2873">64, 0, 64, 0</column>
<column name="gmem_addr_3_read_reg_2975">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_2929">64, 0, 64, 0</column>
<column name="gmem_addr_4_read_reg_3031">32, 0, 32, 0</column>
<column name="gmem_addr_4_reg_2985">64, 0, 64, 0</column>
<column name="gmem_addr_5_read_reg_3158">32, 0, 32, 0</column>
<column name="gmem_addr_5_reg_3041">64, 0, 64, 0</column>
<column name="gmem_addr_6_read_reg_3163">32, 0, 32, 0</column>
<column name="gmem_addr_6_reg_3068">64, 0, 64, 0</column>
<column name="gmem_addr_7_read_reg_3168">32, 0, 32, 0</column>
<column name="gmem_addr_7_reg_3074">64, 0, 64, 0</column>
<column name="gmem_addr_8_read_reg_3173">32, 0, 32, 0</column>
<column name="gmem_addr_8_reg_3080">64, 0, 64, 0</column>
<column name="gmem_addr_9_read_reg_3178">32, 0, 32, 0</column>
<column name="gmem_addr_9_reg_3086">64, 0, 64, 0</column>
<column name="gmem_addr_reg_2791">64, 0, 64, 0</column>
<column name="icmp_ln16_reg_2717">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_190">4, 0, 4, 0</column>
<column name="lid_1_cast_reg_2756">3, 0, 32, 29</column>
<column name="lid_1_fu_182">3, 0, 3, 0</column>
<column name="lid_1_mid2_reg_2721">3, 0, 3, 0</column>
<column name="lid_2_fu_186">2, 0, 2, 0</column>
<column name="mul5_mid2_reg_2731">32, 0, 32, 0</column>
<column name="mul6_reg_2761">32, 0, 32, 0</column>
<column name="mul_ln3_2_reg_2592">32, 0, 32, 0</column>
<column name="mul_ln3_reg_2466">32, 0, 32, 0</column>
<column name="p_mid2_reg_2786">32, 0, 32, 0</column>
<column name="p_mid2_v_v_reg_2726">2, 0, 2, 0</column>
<column name="tmp1_0_reg_2817">32, 0, 32, 0</column>
<column name="tmp1_10_reg_2940">32, 0, 32, 0</column>
<column name="tmp1_11_reg_2950">32, 0, 32, 0</column>
<column name="tmp1_12_reg_2960">32, 0, 32, 0</column>
<column name="tmp1_13_reg_2970">32, 0, 32, 0</column>
<column name="tmp1_14_reg_2991">32, 0, 32, 0</column>
<column name="tmp1_15_reg_3001">32, 0, 32, 0</column>
<column name="tmp1_16_reg_3011">32, 0, 32, 0</column>
<column name="tmp1_17_reg_3021">32, 0, 32, 0</column>
<column name="tmp1_18_reg_3036">32, 0, 32, 0</column>
<column name="tmp1_19_reg_3052">32, 0, 32, 0</column>
<column name="tmp1_1_reg_2828">32, 0, 32, 0</column>
<column name="tmp1_20_reg_3063">32, 0, 32, 0</column>
<column name="tmp1_2_reg_2838">32, 0, 32, 0</column>
<column name="tmp1_3_reg_2848">32, 0, 32, 0</column>
<column name="tmp1_4_reg_2858">32, 0, 32, 0</column>
<column name="tmp1_5_reg_2879">32, 0, 32, 0</column>
<column name="tmp1_6_reg_2889">32, 0, 32, 0</column>
<column name="tmp1_7_reg_2899">32, 0, 32, 0</column>
<column name="tmp1_8_reg_2909">32, 0, 32, 0</column>
<column name="tmp1_9_reg_2924">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, creat_mec_matrix, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, creat_mec_matrix, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, creat_mec_matrix, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
