// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2021 MediaTek Inc.
 */

/dts-v1/;
#include <dt-bindings/clock/mt6895-clk.h>
#include <dt-bindings/iio/mt635x-auxadc.h>
#include <dt-bindings/clock/mt6895-clk.h>
#include <dt-bindings/power/mt6895-power.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/reset/ti-syscon.h>
#include <dt-bindings/soc/mediatek,boot-mode.h>
#include <dt-bindings/spmi/spmi.h>
#include <dt-bindings/pinctrl/mt6895-pinfunc.h>
#include <dt-bindings/memory/mt6895-larb-port.h>
#include <dt-bindings/iio/adc/mediatek,mt6375_auxadc.h>
#include <dt-bindings/iio/adc/mediatek,mt6375_adc.h>
#include <dt-bindings/mfd/mt6375.h>
#include <dt-bindings/power/mt6375-gauge.h>

/ {
	model = "MT6895";
	compatible = "mediatek,MT6895";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		i2c8 = &i2c8;
		i2c9 = &i2c9;
		ovl0 = &disp_ovl0;
		ovl3 = &disp_ovl0_2l;
		ovl4 = &disp_ovl1_2l;
		rdma0 = &disp_rdma0;
		wdma0 = &disp_wdma0;
		wdma1 = &disp_wdma1;
		dsi0 = &dsi0;
		rsz0 = &disp_rsz0;
		tdshp0 = &disp_tdshp0;
		color0 = &disp_color0;
		ccorr0 = &disp_ccorr0_0;
		ccorr1 = &disp_ccorr0_1;
		c3d0 = &disp_c3d0;
		aal0 = &disp_aal0;
		gamma0 = &disp_gamma0;
		dither0 = &disp_dither0;
		maal0 = &disp_mdp_aal0;
		postmask0 = &disp_postmask0;
		chist0 = &disp_chist0;
		chist1 = &disp_chist1;
		cm0 = &disp_cm0;
		spr0 = &disp_spr0;
	};

	clk_ao: clk_ao {
		compatible = "simple-bus";
	};

	clkitg: clkitg {
		compatible = "simple-bus";
	};

	clocks {
		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};
		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};
		clk13m: clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <13000000>;
		};
		ulposc: ulposc {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <260000000>;
		};
	};

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 root=/dev/ram \
			vmalloc=400M swiotlb=noforce \
			firmware_class.path=/vendor/firmware ";
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0000>;
			/* enable-method = "psci"; */
			performance-domains = <&performance 0>;
			clock-frequency = <1701000000>;
			capacity-dmips-mhz = <485>;
			#cooling-cells = <2>;
		};
#if 0
		cpu1: cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0100>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <1701000000>;
			capacity-dmips-mhz = <485>;
			#cooling-cells = <2>;
		};

		cpu2: cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0200>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <1701000000>;
			capacity-dmips-mhz = <485>;
			#cooling-cells = <2>;
		};

		cpu3: cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0300>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <1701000000>;
			capacity-dmips-mhz = <485>;
			#cooling-cells = <2>;
		};

		cpu4: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x0400>;
			enable-method = "psci";
			performance-domains = <&performance 1>;
			clock-frequency = <2171000000>;
			capacity-dmips-mhz = <943>;
			#cooling-cells = <2>;
		};

		cpu5: cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x0500>;
			enable-method = "psci";
			performance-domains = <&performance 1>;
			clock-frequency = <2171000000>;
			capacity-dmips-mhz = <943>;
			#cooling-cells = <2>;
		};

		cpu6: cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x0600>;
			enable-method = "psci";
			performance-domains = <&performance 1>;
			clock-frequency = <2171000000>;
			capacity-dmips-mhz = <943>;
			#cooling-cells = <2>;
		};

		cpu7: cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x0700>;
			enable-method = "psci";
			performance-domains = <&performance 2>;
			clock-frequency = <2171000000>;
			capacity-dmips-mhz = <943>;
			#cooling-cells = <2>;
		};
#endif
	};

	cpu-map {

		cluster0 {

			core0 {
				cpu = <&cpu0>;
			};
#if 0
			core1 {
				cpu = <&cpu1>;
			};

			core2 {
				cpu = <&cpu2>;
			};

			core3 {
				cpu = <&cpu3>;
			};

		};

		cluster1 {

			core0 {
				cpu = <&cpu4>;
			};

			core1 {
				cpu = <&cpu5>;
			};

			core2 {
				cpu = <&cpu6>;
			};

		};

		cluster2 {

			core0 {
				cpu = <&cpu7>;
			};
#endif
		};

	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	memory {
		device_type = "memory";
		reg = <0 0x40000000 0 0x3e605000>;
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;


		reserve-memory-mcupm_share {
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			status = "okay";
			size = <0 0x610000>; /* 6M + 64K */
			alignment = <0 0x10000>;
			alloc-ranges = <0 0x40000000 0 0x60000000>;
		};

		gps_mem: gps-reserve-memory {
			compatible = "mediatek,gps-reserve-memory";
			no-map;
			size = <0 0x100000>;
			alignment = <0 0x100000>;
			alloc-ranges = <0 0x40000000 0 0x80000000>;
		};
	};

	gic: interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c000000 0 0x40000>, // distributor
		      <0 0x0c040000 0 0x200000>; // redistributor
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-frequency = <13000000>;
	};

	mcupm: mcupm@c540000 {
		compatible = "mediatek,mcupm";
		reg = <0 0x0c540000 0 0x22000>,
		      <0 0x0c55fb00 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c562010 0 0x4>,
		      <0 0x0c55fba0 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c55fc40 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c55fce0 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c55fd80 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c55fe20 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c55fec0 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c55ff60 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>;
		reg-names = "mcupm_base",
			    "mbox0_base",
			    "mbox0_set",
			    "mbox0_clr",
			    "mbox0_send",
			    "mbox0_recv",
			    "mbox1_base",
			    "mbox1_set",
			    "mbox1_clr",
			    "mbox1_send",
			    "mbox1_recv",
			    "mbox2_base",
			    "mbox2_set",
			    "mbox2_clr",
			    "mbox2_send",
			    "mbox2_recv",
			    "mbox3_base",
			    "mbox3_set",
			    "mbox3_clr",
			    "mbox3_send",
			    "mbox3_recv",
			    "mbox4_base",
			    "mbox4_set",
			    "mbox4_clr",
			    "mbox4_send",
			    "mbox4_recv",
			    "mbox5_base",
			    "mbox5_set",
			    "mbox5_clr",
			    "mbox5_send",
			    "mbox5_recv",
			    "mbox6_base",
			    "mbox6_set",
			    "mbox6_clr",
			    "mbox6_send",
			    "mbox6_recv",
			    "mbox7_base",
			    "mbox7_set",
			    "mbox7_clr",
			    "mbox7_send",
			    "mbox7_recv";
		interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4",
				  "mbox5",
				  "mbox6",
				  "mbox7";
	};

	spmi: spmi@1c804000 {
		compatible = "mediatek,mt6895-spmi";
		reg = <0 0x1c804000 0 0x0008ff>,
		      <0 0x1c804000 0 0x000500>,
		      <0 0x1c801000 0 0x000100>;
		reg-names = "pmif", "pmifmpu", "spmimst";
		interrupt-parent = <&pio>;
		interrupts = <243 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "rcs_irq";
		interrupt-controller;
		#interrupt-cells = <1>;
		irq_event_en = <0xe 0x0 0x0 0x0 0x0>;
		clocks = <&vlp_cksys_clk CLK_VLP_CK_PWRAP_ULPOSC_SEL>,
			 <&vlp_cksys_clk CLK_VLP_CK_SPMI_M_MST_SEL>,
			 <&vlp_cksys_clk CLK_VLP_CK_SPMI_P_MST_SEL>;
		clock-names = "vlp_pmif_clk_mux",
			      "vlp_spmimst_m_clk_mux",
			      "vlp_spmimst_p_clk_mux";
		swinf_ch_start = <10>;
		ap_swinf_no = <2>;
		#address-cells = <2>;
		#size-cells = <0>;
	};

	ccu_rproc: ccu_rproc@1b080000 {
		compatible = "mediatek,ccu_rproc";
		reg = <0 0x1b080000 0 0x9000>;
		interrupts = <GIC_SPI 478 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6895_POWER_DOMAIN_CAM_MAIN>;
#if 0
		mediatek,larbs = <&smi_larb19>;
#endif
		clocks =        <&topckgen_clk CLK_TOP_CCUSYS_SEL>,
				<&topckgen_clk CLK_TOP_CCU_AHB_SEL>,
				<&ccu_main_clk CLK_CCU_LARB19>,
				<&ccu_main_clk CLK_CCU_AHB>,
				<&ccu_main_clk CLK_CCUSYS_CCU0>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>;
		clock-names =   "CLK_TOP_CCUSYS_SEL",
				"CLK_TOP_CCU_AHB_SEL",
				"CLK_CCU_LARB",
				"CLK_CCU_AHB",
				"CLK_CCUSYS_CCU0",
				"CAM_LARB14",
				"CAM_MM1_GALS";
		mediatek,ccu_rproc1 = <&ccu_rproc1>;
#if 0
		dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
		iommus = <&disp_iommu M4U_LARB19_PORT1>,
			 <&disp_iommu M4U_LARB19_PORT0>;
		interconnects =
		<&mmqos SLAVE_LARB(31) &mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_LARB19_PORT1)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_LARB19_PORT0)
			&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"ccu_g",
			"ccu_o",
			"ccu_i";
#endif
		secured = "no";
		ccu_emiStatus = "no";
		ccu_sramSize = <0x00020000>;
		ccu_sramOffset = <0x00020000>;
		ccu_dramSize = <0x00400000>;
		ccu_dramAddr = <0x80000000>;
		ccu_emiRegion = <20>;
	};

	ccu_rproc1: ccu_rproc1 {
		compatible = "mediatek,ccu_rproc1";
#if 0
		dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
		iommus = <&disp_iommu M4U_LARB19_PORT3>,
			<&disp_iommu M4U_LARB19_PORT2>;
#endif
	};

	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges;

		performance: performance-controller@0011bc00 {
			compatible = "mediatek,cpufreq-hw";
			reg = <0 0x0011bc10 0 0x120>,
					<0 0x0011bd30 0 0x120>,
					<0 0x0011be50 0 0x120>;
			reg-names = "performance-domain0",
						"performance-domain1",
						"performance-domain2";
			#performance-domain-cells = <1>;
		};

		eas_info: eas_info {
			compatible = "mediatek,eas-info";
			csram-base = <0x0011bc00>;
			/* L, BL, B, CCI */
			offs-thermal-limit = <0x1208 0x120c 0x1210 0x1214>;
			offs-cap = <0xfa0>;
		};

		lkg: lkg@00114400 {
			compatible = "mediatek,mtk-lkg";
			reg = <0 0x00114400 0 0xc00>;
		};

		cpu_mcucfg: mcusys_ao_cfg@0c530000 {
			reg = <0 0x0c530000 0 0x10000>; /* 64KB */
		};

		cpu_pll: mcusys_pll1u_top@1000c000 {
			reg = <0 0x1000c000 0 0x1000>; /* 4KB */
		};

		cpuhvfs: cpuhvfs@00114400 {
			compatible = "mediatek,cpufreq-hybrid";
			reg = <0 0x00114400 0 0xc00>,
				<0 0x0011bc00 0 0x1400>;
			reg-names = "USRAM", "CSRAM";
			cslog-range = <0x03d0>, <0x0fa0>;
			tbl-off = <4>, <76>, <148>, <220>;

			/* pll mcucfg */
			mcucfg-ver = <0>;
			apmixedsys = <&cpu_pll>;
			clk-div-base = <&cpu_mcucfg>;
			pll-con = <0x20c>, <0x21c>, <0x22c>, <0x23c>;
			clk-div = <0xa2a0>, <0xa2a4>, <0xa2a8>, <0xa2e0>;

			/* regulator */
			/* proc1-supply = <&mt6319_2_vbuck3>; //L */
			/* proc2-supply = <&mt6319_2_vbuck1>; //BL */
			/* proc3-supply = <&mt6319_1_vbuck1>; //B */
			/* proc4-supply = <&mt6319_2_vbuck3>; //DSU */
		};

		cqdma: cq_dma@10212000 {
			compatible = "mediatek,cqdma";
			reg = <0 0x10212000 0 0x1000>,
				<0 0x10212100 0 0x1000>,
				<0 0x10212200 0 0x1000>,
				<0 0x10212300 0 0x1000>;
			interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-channels = <4>;
			dma-channel-mask = <63>;
			status = "disabled";
		};

		apdma: dma-controller@11300800 {
			compatible = "mediatek,mt6779-uart-dma";
			reg = <0 0x11300800 0 0x80>,
				  <0 0x11300880 0 0x80>,
				  <0 0x11300900 0 0x80>,
				  <0 0x11300980 0 0x80>;
			interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH 0>,
					 <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH 0>,
					 <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH 0>,
					 <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&pericfg_ao_clk CLK_PERAOP_1_DMA_BCLK>;
			clock-names = "apdma";
			dma-requests = <4>;
			#dma-cells = <1>;
		};

		apuart0: serial@11001000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11001000 0 0x1000>;
			interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH 0>;
			dmas = <&apdma 0
					&apdma 1>;
			dma-names = "tx", "rx";
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_0_UART0>;
			clock-names = "baud", "bus";
		};

		apuart1: serial@11002000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11002000 0 0x1000>;
			interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH 0>;
			dmas = <&apdma 2
					&apdma 3>;
			dma-names = "tx", "rx";
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_0_UART1>;
			clock-names = "baud", "bus";
		};

		topckgen_clk: syscon@10000000 {
			compatible = "mediatek,mt6895-topckgen", "syscon";
			reg = <0 0x10000000 0 0x1000>;
			#clock-cells = <1>;
		};

		infracfg_ao_clk: syscon@10001000 {
			compatible = "mediatek,mt6895-infracfg_ao", "syscon";
			reg = <0 0x10001000 0 0x1000>;
			#clock-cells = <1>;
		};

		infracfg_ao_mem@10002000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0 0x10002000 0 0x1000>;
		};

		pericfg@10003000 {
			compatible = "mediatek,pericfg";
			reg = <0 0x10003000 0 0x1000>;
		};

		gpio: gpio@10005000 {
			compatible = "mediatek,gpio";
			reg = <0 0x10005000 0 0x1000>;
		};

		apmixedsys_clk: syscon@1000c000 {
			compatible = "mediatek,mt6895-apmixedsys", "syscon";
			reg = <0 0x1000C000 0 0x1000>;
			#clock-cells = <1>;
		};

		dpmaif:dpmaif@10014000 {
			compatible = "mediatek,dpmaif";
			reg = <0 0x10014000 0 0x1000>, /*AO_UL*/
			      <0 0x1022d000 0 0x1000>, /*PD_UL*/
			      <0 0x1022c000 0 0x1000>, /*PD_MD_MISC*/
			      <0 0x1022e000 0 0x1000>; /*SRAM*/
			/* rxq0 irq: 160 256 288 */
			interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 760 IRQ_TYPE_LEVEL_HIGH 0>; /* new rxq1 irq: 664 760 792 */
			mediatek,dpmaif_ver = <3>;
			mediatek,dpmaif_cap = <0x00000004>;
//
//			clocks = <&infracfg_ao_clk CLK_IFRAO_DPMAIF_MAIN>,
//				 <&infracfg_ao_clk CLK_IFRAO_CLDMA_BCLK>,
//				 <&infracfg_ao_clk CLK_IFRAO_RG_MMW_DPMAIF26M_CK>;
//			clock-names = "infra-dpmaif-clk",
//				    "infra-dpmaif-blk-clk",
//				    "infra-dpmaif-rg-mmw-clk";
		};

		ccifdriver:ccifdriver@10209000 {
			compatible = "mediatek,ccci_ccif";
			reg = <0 0x10209000 0 0x1000>, /*AP_CCIF_BASE*/
			      <0 0x1020a000 0 0x1000>; /*MD_CCIF_BASE*/
			mediatek,sram_size = <512>;
			/* DTS/GIC_ID: CCIF0 241/273; CCIF0 242/274 */
			interrupts = <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 242 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&infracfg_ao_clk CLK_INFRACFG_AO_CCIF_AP_CG>,
//				 <&infracfg_ao_clk CLK_INFRACFG_AO_CCIF_MD_CG>,
//				 <&infracfg_ao_clk CLK_INFRACFG_AO_CCIF1_AP_CG>,
//				 <&infracfg_ao_clk CLK_INFRACFG_AO_CCIF1_MD_CG>,
//				 <&infracfg_ao_clk CLK_INFRACFG_AO_CCIF4_MD_CG>,
//				 <&infracfg_ao_clk CLK_INFRACFG_AO_CCIF5_MD_CG>;
//			clock-names = "infra-ccif-ap",
//				"infra-ccif-md",
//				"infra-ccif1-ap",
//				"infra-ccif1-md",
//				"infra-ccif4-md",
//				"infra-ccif5-md";
		};

		mddriver:mddriver {
			compatible = "mediatek,mddriver";
			/* bit0~3: CLDMA|CCIF|DPMAIF */
			mediatek,mdhif_type = <6>;
			mediatek,md_id = <0>;
			mediatek,ap_plat_info = <6895>;
			mediatek,md_generation = <6298>;
			/* 0x44: epon offset; */
			/* 0x06: once a value[1] exist, means in l2sram */
			/* value[1] not exist means in mddbgsys. the value(6) has no meaningful */
			mediatek,offset_epon_md1 = <0x44 0x06>;
			mediatek,cldma_capability = <14>;
			/* bit0~1: srcclkena|srclken_o1_on */
			mediatek,srclkena_setting = <0>;
			/* srclken_o1 set value |= 1<<21 */
			mediatek,srclken_o1 = <0>;
			reg = <0 0x0d124000 0 0x2000>; /* l2sram base address */
			/* DTS/GIC_ID: MDWDT 253/285/; CCIF0 241/273; CCIF0 242/274 */
			interrupts = <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 242 IRQ_TYPE_LEVEL_HIGH 0>;
//			power-domains = <&scpsys MT6895_POWER_DOMAIN_MD>;
//			ccci-infracfg = <&infracfg_ao_clk>;
//			ccci-topckgen = <&topckgen_clk>;
			/* ccci_spmsleep = <&sleep>; */
		};

		md_auxadc:md_auxadc {
			compatible = "mediatek,md_auxadc";
			/* io-channels = <&auxadc 2>; */
			io-channel-names = "md-channel",
				"md-battery";
		};

		ccci_scp:ccci_scp {
			compatible = "mediatek,ccci_md_scp";
//			clocks = <&infracfg_ao_clk CLK_INFRACFG_AO_CCIF2_AP_CG>,
//				 <&infracfg_ao_clk CLK_INFRACFG_AO_CCIF2_MD_CG>;
//			clock-names = "infra-ccif2-ap",
//				"infra-ccif2-md";
		};

		gpio_usage_mapping:gpio {
			compatible = "mediatek,gpio_usage_mapping";
		};
		radio_md_cfg:radio_md_cfg {
			compatible = "mediatek,radio_md_cfg";
		};

		pericfg_ao_clk: syscon@11036000 {
			compatible = "mediatek,mt6895-pericfg_ao", "syscon";
			reg = <0 0x11036000 0 0x1000>;
			#clock-cells = <1>;
		};

		ssusb_device_clk: syscon@11201000 {
			compatible = "mediatek,mt6895-ssusb_device", "syscon";
			reg = <0 0x11201000 0 0x1000>;
			#clock-cells = <1>;
		};

		ssusb_sifslv_ippc_clk: syscon@11203e00 {
			compatible = "mediatek,mt6895-ssusb_sifslv_ippc", "syscon";
			reg = <0 0x11203e00 0 0x1000>;
			#clock-cells = <1>;
		};

		ssusb_sifslv_ippc_p1_clk: syscon@11213e00 {
			compatible = "mediatek,mt6895-ssusb_sifslv_ippc_p1", "syscon";
			reg = <0 0x11213e00 0 0x1000>;
			#clock-cells = <1>;
		};

		imp_iic_wrap_c_clk: syscon@11282000 {
			compatible = "mediatek,mt6895-imp_iic_wrap_c", "syscon";
			reg = <0 0x11282000 0 0x1000>;
			#clock-cells = <1>;
		};

		ufs_ao_config_clk: syscon@112b8000 {
			compatible = "mediatek,mt6895-ufs_ao_config", "syscon";
			reg = <0 0x112b8000 0 0x1000>;
			#clock-cells = <1>;
		};

		ufs_pdn_cfg_clk: syscon@112bc000 {
			compatible = "mediatek,mt6895-ufs_pdn_cfg", "syscon";
			reg = <0 0x112bc000 0 0x1000>;
			#clock-cells = <1>;
		};

		imp_iic_wrap_s_clk: syscon@11d07000 {
			compatible = "mediatek,mt6895-imp_iic_wrap_s", "syscon";
			reg = <0 0x11D07000 0 0x1000>;
			#clock-cells = <1>;
		};

		imp_iic_wrap_w_clk: syscon@11f41000 {
			compatible = "mediatek,mt6895-imp_iic_wrap_w", "syscon";
			reg = <0 0x11F41000 0 0x1000>;
			#clock-cells = <1>;
		};

		iocfg_rm: iocfg_rm@11c20000 {
			compatible = "mediatek,iocfg_rm";
			reg = <0 0x11c20000 0 0x1000>;
		};

		iocfg_rt: iocfg_rt@11c30000 {
			compatible = "mediatek,iocfg_rt";
			reg = <0 0x11c30000 0 0x1000>;
		};

		iocfg_rmm: iocfg_rmm@11c40000 {
			compatible = "mediatek,iocfg_rmm";
			reg = <0 0x11c40000 0 0x1000>;
		};

		iocfg_bl: iocfg_bl@11d10000 {
			compatible = "mediatek,iocfg_bl";
			reg = <0 0x11d10000 0 0x1000>;
		};

		iocfg_bm: iocfg_bm@11d30000 {
			compatible = "mediatek,iocfg_bm";
			reg = <0 0x11d30000 0 0x1000>;
		};

		iocfg_br: iocfg_br@11d40000 {
			compatible = "mediatek,iocfg_br";
			reg = <0 0x11d40000 0 0x1000>;
		};

		iocfg_brr: iocfg_brr@11d50000 {
			compatible = "mediatek,iocfg_brr";
			reg = <0 0x11d50000 0 0x1000>;
		};

		iocfg_lb: iocfg_lb@11d60000 {
			compatible = "mediatek,iocfg_lb";
			reg = <0 0x11d60000 0 0x1000>;
		};

		iocfg_lm: iocfg_lm@11e10000 {
			compatible = "mediatek,iocfg_lm";
			reg = <0 0x11e10000 0 0x1000>;
		};

		iocfg_rtt: iocfg_rtt@11ea0000 {
			compatible = "mediatek,iocfg_rtt";
			reg = <0 0x11ea0000 0 0x1000>;
		};

		iocfg_tr: iocfg_tr@11eb0000 {
			compatible = "mediatek,iocfg_tr";
			reg = <0 0x11eb0000 0 0x1000>;
		};

		iocfg_tl: iocfg_tl@11f20000 {
			compatible = "mediatek,iocfg_tl";
			reg = <0 0x11f20000 0 0x1000>;
		};

		iocfg_lt: iocfg_lt@11f30000 {
			compatible = "mediatek,iocfg_lt";
			reg = <0 0x11f30000 0 0x1000>;
		};

		pio: pinctrl {
			compatible = "mediatek,mt6895-pinctrl";
			reg = <0 0x10005000 0 0x1000>,
			      <0 0x11c20000 0 0x1000>,
			      <0 0x11c30000 0 0x1000>,
			      <0 0x11c40000 0 0x1000>,
			      <0 0x11d10000 0 0x1000>,
			      <0 0x11d30000 0 0x1000>,
			      <0 0x11d40000 0 0x1000>,
			      <0 0x11d50000 0 0x1000>,
			      <0 0x11d60000 0 0x1000>,
			      <0 0x11e10000 0 0x1000>,
			      <0 0x11ea0000 0 0x1000>,
			      <0 0x11eb0000 0 0x1000>,
			      <0 0x11f20000 0 0x1000>,
			      <0 0x11f30000 0 0x1000>;
			reg-names = "gpio",
				    "iocfg_rm",
				    "iocfg_rt",
				    "iocfg_rmm",
				    "iocfg_bl",
				    "iocfg_bm",
				    "iocfg_br",
				    "iocfg_brr",
				    "iocfg_lb",
				    "iocfg_lm",
				    "iocfg_rtt",
				    "iocfg_tr",
				    "iocfg_tl",
				    "iocfg_lt";
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pio 0 0 227>;
		};

		toprgu@10007000 {
			compatible = "mediatek,toprgu";
			reg = <0 0x10007000 0 0x1000>;
		};

		apxgpt@10008000 {
			compatible = "mediatek,apxgpt";
			reg = <0 0x10008000 0 0x1000>;
		};

		sej@1000a000 {
			compatible = "mediatek,sej";
			reg = <0 0x1000a000 0 0x1000>;
		};

		apirq@1000b000 {
			compatible = "mediatek,apirq";
			reg = <0 0x1000b000 0 0x1000>;
		};

		fhctl: fhctl@1000ce00 {
			compatible = "mediatek,mt6895-fhctl";
			reg = <0 0x1000ce00 0 0x200>, //AP FHCTL base
			<0 0x1000c000 0 0xe00>, //APMIX base

			<0 0x13fa0100 0 0x030>, //GPU0 EN
			<0 0x13fa0000 0 0x100>, //GPU APMIX
			<0 0x13fa0900 0 0x030>,
			<0 0x13fa0800 0 0x100>,
			<0 0x13fa0d00 0 0x030>,
			<0 0x13fa0c00 0 0x100>;

			map0 {
				domain = "top";
				method = "fhctl-ap";
				armpll_ll {
					fh-id = <0>;
					pll-id = <999>;
				};
				armpll_bl {
					fh-id = <1>;
					pll-id = <999>;
				};
				armpll_b {
					fh-id = <2>;
					pll-id = <999>;
				};
				ccipll {
					fh-id = <3>;
					pll-id = <999>;
				};
				mpll {
					fh-id = <6>;
					pll-id = <999>;
				};
				mmpll {
					fh-id = <7>;
					pll-id = <999>;
				};
				mainpll {
					fh-id = <8>;
					pll-id = <999>;
				};
				msdcpll {
					fh-id = <9>;
					pll-id = <999>;
				};
				adsppll {
					fh-id = <10>;
					pll-id = <999>;
				};
				imgpll {
					fh-id = <11>;
					pll-id = <999>;
				};
				tvdpll {
					fh-id = <12>;
					pll-id = <999>;
				};
			};

			map5 {
				domain = "gpu0";
				method = "fhctl-ap";
				mfgpll {
					fh-id = <0>;
					pll-id = <999>;
				};
			};

			map7 {
				domain = "gpu2";
				method = "fhctl-ap";
				mfgpll2 {
					fh-id = <0>;
					pll-id = <999>;
				};
			};

			map8 {
				domain = "gpu3";
				method = "fhctl-ap";
				mfgscpll {
					fh-id = <0>;
					pll-id = <999>;
				};
			};
		};

		devapc_ao_infra_peri@1000e000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x1000e000 0 0x1000>;
		};

		sleep_reg_md@1000f000 {
			compatible = "mediatek,sleep_reg_md";
			reg = <0 0x1000f000 0 0x1000>;
		};

		gps: gps@18c00000 {
			compatible = "mediatek,mt6895-gps";
			reg = <0 0x18000000 0 0x100000>,
			      <0 0x18c00000 0 0x100000>,
			      <0 0x1c000000 0 0x4>,
			      <0 0x1c805028 0 0x4>,
			      <0 0x1c805030 0 0x4>;
			reg-names = "conn_infra_base", "conn_gps_base",
				"status_dummy_cr", "tia2_gps_on", "tia2_gps_rc_sel";
			interrupts = <GIC_SPI 528 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 529 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 530 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 531 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 532 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 533 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 534 IRQ_TYPE_LEVEL_HIGH 0>;
			memory-region = <&gps_mem>;
		};

		watchdog: watchdog@1c007000 {
			compatible = "mediatek,mt6895-wdt",
				      "mediatek,mt6589-wdt",
				      "syscon", "simple-mfd";
			reg = <0 0x1c007000 0 0x100>;
			reboot-mode {
				compatible = "syscon-reboot-mode";
				offset = <0x24>;
				mask = <0xf>;
				mode-charger = <BOOT_CHARGER>;
				mode-recovery = <BOOT_RECOVERY>;
				mode-bootloader = <BOOT_BOOTLOADER>;
				mode-dm-verity-dev-corrupt = <BOOT_DM_VERITY>;
				mode-kpoc = <BOOT_KPOC>;
				mode-ddr-reserve = <BOOT_DDR_RSVD>;
				mode-meta = <BOOT_META>;
				mode-rpmbpk = <BOOT_RPMBPK>;
			};
		};

		systimer: systimer@1c011000 {
			compatible = "mediatek,mt6895-timer",
				      "mediatek,mt6765-timer";
			reg = <0 0x1c011000 0 0x1000>;
			interrupts = <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk13m>;
		};

		keypad: kp@1c00e000 {
			compatible = "mediatek,kp";
			reg = <0 0x1c00e000 0 0x1000>;
			interrupts = <GIC_SPI 106 IRQ_TYPE_EDGE_RISING 0>;
			mediatek,key-debounce-ms = <1024>;
			mediatek,hw-map-num = <72>;
			mediatek,hw-init-map = <114 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0>;
			clocks = <&clk26m>;
			clock-names = "kpd";
		};

		topmisc@10011000 {
			compatible = "mediatek,topmisc";
			reg = <0 0x10011000 0 0x1000>;
		};

		mbist_ao@10013000 {
			compatible = "mediatek,mbist_ao";
			reg = <0 0x10013000 0 0x1000>;
		};

		apcldmain_ao@10014000 {
			compatible = "mediatek,apcldmain_ao";
			reg = <0 0x10014000 0 0x400>;
		};

		apcldmaout_ao@10014400 {
			compatible = "mediatek,apcldmaout_ao";
			reg = <0 0x10014400 0 0x400>;
		};

		apcldmamisc_ao@10014800 {
			compatible = "mediatek,apcldmamisc_ao";
			reg = <0 0x10014800 0 0x400>;
		};

		apcldmamisc_ao@10014c00 {
			compatible = "mediatek,apcldmamisc_ao";
			reg = <0 0x10014c00 0 0x400>;
		};

		devapc_mpu_ao@10015000 {
			compatible = "mediatek,devapc_mpu_ao";
			reg = <0 0x10015000 0 0x1000>;
		};

		aes_top0@10016000 {
			compatible = "mediatek,aes_top0";
			reg = <0 0x10016000 0 0x1000>;
		};

		modem_temp_share@10018000 {
			compatible = "mediatek,modem_temp_share";
			reg = <0 0x10018000 0 0x1000>;
		};

		devapc_ao_md@10019000 {
			compatible = "mediatek,devapc_ao_md";
			reg = <0 0x10019000 0 0x1000>;
		};

		security_ao@1001a000 {
			compatible = "mediatek,security_ao";
			reg = <0 0x1001a000 0 0x1000>;
		};

		topckgen_ao@1001b000 {
			compatible = "mediatek,topckgen_ao";
			reg = <0 0x1001b000 0 0x1000>;
		};

		devapc_ao_mm@1001c000 {
			compatible = "mediatek,devapc_ao_mm";
			reg = <0 0x1001c000 0 0x1000>;
		};

		sleep_sram@1001e000 {
			compatible = "mediatek,sleep_sram";
			reg = <0 0x1001e000 0 0x4000>;
		};

		sleep_sram@1001f000 {
			compatible = "mediatek,sleep_sram";
			reg = <0 0x1001f000 0 0x1000>;
		};

		sleep_sram@10020000 {
			compatible = "mediatek,sleep_sram";
			reg = <0 0x10020000 0 0x1000>;
		};

		sleep_sram@10021000 {
			compatible = "mediatek,sleep_sram";
			reg = <0 0x10021000 0 0x1000>;
		};

		devapc_ao_infra_peri@10022000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10022000 0 0x1000>;
		};

		devapc_ao_infra_peri@10023000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10023000 0 0x1000>;
		};

		devapc_ao_infra_peri@10024000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10024000 0 0x1000>;
		};

		devapc_ao_infra_peri@10025000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10025000 0 0x1000>;
		};

		sys_cirq@10204000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10204000 0 0x1000>;
		};

		mcucfg@10200000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10200000 0 0x1000>;
		};

		mcucfg@10201000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10201000 0 0x1000>;
		};

		mcucfg@10202000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10202000 0 0x1000>;
		};

		mcucfg@10203000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10203000 0 0x1000>;
		};

		devapc@10207000 {
			compatible = "mediatek,devapc";
			reg = <0 0x10207000 0 0x1000>;
		};

		bus_dbg@10208000 {
			compatible = "mediatek,bus_dbg";
			reg = <0 0x10208000 0 0x1000>;
		};

		ap_ccif0@10209000 {
			compatible = "mediatek,ap_ccif0";
			reg = <0 0x10209000 0 0x1000>;
		};

		md_ccif0@1020a000 {
			compatible = "mediatek,md_ccif0";
			reg = <0 0x1020a000 0 0x1000>;
		};

		ap_ccif1@1020b000 {
			compatible = "mediatek,ap_ccif1";
			reg = <0 0x1020b000 0 0x1000>;
		};

		md_ccif1@1020c000 {
			compatible = "mediatek,md_ccif1";
			reg = <0 0x1020c000 0 0x1000>;
		};


		mtkfb: mtkfb@0 {
			compatible = "mediatek,mtkfb";
		};

		infra_mbist@1020d000 {
			compatible = "mediatek,infra_mbist";
			reg = <0 0x1020d000 0 0x1000>;
		};

		infracfg@1020e000 {
			compatible = "mediatek,infracfg";
			reg = <0 0x1020e000 0 0x1000>;
		};

		trng@1020f000 {
			compatible = "mediatek,trng";
			reg = <0 0x1020f000 0 0x1000>;
		};

		dxcc_sec@10210000 {
			compatible = "mediatek,dxcc_sec";
			reg = <0 0x10210000 0 0x1000>;
		};

		md2md_md1_ccif0@10211000 {
			compatible = "mediatek,md2md_md1_ccif0";
			reg = <0 0x10211000 0 0x1000>;
		};

		md2md_md2_ccif0@10213000 {
			compatible = "mediatek,md2md_md2_ccif0";
			reg = <0 0x10213000 0 0x1000>;
		};

		sramrom@10214000 {
			compatible = "mediatek,sramrom";
			reg = <0 0x10214000 0 0x1000>;
		};

		infra_bcrm@10215000 {
			compatible = "mediatek,infra_bcrm";
			reg = <0 0x10215000 0 0x1000>;
		};

		sub_infra_bcrm@10216000 {
			compatible = "mediatek,sub_infra_bcrm";
			reg = <0 0x10216000 0 0x1000>;
		};

		dbg_tracker2@10218000 {
			compatible = "mediatek,dbg_tracker2";
			reg = <0 0x10218000 0 0x1000>;
		};

		emi@10219000 {
			compatible = "mediatek,emi";
			reg = <0 0x10219000 0 0x1000>;
		};

		infra_device_mpu@1021a000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021a000 0 0x1000>;
		};

		infra_device_mpu@1021b000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021b000 0 0x1000>;
		};

		infracfg_mem@1021c000 {
			compatible = "mediatek,infracfg_mem";
			reg = <0 0x1021c000 0 0x1000>;
		};

		infra_device_mpu@1021d000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021d000 0 0x1000>;
		};

		infra_device_mpu@1021e000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021e000 0 0x1000>;
		};

		apcldmain@1021f000 {
			compatible = "mediatek,apcldmain";
			reg = <0 0x1021f000 0 0x1000>;
		};

		apcldmaout@1021b400 {
			compatible = "mediatek,apcldmaout";
			reg = <0 0x1021b400 0 0x400>;
		};

		apcldmamisc@1021b800 {
			compatible = "mediatek,apcldmamisc";
			reg = <0 0x1021b800 0 0x400>;
		};

		apcldmamisc@1021bc00 {
			compatible = "mediatek,apcldmamisc";
			reg = <0 0x1021bc00 0 0x400>;
		};

		mdcldmain@1021c000 {
			compatible = "mediatek,mdcldmain";
			reg = <0 0x1021c000 0 0x400>;
		};

		infra_md@1021d000 {
			compatible = "mediatek,infra_md";
			reg = <0 0x1021d000 0 0x1000>;
		};

		bpi_bsi_slv0@1021e000 {
			compatible = "mediatek,bpi_bsi_slv0";
			reg = <0 0x1021e000 0 0x1000>;
		};

		bpi_bsi_slv1@1021f000 {
			compatible = "mediatek,bpi_bsi_slv1";
			reg = <0 0x1021f000 0 0x1000>;
		};

		bpi_bsi_slv2@10225000 {
			compatible = "mediatek,bpi_bsi_slv2";
			reg = <0 0x10225000 0 0x1000>;
		};

		apdma@10220000 {
			compatible = "mediatek,apdma";
			reg = <0 0x10220000 0 0x4000>;
		};

		pwm@11008000 {
			compatible = "mediatek,pwm";
			reg = <0 0x11008000 0 0x1000>;
			interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao_clk CLK_PERAOP_0_PWM_FBCLK1>,
				<&infracfg_ao_clk CLK_PERAOP_0_PWM_FBCLK2>,
				<&infracfg_ao_clk CLK_PERAOP_0_PWM_FBCLK3>,
				<&infracfg_ao_clk CLK_PERAOP_0_PWM_FBCLK4>,
				<&infracfg_ao_clk CLK_PERAOP_0_PWM_HCLK>,
				<&infracfg_ao_clk CLK_PERAOP_0_PWM_BCLK>;

			clock-names = "PWM1-main",
				"PWM2-main",
				"PWM3-main",
				"PWM4-main",
				"PWM-HCLK-main",
				"PWM-main";

			/* 1. pwm periclk control reg offset */
			mediatek,pwm-topclk-ctl-reg = <0x20>;
			/* 2. pwm bclk sw ctrl offset */
			mediatek,pwm-bclk-sw-ctrl-offset = <12>;
			/* 3. pwm_x bclk sw ctrl offset */
			mediatek,pwm1-bclk-sw-ctrl-offset = <20>;
			mediatek,pwm2-bclk-sw-ctrl-offset = <18>;
			mediatek,pwm3-bclk-sw-ctrl-offset = <16>;
			mediatek,pwm4-bclk-sw-ctrl-offset = <14>;
			/* 4. pwm clock all on off wa support */
			mediatek,pwm-clk-all-on-off;
			/* 5. pwm version */
			mediatek,pwm-version = <0x2>;

			pwmsrcclk = <&pericfg_ao_clk>;
		};

		irtx_pwm:irtx_pwm {
			compatible = "mediatek,irtx-pwm";
			pwm_ch = <1>;
			pwm_data_invert = <0>;
			pwm-supply = "mt6368_vio28";
		};

		spi0: spi0@11010000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11010000 0 0x100>;
			interrupts = <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_0_SPI0_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi1: spi1@11011000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11011000 0 0x100>;
			interrupts = <GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_0_SPI1_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi2: spi2@11012000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11012000 0 0x100>;
			interrupts = <GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_0_SPI2_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi3: spi3@11013000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11013000 0 0x100>;
			interrupts = <GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_0_SPI3_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};


		spi4: spi4@11014000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11014000 0 0x100>;
			interrupts = <GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_0_SPI4_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi5: spi5@11015000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11015000 0 0x100>;
			interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_0_SPI5_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi6: spi6@11016000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11016000 0 0x100>;
			interrupts = <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_0_SPI6_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi7: spi7@11017000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11017000 0 0x100>;
			interrupts = <GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_0_SPI7_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		dcm: dcm@10001000 {
			compatible = "mediatek,mt6895-dcm";
			reg = <0 0x10001000 0 0x1000>,
				<0 0x11035000 0 0x1000>,
				<0 0x1c017000 0 0x1000>,
				<0 0xc538000 0 0x5000>,
				<0 0xc53a800 0 0x1000>;
			reg-names = "infracfg_ao",
				"peri_ao_bcrm",
				"vlp_ao_bcrm",
				"mp_cpusys_top",
				"cpccfg_reg";
		};

		i2c0: i2c@11f40000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11f40000 0 0x1000>,
				<0 0x11300080 0 0x80>;
			interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_w_clk CLK_IMPW_AP_CLOCK_I2C0>,
				   <&pericfg_ao_clk CLK_PERAOP_1_DMA_BCLK>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c1: i2c@11d00000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11d00000 0 0x1000>,
				<0 0x11300100 0 0x80>;
			interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_AP_CLOCK_I2C1>,
				   <&pericfg_ao_clk CLK_PERAOP_1_DMA_BCLK>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c2: i2c@11d01000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11d01000 0 0x1000>,
				<0 0x11300180 0 0x100>;
			interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_AP_CLOCK_I2C2>,
				   <&pericfg_ao_clk CLK_PERAOP_1_DMA_BCLK>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c3: i2c@11d02000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11d02000 0 0x1000>,
				<0 0x11300280 0 0x80>;
			interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_AP_CLOCK_I2C3>,
				   <&pericfg_ao_clk CLK_PERAOP_1_DMA_BCLK>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c4: i2c@11d03000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11d03000 0 0x1000>,
				<0 0x11300300 0 0x100>;
			interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_AP_CLOCK_I2C4>,
				   <&pericfg_ao_clk CLK_PERAOP_1_DMA_BCLK>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c5: i2c@11280000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11280000 0 0x1000>,
				<0 0x11300400 0 0x80>;
			interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_AP_CLOCK_I2C5>,
				   <&pericfg_ao_clk CLK_PERAOP_1_DMA_BCLK>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c6: i2c@11281000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11281000 0 0x1000>,
				<0 0x11300480 0 0x80>;
			interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_AP_CLOCK_I2C6>,
				   <&pericfg_ao_clk CLK_PERAOP_1_DMA_BCLK>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c7: i2c@11d04000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11d04000 0 0x1000>,
				<0 0x11300500 0 0x100>;
			interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_AP_CLOCK_I2C7>,
				   <&pericfg_ao_clk CLK_PERAOP_1_DMA_BCLK>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c8: i2c@11d05000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11d05000 0 0x1000>,
				<0 0x11300600 0 0x100>;
			interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_AP_CLOCK_I2C8>,
				   <&pericfg_ao_clk CLK_PERAOP_1_DMA_BCLK>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c9: i2c@11d06000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11d06000 0 0x1000>,
				<0 0x11300700 0 0x100>;
			interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_AP_CLOCK_I2C9>,
				   <&pericfg_ao_clk CLK_PERAOP_1_DMA_BCLK>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		regulator_vibrator {
			compatible = "regulator-vibrator";
			label = "vibrator";
			min-volt = <2800000>;
			max-volt = <3500000>;
			vib-supply = <&mt6368_vibr>;
		};

		mtk_leds: mtk_leds {
			backlight {
				label = "lcd-backlight";
				max-brightness = <255>;
				max-hw-brightness = <2047>;
			};
		};

		adspsys: adspsys@1e000000 {
			compatible = "mediatek,mt6895-adspsys";
			status = "disabled";
			reg = <0 0x1e000000 0 0x6000>, /* CFG */
				<0 0x1e00b000 0 0x5000>, /* CFG 2 */
				<0 0x1e006000 0 0x100>, /* MBOX0 base */
				<0 0x1e006100 0 0x4>, /* MBOX0 set */
				<0 0x1e00610c 0 0x4>, /* MBOX0 clr */
				<0 0x1e007000 0 0x100>, /* MBOX1 base */
				<0 0x1e007100 0 0x4>, /* MBOX1 set */
				<0 0x1e00710c 0 0x4>, /* MBOX1 clr */
				<0 0x1e008000 0 0x100>, /* MBOX2 base */
				<0 0x1e008100 0 0x4>, /* MBOX2 set */
				<0 0x1e00810c 0 0x4>, /* MBOX2 clr */
				<0 0x1e009000 0 0x100>, /* MBOX3 base */
				<0 0x1e009100 0 0x4>, /* MBOX3 set */
				<0 0x1e00910c 0 0x4>; /* MBOX3 clr */
			reg-names = "cfg", "cfg2",
				"mbox0_base", "mbox0_set", "mbox0_clr",
				"mbox1_base", "mbox1_set", "mbox1_clr",
				"mbox2_base", "mbox2_set", "mbox2_clr",
				"mbox3_base", "mbox3_set", "mbox3_clr";
			interrupts = <GIC_SPI 644 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX0 */
				<GIC_SPI 645 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX1 */
				<GIC_SPI 646 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX2 */
				<GIC_SPI 647 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX3 */
				<GIC_SPI 654 IRQ_TYPE_LEVEL_HIGH 0>; /* DEBUG_CTRL */
			interrupt-names = "mbox0",
				"mbox1",
				"mbox2",
				"mbox3",
				"debug_ctrl";
			#mbox-cells = <1>;
			power-domains = <&scpsys MT6895_POWER_DOMAIN_ADSP_TOP_DORMANT>;
			clocks = <&topckgen_clk CLK_TOP_ADSP_SEL>,
				<&clk26m>,
				<&topckgen_clk CLK_TOP_ADSPPLL>;
			clock-names = "clk_top_adsp_sel",
				"clk_top_clk26m",
				"clk_top_adsppll";
			core_num = <2>;    /* core number*/
			adsp-rsv-ipidma-a = <0x100000>;
			adsp-rsv-ipidma-b = <0x100000>;
			adsp-rsv-logger-a = <0x80000>;
			adsp-rsv-logger-b = <0x80000>;
			adsp-rsv-c2c = <0x40000>;
			adsp-rsv-dbg-dump-a = <0x80000>;
			adsp-rsv-dbg-dump-b = <0x80000>;
			adsp-rsv-core-dump-a = <0x400>;
			adsp-rsv-core-dump-b = <0x400>;
			adsp-rsv-audio = <0x5c0000>;
		};
		adsp_core0: adsp_core0@1e020000 {
			compatible = "mediatek,mt6895-adsp_core_0";
			status = "disabled";
			reg = <0 0x1e050000 0 0x9000>, /* ITCM */
				<0 0x1e020000 0 0x8000>; /* DTCM */
			system = <0 0x50000000 0 0x700000>;
			interrupts = <GIC_SPI 638 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 640 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 642 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&adspsys 0>, /*channel 0*/
				<&adspsys 1>; /*channel 1*/
			feature_control_bits = <0x2703ff>;
		};
		adsp_core1: adsp_core1@1e090000 {
			compatible = "mediatek,mt6895-adsp_core_1";
			status = "disabled";
			reg = <0 0x1e0c0000 0 0x9000>, /* ITCM */
				<0 0x1e090000 0 0x8000>; /* DTCM */
			system = <0 0x50700000 0 0x700000>;
			interrupts = <GIC_SPI 639 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 641 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 643 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&adspsys 2>, /*channel 2*/
				<&adspsys 3>; /*channel 3*/
			feature_control_bits = <0x18f00f>;
		};

		infra_device_mpu@10225000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x10225000 0 0x1000>;
		};

		emi_mpu@10226000 {
			compatible = "mediatek,emi_mpu";
			reg = <0 0x10226000 0 0x1000>;
		};

		gce@10228000 {
			compatible = "mediatek,gce";
			reg = <0 0x10228000 0 0x1000>;
		};

		gce@10229000 {
			compatible = "mediatek,gce";
			reg = <0 0x10229000 0 0x1000>;
		};

		gce@1022a000 {
			compatible = "mediatek,gce";
			reg = <0 0x1022a000 0 0x1000>;
		};

		gce@1022b000 {
			compatible = "mediatek,gce";
			reg = <0 0x1022b000 0 0x1000>;
		};

		infra_dpmaif@1022c000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022c000 0 0x1000>;
		};

		infra_dpmaif@1022d000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022d000 0 0x1000>;
		};

		infra_dpmaif@1022e000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022e000 0 0x1000>;
		};

		infra_dpmaif@1022f000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022f000 0 0x1000>;
		};

		dramc_ch0_top0@10230000 {
			compatible = "mediatek,dramc_ch0_top0";
			reg = <0 0x10230000 0 0x2000>;
		};

		dramc_ch0_top1@10232000 {
			compatible = "mediatek,dramc_ch0_top1";
			reg = <0 0x10232000 0 0x2000>;
		};

		dramc_ch0_top2@10234000 {
			compatible = "mediatek,dramc_ch0_top2";
			reg = <0 0x10234000 0 0x1000>;
		};

		dramc_ch0_top3@10235000 {
			compatible = "mediatek,dramc_ch0_top3";
			reg = <0 0x10235000 0 0x1000>;
		};

		dramc_ch0_rsv@10236000 {
			compatible = "mediatek,dramc_ch0_rsv";
			reg = <0 0x10236000 0 0x2000>;
		};

		dramc_ch0_rsv@10238000 {
			compatible = "mediatek,dramc_ch0_rsv";
			reg = <0 0x10238000 0 0x2000>;
		};

		dramc_ch0_rsv@1023a000 {
			compatible = "mediatek,dramc_ch0_rsv";
			reg = <0 0x1023a000 0 0x2000>;
		};

		ap_ccif2@1023c000 {
			compatible = "mediatek,ap_ccif2";
			reg = <0 0x1023c000 0 0x1000>;
		};

		md_ccif2@1023d000 {
			compatible = "mediatek,md_ccif2";
			reg = <0 0x1023d000 0 0x1000>;
		};

		ap_ccif3@1023e000 {
			compatible = "mediatek,ap_ccif3";
			reg = <0 0x1023e000 0 0x1000>;
		};

		md_ccif3@1023f000 {
			compatible = "mediatek,md_ccif3";
			reg = <0 0x1023f000 0 0x1000>;
		};

		dramc_ch1_top0@10240000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10240000 0 0x2000>;
		};

		dramc_ch1_top1@10242000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10242000 0 0x2000>;
		};

		dramc_ch1_top2@10244000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10244000 0 0x1000>;
		};

		dramc_ch1_top3@10245000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10245000 0 0x1000>;
		};

		dramc_ch1_rsv@10246000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10246000 0 0x2000>;
		};

		dramc_ch1_rsv@10248000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10248000 0 0x2000>;
		};

		dramc_ch1_rsv@1024a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x1024a000 0 0x2000>;
		};

		ap_ccif4@1024c000 {
			compatible = "mediatek,ap_ccif4";
			reg = <0 0x1024c000 0 0x1000>;
		};

		md_ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0 0x1024d000 0 0x1000>;
		};

		dramc_ch1_top0@10250000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10250000 0 0x2000>;
		};

		dramc_ch1_top1@10252000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10252000 0 0x2000>;
		};

		dramc_ch1_top2@10254000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10254000 0 0x1000>;
		};

		dramc_ch1_top3@10255000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10255000 0 0x1000>;
		};

		dramc_ch1_rsv@10256000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10256000 0 0x2000>;
		};

		dramc_ch1_rsv@10258000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10258000 0 0x2000>;
		};

		dramc_ch1_rsv@1025a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x1025a000 0 0x2000>;
		};

		ap_ccif5@1025c000 {
			compatible = "mediatek,ap_ccif5";
			reg = <0 0x1025c000 0 0x1000>;
		};

		md_ccif5@1025d000 {
			compatible = "mediatek,md_ccif5";
			reg = <0 0x1025d000 0 0x1000>;
		};

		mm_vpu_m0_sub_common@1025e000 {
			compatible = "mediatek,mm_vpu_m0_sub_common";
			reg = <0 0x1025e000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1025f000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1025f000 0 0x1000>;
		};

		dramc_ch1_top0@10260000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10260000 0 0x2000>;
		};

		dramc_ch1_top1@10262000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10262000 0 0x2000>;
		};

		dramc_ch1_top2@10264000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10264000 0 0x1000>;
		};

		dramc_ch1_top3@10265000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10265000 0 0x1000>;
		};

		dramc_ch1_rsv@10266000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10266000 0 0x2000>;
		};

		dramc_ch1_rsv@10268000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10268000 0 0x2000>;
		};

		dramc_ch1_rsv@1026a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x1026a000 0 0x2000>;
		};

		infracfg_ao_mem@10270000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0 0x10270000 0 0x1000>;
		};

		mm_vpu_m0_sub_common@10309000 {
			compatible = "mediatek,mm_vpu_m0_sub_common";
			reg = <0 0x10309000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1030a000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1030a000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1030b000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1030b000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1030c000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1030c000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1030d000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1030d000 0 0x1000>;
		};

		sys_cirq@10312000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10312000 0 0x1000>;
		};

		sys_cirq@10313000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10313000 0 0x1000>;
		};

		sys_cirq@10314000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10314000 0 0x1000>;
		};

		peri_ptp_therm@10315000 {
			compatible = "mediatek,peri_ptp_therm";
			reg = <0 0x10315000 0 0x1000>;
		};

		peri_ptp_therm@10316000 {
			compatible = "mediatek,peri_ptp_therm";
			reg = <0 0x10316000 0 0x1000>;
		};

		sys_cirq@10350000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10350000 0 0x1000>;
		};

		sys_cirq@10351000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10351000 0 0x1000>;
		};

		sys_cirq@10352000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10352000 0 0x1000>;
		};

		sys_cirq@10354000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10354000 0 0x1000>;
		};

		sys_cirq@10355000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10355000 0 0x1000>;
		};

		sys_cirq@10356000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10356000 0 0x1000>;
		};

		gce@10318000 {
			compatible = "mediatek,gce";
			reg = <0 0x10318000 0 0x1000>;
		};

		gce@10319000 {
			compatible = "mediatek,gce";
			reg = <0 0x10319000 0 0x1000>;
		};

		gce@1031a000 {
			compatible = "mediatek,gce";
			reg = <0 0x1031a000 0 0x1000>;
		};

		gce@1031b000 {
			compatible = "mediatek,gce";
			reg = <0 0x1031b000 0 0x1000>;
		};

		dramc_ch1_rsv@10900000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10900000 0 0x40000>;
		};

		dramc_ch1_rsv@10940000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10940000 0 0xc0000>;
		};

		dramc_ch1_rsv@10a00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10a00000 0 0x40000>;
		};

		dramc_ch1_rsv@10a40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10a40000 0 0xc0000>;
		};

		dramc_ch1_rsv@10b00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10b00000 0 0x40000>;
		};

		dramc_ch1_rsv@10b40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10b40000 0 0xc0000>;
		};

		dramc_ch1_rsv@10c00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10c00000 0 0x40000>;
		};

		dramc_ch1_rsv@10c40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10c40000 0 0xc0000>;
		};

		gic500@0c000000 {
			compatible = "mediatek,gic500";
			reg = <0 0x0c000000 0 0x400000>;
		};

		gic_cpu@0c400000 {
			compatible = "mediatek,gic_cpu";
			reg = <0 0x0c400000 0 0x40000>;
		};

		dfd@0c600000 {
			compatible = "mediatek,dfd";
			reg = <0 0x0c600000 0 0x100000>;
		};

		dbg_cti@0d020000 {
			compatible = "mediatek,dbg_cti";
			reg = <0 0x0d020000 0 0x10000>;
		};

		dbg_etr@0d030000 {
			compatible = "mediatek,dbg_etr";
			reg = <0 0x0d030000 0 0x1000>;
		};

		dbg_dem@0d0a0000 {
			compatible = "mediatek,dbg_dem";
			reg = <0 0x0d0a0000 0 0x10000>;
		};

		dbg_mdsys1@0d100000 {
			compatible = "mediatek,dbg_mdsys1";
			reg = <0 0x0d100000 0 0x100000>;
		};

		mmc1: mmc@11240000 {
			compatible = "mediatek,common-mmc";
			reg = <0 0x11240000 0 0x10000>,
				  <0 0x11e70000 0 0x1000>;
			interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH 0>;
			status = "disabled";
		};

		g3d_brisket@13bfee00 {
			compatible = "mediatek,g3d_brisket";
			reg = <0 0x13bfee00 0 0x200>;
		};

		g3d_mpu@13bff000 {
			compatible = "mediatek,g3d_mpu";
			reg = <0 0x13bff000 0 0x1000>;
		};

		g3d_gpueb@13c40000 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c40000 0 0x20000>;
		};

		g3d_gpueb@13c60200 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c60200 0 0x100>;
		};

		g3d_gpueb@13c60300 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c60300 0 0x100>;
		};

		g3d_gpueb@13c60400 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c60400 0 0x200>;
		};

		g3d_gpueb@13c60800 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c60800 0 0x800>;
		};

		g3d_gpueb@13c62000 {
			compatible = "mediatek,g3d_gpueb";
			reg = <0 0x13c62000 0 0x100>;
		};

		gpueb: gpueb@13c00000 {
			compatible = "mediatek,gpueb";
			gpueb-support = <0>;
		};

		dfd@13d00000 {
			compatible = "mediatek,dfd";
			reg = <0 0x13d00000 0 0x100000>;
		};

		dfd@13e00000 {
			compatible = "mediatek,dfd";
			reg = <0 0x13e00000 0 0x100000>;
		};

		g3d_config@13f90000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13f90000 0 0x10000>;
		};

		g3d_config@13fa0000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fa0000 0 0x400>;
		};

		mfgpll_pll_ctrl_clk: syscon@13fa0000 {
			compatible = "mediatek,mt6895-mfgpll_pll_ctrl", "syscon";
			reg = <0 0x13fa0000 0 0x1000>;
			#clock-cells = <1>;
		};

		g3d_config@13fa0400 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fa0400 0 0x400>;
		};

		g3d_config@13fa0800 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fa0800 0 0x400>;
		};

		gpuebpll_pll_ctrl_clk: syscon@13fa0800 {
			compatible = "mediatek,mt6895-gpuebpll_pll_ctrl", "syscon";
			reg = <0 0x13fa0800 0 0x1000>;
			#clock-cells = <1>;
		};

		g3d_config@13fa0c00 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fa0c00 0 0x400>;
		};

		mfgscpll_pll_ctrl_clk: syscon@13fa0c00 {
			compatible = "mediatek,mt6895-mfgscpll_pll_ctrl", "syscon";
			reg = <0 0x13fa0c00 0 0x1000>;
			#clock-cells = <1>;
		};

		g3d_config@13fb6000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fb6000 0 0x1000>;
		};

		g3d_config@13fb7000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fb7000 0 0x1000>;
		};

		g3d_config@13fb9c00 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fb9c00 0 0x100>;
		};

		g3d_config@13fbb000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fbb000 0 0x1000>;
		};

		g3d_dvfs@13fbc000 {
			compatible = "mediatek,g3d_dvfs";
			reg = <0 0x13fbc000 0 0x1000>;
		};

		g3d_config@13fbd000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fbd000 0 0x1000>;
		};

		g3d_config@13fbf000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fbf000 0 0x1000>;
		};

		mfg_top_config_clk: syscon@13fbf000 {
			compatible = "mediatek,mt6895-mfg", "syscon";
			reg = <0 0x13fbf000 0 0x1000>;
			#clock-cells = <1>;
		};

		g3d_config@13fca000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fca000 0 0x1000>;
		};

		g3d_config@13fcb000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fcb000 0 0x1000>;
		};

		g3d_config@13fcc000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fcc000 0 0x1000>;
		};

		g3d_config@13fcd000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fcd000 0 0x1000>;
		};

		g3d_config@13fce000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fce000 0 0x1000>;
		};

		g3d_config@13fcf000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fcf000 0 0x1000>;
		};

		g3d_config@13fd9000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fd9000 0 0x1000>;
		};

		g3d_config@13fda000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fda000 0 0x1000>;
		};

		g3d_config@13fdd000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fdd000 0 0x1000>;
		};

		g3d_config@13fde000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fde000 0 0x1000>;
		};

		g3d_config@13fdf000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fdf000 0 0x1000>;
		};

		mmsys0_config_clk: syscon@14000000 {
			compatible = "mediatek,mt6895-mmsys0_config", "syscon";
			reg = <0 0x14000000 0 0x1000>;
			#clock-cells = <1>;
		};

		mmsys1_config_clk: syscon@14400000 {
			compatible = "mediatek,mt6895-mmsys1_config", "syscon";
			reg = <0 0x14400000 0 0x1000>;
			#clock-cells = <1>;
		};

		imgsys_main_clk: syscon@15000000 {
			compatible = "mediatek,mt6895-imgsys_main", "syscon";
			reg = <0 0x15000000 0 0x1000>;
			#clock-cells = <1>;
		};

		dip_top_dip1_clk: syscon@15110000 {
			compatible = "mediatek,mt6895-dip_top_dip1", "syscon";
			reg = <0 0x15110000 0 0x1000>;
			#clock-cells = <1>;
		};

		dip_nr_dip1_clk: syscon@15130000 {
			compatible = "mediatek,mt6895-dip_nr_dip1", "syscon";
			reg = <0 0x15130000 0 0x1000>;
			#clock-cells = <1>;
		};

		wpe1_dip1_clk: syscon@15220000 {
			compatible = "mediatek,mt6895-wpe1_dip1", "syscon";
			reg = <0 0x15220000 0 0x1000>;
			#clock-cells = <1>;
		};

		ipesys_clk: syscon@15330000 {
			compatible = "mediatek,mt6895-ipesys", "syscon";
			reg = <0 0x15330000 0 0x1000>;
			#clock-cells = <1>;
		};

		wpe2_dip1_clk: syscon@15520000 {
			compatible = "mediatek,mt6895-wpe2_dip1", "syscon";
			reg = <0 0x15520000 0 0x1000>;
			#clock-cells = <1>;
		};

		wpe3_dip1_clk: syscon@15620000 {
			compatible = "mediatek,mt6895-wpe3_dip1", "syscon";
			reg = <0 0x15620000 0 0x1000>;
			#clock-cells = <1>;
		};

		vdec_soc_gcon_base_clk: syscon@1600f000 {
			compatible = "mediatek,mt6895-vdec_soc_gcon_base", "syscon";
			reg = <0 0x1600f000 0 0x1000>;
			#clock-cells = <1>;
		};

		vdec_gcon_base_clk: syscon@1602f000 {
			compatible = "mediatek,mt6895-vdec_gcon_base", "syscon";
			reg = <0 0x1602f000 0 0x1000>;
			#clock-cells = <1>;
		};

		venc_gcon_clk: syscon@17000000 {
			compatible = "mediatek,mt6895-vencsys", "syscon";
			reg = <0 0x17000000 0 0x1000>;
			#clock-cells = <1>;
		};

		venc_gcon_core1_clk: syscon@17800000 {
			compatible = "mediatek,mt6895-venc_gcon_core1", "syscon";
			reg = <0 0x17800000 0 0x1000>;
			#clock-cells = <1>;
		};

		apupll_pll_ctrl_clk: syscon@190f3000 {
			compatible = "mediatek,mt6895-apupll_pll_ctrl", "syscon";
			reg = <0 0x190f3000 0 0x1000>;
			#clock-cells = <1>;
		};

		npupll_pll_ctrl_clk: syscon@190f3400 {
			compatible = "mediatek,mt6895-npupll_pll_ctrl", "syscon";
			reg = <0 0x190f3400 0 0x1000>;
			#clock-cells = <1>;
		};

		apupll1_pll_ctrl_clk: syscon@190f3800 {
			compatible = "mediatek,mt6895-apupll1_pll_ctrl", "syscon";
			reg = <0 0x190f3800 0 0x1000>;
			#clock-cells = <1>;
		};

		scpsys: power-controller@1c001000 {
			compatible = "mediatek,mt6895-scpsys", "syscon";
			reg = <0 0x1c001000 0 0x1000>;
			#power-domain-cells = <1>;
			infracfg = <&infracfg_ao_clk>;
			vlpcfg = <&vlpcfg_bus_clk>;
		};

		vlpcfg_bus_clk: syscon@1c00c000 {
			compatible = "mediatek,mt6895-vlpcfg_bus", "syscon";
			reg = <0 0x1c00c000 0 0x1000>;
		};

		vlp_cksys_clk: syscon@1c013000 {
			compatible = "mediatek,mt6895-vlp_cksys", "syscon";
			reg = <0 0x1c013000 0 0x1000>;
			#clock-cells = <1>;
		};

		cam_main_r1a_clk: syscon@1a000000 {
			compatible = "mediatek,mt6895-cam_main_r1a", "syscon";
			reg = <0 0x1a000000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_rawa_clk: syscon@1a04f000 {
			compatible = "mediatek,mt6895-camsys_rawa", "syscon";
			reg = <0 0x1a04f000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_yuva_clk: syscon@1a06f000 {
			compatible = "mediatek,mt6895-camsys_yuva", "syscon";
			reg = <0 0x1a06f000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_rawb_clk: syscon@1a08f000 {
			compatible = "mediatek,mt6895-camsys_rawb", "syscon";
			reg = <0 0x1a08f000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_yuvb_clk: syscon@1a0af000 {
			compatible = "mediatek,mt6895-camsys_yuvb", "syscon";
			reg = <0 0x1a0af000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_rawc_clk: syscon@1a0cf000 {
			compatible = "mediatek,mt6895-camsys_rawc", "syscon";
			reg = <0 0x1a0cf000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_yuvc_clk: syscon@1a0ef000 {
			compatible = "mediatek,mt6895-camsys_yuvc", "syscon";
			reg = <0 0x1a0ef000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_mraw_clk: syscon@1a170000 {
			compatible = "mediatek,mt6895-camsys_mraw", "syscon";
			reg = <0 0x1a170000 0 0x1000>;
			#clock-cells = <1>;
		};

		ccu_main_clk: syscon@1b200000 {
			compatible = "mediatek,mt6895-ccu", "syscon";
			reg = <0 0x1b200000 0 0x1000>;
			#clock-cells = <1>;
		};

		afe_clk: syscon@1e100000 {
			compatible = "mediatek,mt6895-afe", "syscon";
			reg = <0 0x1e100000 0 0x1000>;
			#clock-cells = <1>;
		};

		mminfra_config@1e800000 {
			compatible = "mediatek,mminfra_config";
			reg = <0 0x1e800000 0 0x1000>;
		};

		mminfra_config_clk: syscon@1e800000 {
			compatible = "mediatek,mt6895-mminfra_config", "syscon";
			reg = <0 0x1e800000 0 0x1000>;
			#clock-cells = <1>;
		};

		mm_smi_common@1e801000 {
			compatible = "mediatek,mm_smi_common";
			reg = <0 0x1e801000 0 0x1000>;
		};

		mtk_iommu_debug {
			compatible = "mediatek,mt6895-iommu-debug";
			mediatek,iommus = <&disp_iommu &mdp_iommu &apu_iommu0 &apu_iommu1
					   &peri_iommu_m4 &peri_iommu_m6 &peri_iommu_m7>;
		};

		mtk_sec_dmaheap {
			compatible = "mediatek,dmaheap-region-base";
			iommus = <&disp_iommu M4U_LARB0_PORT0>;
		};

		mtk_iommu_test0 {
			compatible = "mediatek,iommu-test-dom0";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_LARB30_PORT6>;
		};

		mtk_iommu_test1 {
			compatible = "mediatek,iommu-test-dom1";
			iommus = <&disp_iommu M4U_LARB34_APU_SECURE>;
		};

		mtk_iommu_test2 {
			compatible = "mediatek,iommu-test-dom2";
			iommus = <&disp_iommu M4U_LARB34_APU_CODE>;
		};

		mtk_iommu_test3 {
			compatible = "mediatek,iommu-test-dom3";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_LARB31_CCU0>;
		};

		mtk_iommu_test4 {
			compatible = "mediatek,iommu-test-dom4";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_LARB31_CCU1>;
		};

		mtk_iommu_test5 {
			compatible = "mediatek,iommu-test-dom5";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&disp_iommu M4U_LARB33_VIDEO_UP_512MB1>;
		};

		mtk_iommu_test6 {
			compatible = "mediatek,iommu-test-dom6";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&disp_iommu M4U_LARB33_VIDEO_UP_512MB2>;
		};

		mtk_iommu_test7 {
			compatible = "mediatek,iommu-test-dom7";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&disp_iommu M4U_LARB33_VIDEO_UP_256MB1>;
		};

		mtk_iommu_test8 {
			compatible = "mediatek,iommu-test-dom8";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&mdp_iommu M4U_LARB33_VIDEO_UP_256MB2>;
		};

		mtk_iommu_test9 {
			compatible = "mediatek,iommu-test-dom9";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_LARB32_PERI_MASTER>;
		};

		mtk_iommu_test_dmaheap_normal {
			compatible = "mediatek,dmaheap-normal";
			iommus = <&disp_iommu M4U_LARB0_PORT0>;
		};

		mtk_iommu_test_dmaheap_region {
			compatible = "mediatek,dmaheap-region";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_LARB0_PORT0>;
		};

		mtk_iommu_test_dmaheap_region_align_ccu0 {
			compatible = "mediatek,dmaheap-region-align";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_LARB31_CCU0>;
		};

		mtk_iommu_test_dmaheap_up {
			compatible = "mediatek,dmaheap-up";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_LARB33_VIDEO_UP_512MB1>;
		};

		mtk_iommu_test_dmaheap_vdec {
			compatible = "mediatek,dmaheap-vdec";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_LARB4_PORT0>;
		};

		mtk_iommu_test_dmaheap_region_pa {
			compatible = "mediatek,dmaheap-region-pa";
		};

		mtk_iommu_test_dmaheap_prot_page_normal {
			compatible = "mediatek,dmaheap-page0";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_LARB0_PORT0>;
		};

		mtk_iommu_test_dmaheap_prot_page_ccu1 {
			compatible = "mediatek,dmaheap-page1";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_LARB31_CCU1>;
		};

		mtk_iommu_test_dmaheap_prot_page_pa {
			compatible = "mediatek,dmaheap-page2";
		};

		disp_iommu_bank1: iommu@1e803000 {
			compatible = "mediatek,common-disp-iommu-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x1e803000 0 0x1000>;
			interrupts = <GIC_SPI 389 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank2: iommu@1e804000 {
			compatible = "mediatek,common-disp-iommu-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x1e804000 0 0x1000>;
			interrupts = <GIC_SPI 390 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank3: iommu@1e805000 {
			compatible = "mediatek,common-disp-iommu-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x1e805000 0 0x1000>;
			interrupts = <GIC_SPI 391 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank4: iommu@1e806000 {
			compatible = "mediatek,common-disp-iommu-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x1e806000 0 0x1000>;
			interrupts = <GIC_SPI 392 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu: iommu@1e802000 {
			compatible = "mediatek,mt6895-disp-iommu";
			reg = <0 0x1e802000 0 0x1000>;
			iommu_id = <0>;
			iommu_type = "mm";
			mediatek,iommu_banks = <&disp_iommu_bank1 &disp_iommu_bank2
						&disp_iommu_bank3 &disp_iommu_bank4>;
			interrupts = <GIC_SPI 388 IRQ_TYPE_LEVEL_HIGH 0>;
			clock-names = "bclk";
			#iommu-cells = <1>;
		};

		mdp_iommu_bank1: iommu@1e811000 {
			compatible = "mediatek,common-mdp-iommu-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x1e811000 0 0x1000>;
			interrupts = <GIC_SPI 394 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_iommu_bank2: iommu@1e812000 {
			compatible = "mediatek,common-mdp-iommu-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x1e812000 0 0x1000>;
			interrupts = <GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_iommu_bank3: iommu@1e813000 {
			compatible = "mediatek,common-mdp-iommu-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x1e813000 0 0x1000>;
			interrupts = <GIC_SPI 396 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_iommu_bank4: iommu@1e814000 {
			compatible = "mediatek,common-mdp-iommu-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x1e814000 0 0x1000>;
			interrupts = <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_iommu: iommu@1e810000 {
			compatible = "mediatek,mt6895-mdp-iommu";
			reg = <0 0x1e810000 0 0x1000>;
			iommu_id = <1>;
			iommu_type = "mm";
			mediatek,iommu_banks = <&mdp_iommu_bank1 &mdp_iommu_bank2
						&mdp_iommu_bank3 &mdp_iommu_bank4>;
			interrupts = <GIC_SPI 393 IRQ_TYPE_LEVEL_HIGH 0>;
			clock-names = "bclk";
			#iommu-cells = <1>;
		};

		peri_iommu_m4_bank1: iommu@10331000 {
			compatible = "mediatek,common-peri-iommu-m4-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x10331000 0 0x1000>;
		};

		peri_iommu_m4_bank2: iommu@10332000 {
			compatible = "mediatek,common-peri-iommu-m4-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x10332000 0 0x1000>;
		};

		peri_iommu_m4_bank3: iommu@10333000 {
			compatible = "mediatek,common-peri-iommu-m4-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x10333000 0 0x1000>;
		};

		peri_iommu_m4_bank4: iommu@10334000 {
			compatible = "mediatek,common-peri-iommu-m4-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x10334000 0 0x1000>;
		};

		peri_iommu_m4: iommu@10330000 {
			compatible = "mediatek,mt6895-peri-iommu-m4";
			reg = <0 0x10330000 0 0x1000>;
			iommu_id = <0>;
			iommu_type = "peri";
			mediatek,iommu_banks = <&peri_iommu_m4_bank1 &peri_iommu_m4_bank2
						&peri_iommu_m4_bank3 &peri_iommu_m4_bank4>;
			#iommu-cells = <1>;
		};

		peri_iommu_m6_bank1: iommu@10336000 {
			compatible = "mediatek,common-peri-iommu-m6-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x10336000 0 0x1000>;
		};

		peri_iommu_m6_bank2: iommu@10337000 {
			compatible = "mediatek,common-peri-iommu-m6-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x10337000 0 0x1000>;
		};

		peri_iommu_m6_bank3: iommu@10338000 {
			compatible = "mediatek,common-peri-iommu-m6-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x10338000 0 0x1000>;
		};

		peri_iommu_m6_bank4: iommu@10339000 {
			compatible = "mediatek,common-peri-iommu-m6-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x10339000 0 0x1000>;
		};

		peri_iommu_m6: iommu@10335000 {
			compatible = "mediatek,mt6895-peri-iommu-m6";
			reg = <0 0x10335000 0 0x1000>;
			iommu_id = <1>;
			iommu_type = "peri";
			mediatek,iommu_banks = <&peri_iommu_m6_bank1 &peri_iommu_m6_bank2
						&peri_iommu_m6_bank3 &peri_iommu_m6_bank4>;
			#iommu-cells = <1>;
		};

		peri_iommu_m7_bank1: iommu@1033b000 {
			compatible = "mediatek,common-peri-iommu-m7-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x1033b000 0 0x1000>;
		};

		peri_iommu_m7_bank2: iommu@1033c000 {
			compatible = "mediatek,common-peri-iommu-m7-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x1033c000 0 0x1000>;
		};

		peri_iommu_m7_bank3: iommu@1033d000 {
			compatible = "mediatek,common-peri-iommu-m7-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x1033d000 0 0x1000>;
		};

		peri_iommu_m7_bank4: iommu@1033e000 {
			compatible = "mediatek,common-peri-iommu-m7-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x1033e000 0 0x1000>;
		};

		peri_iommu_m7: iommu@1033a000 {
			compatible = "mediatek,mt6895-peri-iommu-m7";
			reg = <0 0x1033a000 0 0x1000>;
			iommu_id = <2>;
			iommu_type = "peri";
			mediatek,iommu_banks = <&peri_iommu_m7_bank1 &peri_iommu_m7_bank2
						&peri_iommu_m7_bank3 &peri_iommu_m7_bank4>;
			#iommu-cells = <1>;
		};

		apu_iommu0_bank1: iommu@19011000 {
			compatible = "mediatek,common-apu-iommu0-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x19011000 0 0x1000>;
			interrupts = <GIC_SPI 548 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank2: iommu@19012000 {
			compatible = "mediatek,common-apu-iommu0-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x19012000 0 0x1000>;
			interrupts = <GIC_SPI 549 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank3: iommu@19013000 {
			compatible = "mediatek,common-apu-iommu0-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x19013000 0 0x1000>;
			interrupts = <GIC_SPI 550 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank4: iommu@19014000 {
			compatible = "mediatek,common-apu-iommu0-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x19014000 0 0x1000>;
			interrupts = <GIC_SPI 551 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0: iommu@19010000 {
			compatible = "mediatek,mt6895-apu-iommu0";
			reg = <0 0x19010000 0 0x1000>;
			iommu_id = <0>;
			iommu_type = "apu";
			mediatek,iommu_banks = <&apu_iommu0_bank1 &apu_iommu0_bank2
						&apu_iommu0_bank3 &apu_iommu0_bank4>;
			interrupts = <GIC_SPI 547 IRQ_TYPE_LEVEL_HIGH 0>;
			#iommu-cells = <1>;
		};

		apu_iommu1_bank1: iommu@19016000 {
			compatible = "mediatek,common-apu-iommu1-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x19016000 0 0x1000>;
			interrupts = <GIC_SPI 553 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu1_bank2: iommu@19017000 {
			compatible = "mediatek,common-apu-iommu1-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x19017000 0 0x1000>;
			interrupts = <GIC_SPI 554 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu1_bank3: iommu@19018000 {
			compatible = "mediatek,common-apu-iommu1-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x19018000 0 0x1000>;
			interrupts = <GIC_SPI 555 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu1_bank4: iommu@19019000 {
			compatible = "mediatek,common-apu-iommu1-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x19019000 0 0x1000>;
			interrupts = <GIC_SPI 556 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu1: iommu@19015000 {
			compatible = "mediatek,mt6895-apu-iommu1";
			reg = <0 0x19015000 0 0x1000>;
			iommu_id = <1>;
			iommu_type = "apu";
			mediatek,iommu_banks = <&apu_iommu1_bank1 &apu_iommu1_bank2
						&apu_iommu1_bank3 &apu_iommu1_bank4>;
			interrupts = <GIC_SPI 552 IRQ_TYPE_LEVEL_HIGH 0>;
			#iommu-cells = <1>;
		};

		mm_m0_rsi@1e807000 {
			compatible = "mediatek,mm_m0_rsi";
			reg = <0 0x1e807000 0 0x1000>;
		};

		mm_m1_rsi@1e808000 {
			compatible = "mediatek,mm_m1_rsi";
			reg = <0 0x1e808000 0 0x1000>;
		};

		mm_smi_2x1_sub_common_u0@1e809000 {
			compatible = "mediatek,mm_smi_2x1_sub_common_u0";
			reg = <0 0x1e809000 0 0x1000>;
		};

		mm_smi_2x1_sub_common_u1@1e80a000 {
			compatible = "mediatek,mm_smi_2x1_sub_common_u1";
			reg = <0 0x1e80a000 0 0x1000>;
		};

		mmsram_common@1e80b000 {
			compatible = "mediatek,mmsram_common";
			reg = <0 0x1e80b000 0 0x1000>;
		};

		mmsram_2x1_sub_common_u2@1e80c000 {
			compatible = "mediatek,mmsram_2x1_sub_common_u2";
			reg = <0 0x1e80c000 0 0x1000>;
		};

		mmsram_2x1_sub_common_u3@1e80d000 {
			compatible = "mediatek,mmsram_2x1_sub_common_u3";
			reg = <0 0x1e80d000 0 0x1000>;
		};

		mmsram_2x1_sub_common_u4@1e80e000 {
			compatible = "mediatek,mmsram_2x1_sub_common_u4";
			reg = <0 0x1e80e000 0 0x1000>;
		};

		mdp_smi_common@1e80f000 {
			compatible = "mediatek,mdp_smi_common";
			reg = <0 0x1e80f000 0 0x1000>;
		};

		mdp_rsi0@1e815000 {
			compatible = "mediatek,mdp_rsi0";
			reg = <0 0x1e815000 0 0x1000>;
		};

		mdp_rsi1@1e816000 {
			compatible = "mediatek,mdp_rsi1";
			reg = <0 0x1e816000 0 0x1000>;
		};

		mdp_sub_comm0@1e817000 {
			compatible = "mediatek,mdp_sub_comm0";
			reg = <0 0x1e817000 0 0x1000>;
		};

		mdp_sub_comm1@1e818000 {
			compatible = "mediatek,mdp_sub_comm1";
			reg = <0 0x1e818000 0 0x1000>;
		};

		mminfra_devapc_ao@1e820000 {
			compatible = "mediatek,mminfra_devapc_ao";
			reg = <0 0x1e820000 0 0x4000>;
		};

		mminfra_bcrm_ao@1e824000 {
			compatible = "mediatek,mminfra_bcrm_ao";
			reg = <0 0x1e824000 0 0x1000>;
		};

		mminfra_debug_ctl@1e825000 {
			compatible = "mediatek,mminfra_debug_ctl";
			reg = <0 0x1e825000 0 0x1000>;
		};

		mminfra_devapc_pdn@1e826000 {
			compatible = "mediatek,mminfra_devapc_pdn";
			reg = <0 0x1e826000 0 0x1000>;
		};

		mminfra_bcrm_pdn@1e827000 {
			compatible = "mediatek,mminfra_bcrm_pdn";
			reg = <0 0x1e827000 0 0x1000>;
		};

		opp_table_disp0: opp-table-disp0 {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <208000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <249000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <436000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_disp1: opp-table-disp1 {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <208000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <249000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <436000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_mminfra: opp-table-mminfra {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <218000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <273000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <436000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
			opp-4 {
				opp-hz = /bits/ 64 <688000000>;
				opp-microvolt = <750000>;
			};
		};

		opp_table_venc: opp-table-venc {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <250000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <458000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_vdec: opp-table-vdec {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <218000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <250000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <590000000>;
				opp-microvolt = <725000>;
			};
			opp-4 {
				opp-hz = /bits/ 64 <650000000>;
				opp-microvolt = <750000>;
			};
		};

		opp_table_mdp0: opp-table-mdp0 {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <229000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <273000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <436000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_mdp1: opp-table-mdp1 {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <229000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <273000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <436000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
		};

		ufshci: ufshci@112b0000 {
			compatible = "mediatek,mt8183-ufshci";
			reg = <0 0x112b0000 0 0x2300>;
			interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH 0>;
	#if 0
			clocks = <&infracfg_ao_clk CLK_IFRAO_UFS>,
				   <&infracfg_ao_clk CLK_IFRAO_UFS_TICK>,
				   <&infracfg_ao_clk CLK_IFRAO_UFS_AXI>,
				   <&infracfg_ao_clk CLK_IFRAO_UFS_MP_SAP_BCLK>,
				   <&infracfg_ao_clk CLK_IFRAO_UNIPRO_TICK>,
				   <&infracfg_ao_clk CLK_IFRAO_UNIPRO_MBIST>,
				   <&infracfg_ao_clk CLK_IFRAO_UNIPRO_SYSCLK>,
				   <&infracfg_ao_clk CLK_IFRAO_AES>;
			clock-names = "ufs", "ufs_tick", "ufs_axi", "ufs_mp",
				"unipro_tick", "unipro_mbist", "unipro_sys",
				"crypt_infra";

			freq-table-hz = <0 0>, <0 0>, <0 0>, <0 0>, <0 0>,
					<0 0>, <0 0>, <0 0>;

			vcc-supply = <&mt6359p_vemc_reg>;

			resets = <&infracfg_rst 2>, <&infracfg_rst 3>,
				 <&infracfg_rst 4>;
			reset-names = "hci_rst", "unipro_rst", "crypto_rst";
	#endif

			bootmode = <&chosen>;

			mediatek,ufs-disable-ah8;
			mediatek,ufs-qos;
		};

		gce@1e980000 {
			compatible = "mediatek,gce";
			reg = <0 0x1e980000 0 0x1000>;
		};

		gce_d_clk: syscon@1e980000 {
			compatible = "mediatek,mt6895-gce_d", "syscon";
			reg = <0 0x1e980000 0 0x1000>;
			#clock-cells = <1>;
		};

		gce@1e981000 {
			compatible = "mediatek,gce";
			reg = <0 0x1e981000 0 0x1000>;
		};

		gce@1e982000 {
			compatible = "mediatek,gce";
			reg = <0 0x1e982000 0 0x1000>;
		};

		gce@1e983000 {
			compatible = "mediatek,gce";
			reg = <0 0x1e983000 0 0x1000>;
		};

		mdp_gce@1e990000 {
			compatible = "mediatek,mdp_gce";
			reg = <0 0x1e990000 0 0x1000>;
		};

		gce_m_clk: syscon@1e990000 {
			compatible = "mediatek,mt6895-gce_m", "syscon";
			reg = <0 0x1e990000 0 0x1000>;
			#clock-cells = <1>;
		};

		mdp_gce@1e991000 {
			compatible = "mediatek,mdp_gce";
			reg = <0 0x1e991000 0 0x1000>;
		};

		mdp_gce@1e992000 {
			compatible = "mediatek,mdp_gce";
			reg = <0 0x1e992000 0 0x1000>;
		};

		mdp_gce@1e993000 {
			compatible = "mediatek,mdp_gce";
			reg = <0 0x1e993000 0 0x1000>;
		};

		disp_pwm: disp_pwm0@1100e000 {
			compatible = "mediatek,disp_pwm0",
					"mediatek,mt6895-disp-pwm";
			reg = <0 0x1100e000 0 0x1000>;
			interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH 0>;
//			#pwm-cells = <2>;
			//clocks = <&infracfg_ao_clk CLK_IFRAO_DISP_PWM>,
				//<&topckgen_clk CLK_TOP_DISP_PWM_SEL>,
				//<&topckgen_clk CLK_TOP_OSC_D4>;
//			clock-names = "main", "mm", "pwm_src";
		};

		dispsys_config: dispsys_config@14000000 {
			compatible = "mediatek,mt6895-disp";
			reg = <0 0x14000000 0 0x1000>;

//			iommus = <&disp_iommu M4U_PORT_L0_DISP_OVL1_2L_0>;
			mediatek,larb = <&smi_larb0>;
//			fake-engine = <&smi_larb0 M4U_PORT_L0_DISP_FAKE0>,
//					<&smi_larb1 M4U_PORT_L1_DISP_FAKE1>;
#if 0
			#clock-cells = <1>;
			power-domains = <&scpsys MT6895_POWER_DOMAIN_DISP>;
			clocks = <&mmsys0_config_clk CLK_MM0_DISP_MUTEX0>,
				 <&mmsys0_config_clk CLK_MM0_APB_BUS>;
			clock-num = <2>;
#endif

#if 0
			operating-points-v2 = <&opp_table_disp0>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			interconnects = <&mmqos SLAVE_LARB(31) &mmqos SLAVE_COMMON(0)>;
			interconnect-names = "disp_hrt_qos";
#endif

#if 0
			/* define threads, see mt6895-gce.h */
			mediatek,mailbox-gce = <&gce>;
			mboxes = <&gce 0 0 CMDQ_THR_PRIO_4>,
				<&gce 1 0 CMDQ_THR_PRIO_4>,
				<&gce 2 0 CMDQ_THR_PRIO_4>,
				<&gce 3 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 5 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 4 0 CMDQ_THR_PRIO_4>,
				<&gce 6 0 CMDQ_THR_PRIO_3>;
				// <&gce_sec 8 0 CMDQ_THR_PRIO_3>,
				// <&gce_sec 9 0 CMDQ_THR_PRIO_3>,
				// <&gce_sec 9 0 CMDQ_THR_PRIO_3>;

			gce-client-names = "CLIENT_CFG0",
				"CLIENT_CFG1",
				"CLIENT_CFG2",
				"CLIENT_TRIG_LOOP0",
				"CLIENT_TRIG_LOOP1",
				"CLIENT_SUB_CFG0",
				"CLIENT_DSI_CFG0";
				// "CLIENT_SEC_CFG0",
				// "CLIENT_SEC_CFG1",
				// "CLIENT_SEC_CFG2";

			/* define subsys, see mt6895-gce.h */
			gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
				<&gce 0x14010000 SUBSYS_1401XXXX>,
				<&gce 0x14020000 SUBSYS_1402XXXX>;

			/* define subsys, see mt6895-gce.h */
			gce-event-names = "disp_mutex0_eof",
				"disp_mutex1_eof",
				"disp_token_stream_dirty0",
				"disp_wait_dsi0_te",
				"disp_token_stream_eof0",
				"disp_dsi0_eof",
				"disp_token_esd_eof0",
				"disp_rdma0_eof0",
				"disp_wdma0_eof0",
				"disp_token_stream_block0",
				"disp_token_cabc_eof0",
				"disp_wdma0_eof2",
				"disp_wait_dp_intf0_te",
				"disp_dp_intf0_eof",
				"disp_mutex2_eof",
				"disp_wdma1_eof2",
				"disp_dsi0_sof0",
				"disp_token_vfp_period0",
				"disp_token_disp_va_start0",
				"disp_token_disp_va_end0";

			gce-events = <&gce CMDQ_EVENT_MMSYS_STREAM_DONE_ENG_EVENT_0>,
				<&gce CMDQ_EVENT_MMSYS_DP_INTF0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY>,
				<&gce CMDQ_EVENT_GCE_EVENT_DSI0_TE_I>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF>,
				<&gce CMDQ_EVENT_MMSYS_DSI0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF>,
				<&gce CMDQ_EVENT_MMSYS_DISP_RDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_MMSYS_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF>,
				<&gce CMDQ_EVENT_MMSYS_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_MMSYS_DISP_DP_INTF0_SOF>,
				<&gce CMDQ_EVENT_MMSYS_DP_INTF0_FRAME_DONE>,
				<&gce CMDQ_EVENT_MMSYS_DP_INTF0_FRAME_DONE>,
				<&gce CMDQ_EVENT_MMSYS_DISP_WDMA1_FRAME_DONE>,
				<&gce CMDQ_EVENT_MMSYS_DISP_DSI0_SOF>,
				<&gce CMDQ_SYNC_TOKEN_VFP_PERIOD>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>;
#endif
			helper-name = "MTK_DRM_OPT_STAGE",
				"MTK_DRM_OPT_USE_CMDQ",
				"MTK_DRM_OPT_USE_M4U",
				"MTK_DRM_OPT_MMQOS_SUPPORT",
				"MTK_DRM_OPT_MMDVFS_SUPPORT",
				"MTK_DRM_OPT_SODI_SUPPORT",
				"MTK_DRM_OPT_IDLE_MGR",
				"MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE",
				"MTK_DRM_OPT_IDLEMGR_BY_REPAINT",
				"MTK_DRM_OPT_IDLEMGR_ENTER_ULPS",
				"MTK_DRM_OPT_IDLEMGR_KEEP_LP11",
				"MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING",
				"MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ",
				"MTK_DRM_OPT_MET_LOG",
				"MTK_DRM_OPT_USE_PQ",
				"MTK_DRM_OPT_ESD_CHECK_RECOVERY",
				"MTK_DRM_OPT_ESD_CHECK_SWITCH",
				"MTK_DRM_OPT_PRESENT_FENCE",
				"MTK_DRM_OPT_RDMA_UNDERFLOW_AEE",
				"MTK_DRM_OPT_DSI_UNDERRUN_AEE",
				"MTK_DRM_OPT_HRT",
				"MTK_DRM_OPT_HRT_MODE",
				"MTK_DRM_OPT_DELAYED_TRIGGER",
				"MTK_DRM_OPT_OVL_EXT_LAYER",
				"MTK_DRM_OPT_AOD",
				"MTK_DRM_OPT_RPO",
				"MTK_DRM_OPT_DUAL_PIPE",
				"MTK_DRM_OPT_DC_BY_HRT",
				"MTK_DRM_OPT_OVL_WCG",
				"MTK_DRM_OPT_OVL_SBCH",
				"MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK",
				"MTK_DRM_OPT_MET",
				"MTK_DRM_OPT_REG_PARSER_RAW_DUMP",
				"MTK_DRM_OPT_VP_PQ",
				"MTK_DRM_OPT_GAME_PQ",
				"MTK_DRM_OPT_MMPATH",
				"MTK_DRM_OPT_HBM",
				"MTK_DRM_OPT_VDS_PATH_SWITCH",
				"MTK_DRM_OPT_LAYER_REC",
				"MTK_DRM_OPT_CLEAR_LAYER",
				"MTK_DRM_OPT_LFR",
				"MTK_DRM_OPT_SF_PF",
				"MTK_DRM_OPT_DYN_MIPI_CHANGE",
				"MTK_DRM_OPT_PRIM_DUAL_PIPE",
				"MTK_DRM_OPT_MSYNC2_0",
				"MTK_DRM_OPT_MML_PRIMARY",
				"MTK_DRM_OPT_DUAL_TE",
				"MTK_DRM_OPT_RES_SWITCH";

			helper-value = <1>, /*MTK_DRM_OPT_STAGE*/
				<0>, /*MTK_DRM_OPT_USE_CMDQ*/
				<0>, /*MTK_DRM_OPT_USE_M4U*/
				<0>, /*MTK_DRM_OPT_MMQOS_SUPPORT*/
				<0>, /*MTK_DRM_OPT_MMDVFS_SUPPORT*/
				<0>, /*MTK_DRM_OPT_SODI_SUPPORT*/
				<0>, /*MTK_DRM_OPT_IDLE_MGR*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_BY_REPAINT*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_ENTER_ULPS*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_KEEP_LP11*/
				<0>, /*MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ*/
				<0>, /*MTK_DRM_OPT_MET_LOG*/
				<0>, /*MTK_DRM_OPT_USE_PQ*/
				<0>, /*MTK_DRM_OPT_ESD_CHECK_RECOVERY*/
				<0>, /*MTK_DRM_OPT_ESD_CHECK_SWITCH*/
				<0>, /*MTK_DRM_OPT_PRESENT_FENCE*/
				<0>, /*MTK_DRM_OPT_RDMA_UNDERFLOW_AEE*/
				<0>, /*MTK_DRM_OPT_DSI_UNDERRUN_AEE*/
				<0>, /*MTK_DRM_OPT_HRT*/
				<1>, /*MTK_DRM_OPT_HRT_MODE*/
				<0>, /*MTK_DRM_OPT_DELAYED_TRIGGER*/
				<0>, /*MTK_DRM_OPT_OVL_EXT_LAYER*/
				<0>, /*MTK_DRM_OPT_AOD*/
				<0>, /*MTK_DRM_OPT_RPO*/
				<0>, /*MTK_DRM_OPT_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_DC_BY_HRT*/
				<0>, /*MTK_DRM_OPT_OVL_WCG*/
				<0>, /*MTK_DRM_OPT_OVL_SBCH*/
				<1>, /*MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK*/
				<0>, /*MTK_DRM_OPT_MET*/
				<0>, /*MTK_DRM_OPT_REG_PARSER_RAW_DUMP*/
				<0>, /*MTK_DRM_OPT_VP_PQ*/
				<0>, /*MTK_DRM_OPT_GAME_PQ*/
				<0>, /*MTK_DRM_OPT_MMPATH*/
				<0>, /*MTK_DRM_OPT_HBM*/
				<0>, /*MTK_DRM_OPT_VDS_PATH_SWITCH*/
				<0>, /*MTK_DRM_OPT_LAYER_REC*/
				<0>, /*MTK_DRM_OPT_CLEAR_LAYER*/
				<0>, /*MTK_DRM_OPT_LFR*/
				<0>, /*MTK_DRM_OPT_SF_PF*/
				<0>, /*MTK_DRM_OPT_DYN_MIPI_CHANGE*/
				<0>, /*MTK_DRM_OPT_PRIM_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_MSYNC2_0*/
				<0>, /*MTK_DRM_OPT_MML_PRIMARY*/
				<0>, /*MTK_DRM_OPT_DUAL_TE*/
				<0>; /*MTK_DRM_OPT_RES_SWITCH*/
		};

		disp_mutex0: disp_mutex@14001000 {
			compatible = "mediatek,disp_mutex0",
						"mediatek,mt6895-disp-mutex";

			reg = <0 0x14001000 0 0x1000>;
			interrupts = <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_MUTEX0>;
		};

		disp_ovl0: disp_ovl@14002000 {
			compatible = "mediatek,disp_ovl0",
					"mediatek,mt6895-disp-ovl";
			reg = <0 0x14002000 0 0x1000>;
			interrupts = <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_OVL0>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
#if 0
			iommus = <&disp_iommu M4U_PORT_L0_DISP_OVL0_0_DISP>,
				 <&disp_iommu M4U_PORT_L0_DISP_OVL0_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL0_0_DISP)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL0_0_DISP)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL0_0_DISP)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL0_qos",
						"DDP_COMPONENT_OVL0_fbdc_qos",
						"DDP_COMPONENT_OVL0_hrt_qos";
#endif
		};

		disp_ovl0_2l: disp_ovl@14003000 {
			compatible = "mediatek,disp_ovl0_2l",
						"mediatek,mt6895-disp-ovl";
			reg = <0 0x14003000 0 0x1000>;
			interrupts = <GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_OVL0_2L>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
#if 0
			iommus = <&disp_iommu M4U_PORT_L0_DISP_OVL0_2L_0>,
				 <&disp_iommu M4U_PORT_L0_DISP_OVL0_2L_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL0_2L_0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL0_2L_0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL0_2L_0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL0_2L_qos",
						"DDP_COMPONENT_OVL0_2L_fbdc_qos",
						"DDP_COMPONENT_OVL0_2L_hrt_qos";
#endif
		};

		disp_ovl1_2l: disp_ovl@14004000 {
			compatible = "mediatek,disp_ovl1_2l",
						"mediatek,mt6895-disp-ovl";
			reg = <0 0x14004000 0 0x1000>;
			interrupts = <GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_OVL1_2L>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
#if 0
			iommus = <&disp_iommu M4U_PORT_L0_DISP_OVL1_2L_0>,
				 <&disp_iommu M4U_PORT_L0_DISP_OVL1_2L_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL1_2L_0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL1_2L_0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL1_2L_0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL1_2L_qos",
						"DDP_COMPONENT_OVL1_2L_fbdc_qos",
						"DDP_COMPONENT_OVL1_2L_hrt_qos";
#endif
		};

		disp_rsz0: disp_rsz0@14005000 {
			compatible = "mediatek,disp_rsz0",
					"mediatek,mt6895-disp-rsz";
			reg = <0 0x14005000 0 0x1000>;
			interrupts = <GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_RSZ0>;
		};

		disp_rdma0: disp_rdma@14006000 {
			compatible = "mediatek,disp_rdma0",
						"mediatek,mt6895-disp-rdma";
			reg = <0 0x14006000 0 0x1000>;
			interrupts = <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_RDMA0>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
#if 0
			iommus = <&disp_iommu M4U_PORT_L0_DISP_RDMA0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_RDMA0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_RDMA0_qos",
						"DDP_COMPONENT_RDMA0_hrt_qos";
#endif
		};

		disp_tdshp0: disp_tdshp@14007000 {
			compatible = "mediatek,disp_tdshp0",
						"mediatek,mt6895-disp-tdshp";
			reg = <0 0x14007000 0 0x1000>;
			interrupts = <GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_TDSHP0>;
		};

		disp_c3d0: disp_c3d@14008000 {
			compatible = "mediatek,disp_c3d0",
						"mediatek,mt6895-disp-c3d";
			reg = <0 0x14008000 0 0x1000>;
			interrupts = <GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_C3D0>;
		};

		disp_color0: disp_color@14009000 {
			compatible = "mediatek,disp_color0",
						"mediatek,mt6895-disp-color";
			reg = <0 0x14009000 0 0x1000>;
			interrupts = <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_COLOR0>;

		};

		disp_ccorr0_0: disp_ccorr@1400a000 {
			compatible = "mediatek,disp_ccorr0",
						"mediatek,mt6895-disp-ccorr";
			reg = <0 0x1400a000 0 0x1000>;
			interrupts = <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_CCORR0>;
		};

		disp_ccorr0_1: disp_ccorr@1400b000 {
			compatible = "mediatek,disp_ccorr0",
						"mediatek,mt6895-disp-ccorr";
			reg = <0 0x1400b000 0 0x1000>;
			interrupts = <GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_CCORR1>;
		};

		disp_mdp_aal0: disp_mdp_aal@1400c000 {
			compatible = "mediatek,disp_mdp_aal0",
						"mediatek,mt6895-dmdp-aal";
			reg = <0 0x1400c000 0 0x1000>;
			interrupts = <GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_MDP_AAL0>;
//			clock-names = "DRE3_AAL0";
		};

		disp_aal0: disp_aal@1400d000 {
			compatible = "mediatek,disp_aal0",
						"mediatek,mt6895-disp-aal";
			reg = <0 0x1400d000 0 0x1000>;
			interrupts = <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_AAL0>;
			aal_dre3 = <&disp_mdp_aal0>;
			mtk_aal_support = <1>;
			mtk_dre30_support = <0>;
		};

		disp_gamma0: disp_gamma@1400e000 {
			compatible = "mediatek,disp_gamma0",
						"mediatek,mt6895-disp-gamma";
			reg = <0 0x1400e000 0 0x1000>;
			interrupts = <GIC_SPI 346 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_GAMMA0>;
			gamma_data_mode = <2>;
			color_protect_red = <0>;
			color_protect_green = <0>;
			color_protect_blue = <0>;
			color_protect_white = <0>;
			color_protect_black = <0>;
			color_protect_lsb = <0>;
		};

		disp_postmask0: disp_postmask0@1400f000 {
			compatible = "mediatek,disp_postmask0",
						"mediatek,mt6895-disp-postmask";
			reg = <0 0x1400f000 0 0x1000>;
			interrupts = <GIC_SPI 347 IRQ_TYPE_LEVEL_HIGH 0>;
//
		};

		disp_dither0: disp_dither@14010000 {
			compatible = "mediatek,disp_dither0",
						"mediatek,mt6895-disp-dither";
			reg = <0 0x14010000 0 0x1000>;
			interrupts = <GIC_SPI 348 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_DITHER0>;
			pure_clr_det = <0>;
			pure_clr_num = <7>;
			pure_clr_rgb = <255 0 0
				0 255 0
				0 0 255
				255 255 0
				255 0 255
				0 255 255
				255 255 255>;
		};

		disp_chist0: disp_chist@14011000 {
			compatible = "mediatek,disp_chist0",
						"mediatek,mt6895-disp-chist";
			reg = <0 0x14011000 0 0x1000>;
			interrupts = <GIC_SPI 349 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_CHIST0>;
		};

		disp_chist1: disp_chist@14012000 {
			compatible = "mediatek,disp_chist1",
						"mediatek,mt6895-disp-chist";
			reg = <0 0x14012000 0 0x1000>;
			interrupts = <GIC_SPI 350 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_CHIST1>;
		};

		disp_cm0: disp_cm@14013000 {
			compatible = "mediatek,disp_cm0",
				"mediatek,mt6895-disp-cm";
			reg = <0 0x14013000 0 0x1000>;
			interrupts = <GIC_SPI 351 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_CM0>;
		};

		disp_spr0: disp_spr@14014000 {
			compatible = "mediatek,disp_spr0",
				"mediatek,mt6895-disp-SPR";
			reg = <0 0x14014000 0 0x1000>;
			interrupts = <GIC_SPI 352 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_SPR0>;
		};

		disp_dsc_wrap: disp_dsc_wrap@14015000 {
			compatible = "mediatek,disp_dsc_wrap",
						"mediatek,mt6895-disp-dsc";
			reg = <0 0x14015000 0 0x1000>;
			interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_DSC_WRAP0>;
		};

		disp_merge0@14016000 {
			compatible = "mediatek,disp_merge0";
			reg = <0 0x14016000 0 0x1000>;
		};

		gateic0: gateic@0 {
			compatible = "mediatek,mtk-drm-gateic-drv";
		};

		dsi0: dsi@14017000 {
			compatible = "mediatek,dsi0",
						"mediatek,mt6895-dsi";
			reg = <0 0x14017000 0 0x1000>;
			interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH 0>;
#if 0
			clocks = <&mmsys0_config_clk CLK_MM0_DISP_DSI0>,
			<&mmsys0_config_clk CLK_DISPSYS_CONFIG_DSI_CLK>,
			<&mipi_tx_config0>;
			clock-names = "engine",
				"digital"
				"hs";
#endif
			phys = <&mipi_tx_config0>;
			phy-names = "dphy";
		};

		dsi_te: dsi_te {
			compatible = "mediatek, dsi_te-eint";
			status = "disabled";
		};

		disp_wdma0: disp_wdma0@14018000 {
			compatible = "mediatek,disp_wdma0",
						"mediatek,mt6895-disp-wdma";
			reg = <0 0x14018000 0 0x1000>;
			interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_WDMA0>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
//			iommus = <&disp_iommu M4U_PORT_L0_DISP_WDMA0>;
		};

		disp_rdma1@1401c000 {
			compatible = "mediatek,disp_rdma1";
			reg = <0 0x1401c000 0 0x1000>;
		};

		disp_wdma1: disp_wdma1@1401f000 {
			compatible = "mediatek,disp_wdma1",
						"mediatek,mt6895-disp-wdma";
			reg = <0 0x1401f000 0 0x1000>;
			interrupts = <GIC_SPI 363 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&mmsys0_config_clk CLK_MM0_DISP_WDMA1>;
			mediatek,larb = <&smi_larb1>;
			mediatek,smi-id = <1>;
//			iommus = <&disp_iommu M4U_PORT_L1_DISP_WDMA1>;
		};

		smi_larb0: smi_larb0@14021000 {
			compatible = "mediatek,smi_larb0";
			reg = <0 0x14021000 0 0x1000>;
		};

		smi_larb1: smi_larb1@14022000 {
			compatible = "mediatek,smi_larb1";
			reg = <0 0x14022000 0 0x1000>;
		};

		smi_sub_comm0@14023000 {
			compatible = "mediatek,smi_sub_comm0";
			reg = <0 0x14023000 0 0x1000>;
		};

		smi_larb0@14421000 {
			compatible = "mediatek,smi_larb0";
			reg = <0 0x14421000 0 0x1000>;
		};

		smi_larb1@14422000 {
			compatible = "mediatek,smi_larb1";
			reg = <0 0x14422000 0 0x1000>;
		};

		smi_sub_comm0@14423000 {
			compatible = "mediatek,smi_sub_comm0";
			reg = <0 0x14423000 0 0x1000>;
		};

		hcp: hcp@0 {
			compatible = "mediatek,hcp";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&mdp_iommu M4U_LARB15_PORT0>;
		};

		imgsys_fw@15000000 {
			compatible = "mediatek,imgsys";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			reg = <0 0x15000000 0 0x4000>,	/* 0 IMGSYS_TOP */
			      <0 0x15020000 0 0x10000>,	/* 1 IMGSYS_TRAW */
			      <0 0x15040000 0 0x10000>,	/* 2 IMGSYS_LTRAW */
			      <0 0x15640000 0 0x10000>,	/* 3 IMGSYS_XTRAW */
			      <0 0x15100000 0 0x10000>,	/* 4 IMGSYS_DIP */
			      <0 0x15150000 0 0x10000>,	/* 4 IMGSYS_DIP_NR */
			      <0 0x15210000 0 0x10000>,	/* 5 IMGSYS_PQDIP_A */
			      <0 0x15510000 0 0x10000>,	/* 6 IMGSYS_PQDIP_B */
			      <0 0x15200000 0 0x10000>,	/* 7 IMGSYS_WPE_EIS */
			      <0 0x15500000 0 0x10000>,	/* 8 IMGSYS_WPE_TNR */
			      <0 0x15600000 0 0x10000>,	/* 9 IMGSYS_WPE_LITE */
			      <0 0x15220000 0 0x00100>,	/* 10 IMGSYS_WPE1_DIP1 */
			      <0 0x15320000 0 0x10000>,	/* 11 IMGSYS_ME */
			      <0 0x15005000 0 0x01500>,	/* 12 IMGSYS_ADL_A */
			      <0 0x15007000 0 0x01500>,	/* 13 IMGSYS_ADL_B */
			      <0 0x15520000 0 0x00100>,	/* 14 IMGSYS_WPE2_DIP1 */
			      <0 0x15620000 0 0x00100>,	/* 15 IMGSYS_WPE3_DIP1 */
			      <0 0x15110000 0 0x00100>,	/* 16 IMGSYS_DIP_TOP */
			      <0 0x15130000 0 0x00100>;	/* 17 IMGSYS_DIP_TOP_NR */
			mediatek,hcp = <&hcp>;
#if 0
			mediatek,larbs = <&smi_larb9>,
					 <&smi_larb10>,
					 <&smi_larb11>,
					 <&smi_larb15>,
					 <&smi_larb22>,
					 <&smi_larb23>,
					 <&smi_larb18>,
					 <&smi_larb12>;
#endif
			iommus = <&disp_iommu M4U_LARB9_PORT0>,
				 <&disp_iommu M4U_LARB10_PORT10>,
				 <&disp_iommu M4U_LARB11_PORT0>;
#if 0
			mboxes = <&gce_m 0 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 1 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 2 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 3 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 4 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 5 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 16 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 17 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 18 3000 CMDQ_THR_PRIO_1>,
				 <&gce_m 19 3000 CMDQ_THR_PRIO_1>;
			traw_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_0>;
			traw_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_1>;
			traw_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_2>;
			traw_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_3>;
			traw_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_4>;
			traw_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_5>;
			traw_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_6>;
			traw_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_7>;
			traw_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_8>;
			traw_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_9>;
			ltraw_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_0>;
			ltraw_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_1>;
			ltraw_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_2>;
			ltraw_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_3>;
			ltraw_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_4>;
			ltraw_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_5>;
			ltraw_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_6>;
			ltraw_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_7>;
			ltraw_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_8>;
			ltraw_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_9>;
			xtraw_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_0>;
			xtraw_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_1>;
			xtraw_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_2>;
			xtraw_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_3>;
			xtraw_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_4>;
			xtraw_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_5>;
			xtraw_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_6>;
			xtraw_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_7>;
			xtraw_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_8>;
			xtraw_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_9>;
			dip_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_0>;
			dip_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_1>;
			dip_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_2>;
			dip_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_3>;
			dip_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_4>;
			dip_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_5>;
			dip_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_6>;
			dip_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_7>;
			dip_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_8>;
			dip_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_9>;
			pqa_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_0>;
			pqa_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_1>;
			pqa_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_2>;
			pqa_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_3>;
			pqa_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_4>;
			pqa_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_5>;
			pqa_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_6>;
			pqa_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_7>;
			pqa_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_8>;
			pqa_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_9>;
			pqb_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_0>;
			pqb_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_1>;
			pqb_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_2>;
			pqb_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_3>;
			pqb_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_4>;
			pqb_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_5>;
			pqb_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_6>;
			pqb_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_7>;
			pqb_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_8>;
			pqb_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_9>;
			wpe_eis_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_0>;
			wpe_eis_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_1>;
			wpe_eis_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_2>;
			wpe_eis_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_3>;
			wpe_eis_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_4>;
			wpe_eis_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_5>;
			wpe_eis_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_6>;
			wpe_eis_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_7>;
			wpe_eis_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_8>;
			wpe_eis_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_9>;
			wpe_tnr_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_0>;
			wpe_tnr_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_1>;
			wpe_tnr_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_2>;
			wpe_tnr_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_3>;
			wpe_tnr_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_4>;
			wpe_tnr_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_5>;
			wpe_tnr_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_6>;
			wpe_tnr_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_7>;
			wpe_tnr_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_8>;
			wpe_tnr_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_9>;
			wpe_lite_cq_thread0_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_0>;
			wpe_lite_cq_thread1_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_1>;
			wpe_lite_cq_thread2_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_2>;
			wpe_lite_cq_thread3_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_3>;
			wpe_lite_cq_thread4_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_4>;
			wpe_lite_cq_thread5_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_5>;
			wpe_lite_cq_thread6_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_6>;
			wpe_lite_cq_thread7_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_7>;
			wpe_lite_cq_thread8_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_8>;
			wpe_lite_cq_thread9_frame_done =
				/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_9>;
			me_done =
				/bits/ 16 <CMDQ_EVENT_IMG_IMGSYS_IPE_ME_DONE>;
			adl_tile_done =
				/bits/ 16 <CMDQ_EVENT_IMG_ADL_TILE_DONE_EVENT>;
			wpe_eis_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_EIS>;
			wpe_tnr_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_TNR>;
			wpe_lite_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_LITE>;
			traw_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_TRAW>;
			ltraw_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_LTRAW>;
			xtraw_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_XTRAW>;
			dip_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_DIP>;
			pqdip_a_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_A>;
			pqdip_b_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_B>;
			me_sync_token =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IPESYS_ME>;
			sw_sync_token_pool_1 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_1>;
			sw_sync_token_pool_2 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_2>;
			sw_sync_token_pool_3 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_3>;
			sw_sync_token_pool_4 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_4>;
			sw_sync_token_pool_5 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_5>;
			sw_sync_token_pool_6 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_6>;
			sw_sync_token_pool_7 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_7>;
			sw_sync_token_pool_8 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_8>;
			sw_sync_token_pool_9 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_9>;
			sw_sync_token_pool_10 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_10>;
			sw_sync_token_pool_11 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_11>;
			sw_sync_token_pool_12 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_12>;
			sw_sync_token_pool_13 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_13>;
			sw_sync_token_pool_14 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_14>;
			sw_sync_token_pool_15 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_15>;
			sw_sync_token_pool_16 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_16>;
			sw_sync_token_pool_17 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_17>;
			sw_sync_token_pool_18 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_18>;
			sw_sync_token_pool_19 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_19>;
			sw_sync_token_pool_20 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_20>;
			sw_sync_token_pool_21 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_21>;
			sw_sync_token_pool_22 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_22>;
			sw_sync_token_pool_23 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_23>;
			sw_sync_token_pool_24 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_24>;
			sw_sync_token_pool_25 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_25>;
			sw_sync_token_pool_26 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_26>;
			sw_sync_token_pool_27 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_27>;
			sw_sync_token_pool_28 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_28>;
			sw_sync_token_pool_29 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_29>;
			sw_sync_token_pool_30 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_30>;
			sw_sync_token_pool_31 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_31>;
			sw_sync_token_pool_32 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_32>;
			sw_sync_token_pool_33 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_33>;
			sw_sync_token_pool_34 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_34>;
			sw_sync_token_pool_35 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_35>;
			sw_sync_token_pool_36 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_36>;
			sw_sync_token_pool_37 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_37>;
			sw_sync_token_pool_38 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_38>;
			sw_sync_token_pool_39 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_39>;
			sw_sync_token_pool_40 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_40>;
			sw_sync_token_pool_41 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_41>;
			sw_sync_token_pool_42 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_42>;
			sw_sync_token_pool_43 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_43>;
			sw_sync_token_pool_44 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_44>;
			sw_sync_token_pool_45 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_45>;
			sw_sync_token_pool_46 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_46>;
			sw_sync_token_pool_47 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_47>;
			sw_sync_token_pool_48 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_48>;
			sw_sync_token_pool_49 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_49>;
			sw_sync_token_pool_50 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_50>;
			sw_sync_token_pool_51 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_51>;
			sw_sync_token_pool_52 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_52>;
			sw_sync_token_pool_53 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_53>;
			sw_sync_token_pool_54 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_54>;
			sw_sync_token_pool_55 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_55>;
			sw_sync_token_pool_56 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_56>;
			sw_sync_token_pool_57 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_57>;
			sw_sync_token_pool_58 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_58>;
			sw_sync_token_pool_59 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_59>;
			sw_sync_token_pool_60 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_60>;
			sw_sync_token_pool_61 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_61>;
			sw_sync_token_pool_62 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_62>;
			sw_sync_token_pool_63 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_63>;
			sw_sync_token_pool_64 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_64>;
			sw_sync_token_pool_65 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_65>;
			sw_sync_token_pool_66 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_66>;
	#if 0
			sw_sync_token_camsys_pool_1 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_1>;
			sw_sync_token_camsys_pool_2 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_2>;
			sw_sync_token_camsys_pool_3 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_3>;
			sw_sync_token_camsys_pool_4 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_4>;
			sw_sync_token_camsys_pool_5 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_5>;
			sw_sync_token_camsys_pool_6 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_6>;
			sw_sync_token_camsys_pool_7 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_7>;
			sw_sync_token_camsys_pool_8 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_8>;
			sw_sync_token_camsys_pool_9 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_9>;
			sw_sync_token_camsys_pool_10 =
				/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_10>;
	#endif
			clocks = <&imgsys_main_clk CLK_IMGSYS_MAIN_TRAW0>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_TRAW1>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_VCORE_GALS>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_DIP0>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_WPE0>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_WPE1>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_WPE2>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_ADL_LARB>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_ADL_TOP0>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_ADL_TOP1>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_GALS>,
				 <&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP>,
				 <&dip_nr_dip1_clk CLK_DIP_NR_DIP1_DIP_NR>,
				 <&wpe1_dip1_clk CLK_WPE1_DIP1_WPE>,
				 <&wpe2_dip1_clk CLK_WPE2_DIP1_WPE>,
				 <&wpe3_dip1_clk CLK_WPE3_DIP1_WPE>,
				 <&imgsys_main_clk CLK_IMGSYS_MAIN_IPE>,
				 <&ipesys_clk CLK_IPESYS_IPESYS_TOP>,
				 <&ipesys_clk CLK_IPESYS_ME>,
				 <&ipesys_clk CLK_IPESYS_SMI_LARB12>;
			clock-names = "IMGSYS_CG_IMG_TRAW0",
				      "IMGSYS_CG_IMG_TRAW1",
				      "IMGSYS_CG_IMG_VCORE_GALS",
				      "IMGSYS_CG_IMG_DIP0",
				      "IMGSYS_CG_IMG_WPE0",
				      "IMGSYS_CG_IMG_WPE1",
				      "IMGSYS_CG_IMG_WPE2",
				      "IMGSYS_CG_IMG_ADL_LARB",
				      "IMGSYS_CG_IMG_ADL_TOP0",
				      "IMGSYS_CG_IMG_ADL_TOP1",
				      "IMGSYS_CG_IMG_GALS",
				      "DIP_TOP_DIP_TOP",
				      "DIP_NR_DIP_NR",
				      "WPE1_CG_DIP1_WPE",
				      "WPE2_CG_DIP1_WPE",
				      "WPE3_CG_DIP1_WPE",
				      "ME_CG_IPE",
				      "ME_CG_IPE_TOP",
				      "ME_CG",
				      "ME_CG_LARB12";
			operating-points-v2 = <&opp_table_img>, <&opp_table_ipe>;
			dvfsrc-vmm-supply = <&vmm_proxy_label>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_IMGI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_UFDI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_IMGBI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_IMGCI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_SMTI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_SMTI_T4_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_TNCSTI_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_TNCSTI_T4_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_YUVO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_YUVBO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_YUVCO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_TIMGO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_YUVO_T2_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_YUVO_T5_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_IMGI_T1_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_IMGBI_T1_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_IMGCI_T1_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_SMTI_T4_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_TNCSO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_SMTO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_SMTO_T4_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_TNCSTO_T1_A)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_YUVO_T2_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_YUVO_T5_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG1_SMTO_T4_B)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_IMGI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_IMGBI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_IMGCI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_IMGDI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_DEPI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_DMGI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_SMTI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_RECI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_RECI_D1_N)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_TNRWI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_TNRCI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_TNRCI_D1_N)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_IMG4O_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_IMG4BO_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_SMTI_D8)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_SMTO_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_TNRMO_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_TNRMO_D1_N)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_SMTO_D8)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L10_IMG2_DBGO_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WPE_RDMA0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WPE_RDMA1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WPE_RDMA_4P0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WPE_RDMA_4P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WPE_CQ0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WPE_CQ1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_PIMGI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_PIMGBI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_PIMGCI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_IMGI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_IMGBI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_IMGCI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_SMTI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_SMTI_T4_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_SMTI_T6_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_YUVO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_YUVBO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_YUVCO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WPE_WDMA0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WPE_WDMA_4P0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_WROT_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_TCCSO_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_TCCSI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_TIMGO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_YUVO_T2_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_YUVO_T5_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_SMTO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_SMTO_T4_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_SMTO_T6_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG2_DBGO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L12_IPE_ME_RDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L12_IPE_ME_WDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_VIP1_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_VIPBI_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_SMTI_D6)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_TNCSTI_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_TNCSTI_D4)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_SMTI_D4)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_IMG3O_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_IMG3BO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_IMG3CO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_IMG2O_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_SMTI_D9)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_SMTO_D4)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_FEO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_TNCSO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_TNCSTO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_SMTO_D6)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_SMTO_D9)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_TNCO_D1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L15_IMG2_TNCO_D1_N)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WPE_RDMA0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WPE_RDMA1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WPE_RDMA_4P0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WPE_RDMA_4P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WPE_CQ0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WPE_CQ1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_PIMGI_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_PIMGBI_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_PIMGCI_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_IMGI_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_IMGBI_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_IMGCI_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_SMTI_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_SMTI_T4_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_SMTI_T6_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_YUVO_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_YUVBO_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_YUVCO_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WPE_WDMA0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WPE_WDMA_4P0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_WROT_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_TCCSO_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_TCCSI_P1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_TIMGO_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_YUVO_T2_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_YUVO_T5_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_SMTO_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_SMTO_T4_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_SMTO_T6_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L22_IMG2_DBGO_T1_C)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WPE_RDMA0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WPE_RDMA1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WPE_RDMA_4P0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WPE_RDMA_4P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WPE_CQ0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WPE_CQ1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_PIMGI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_PIMGBI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_PIMGCI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_IMGI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_IMGBI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_IMGCI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_SMTI_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_SMTI_T4_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_SMTI_T6_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_YUVO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_YUVBO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_YUVCO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WPE_WDMA0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WPE_WDMA_4P0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_WROT_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_TCCSO_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_TCCSI_P1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_TIMGO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_YUVO_T2_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_YUVO_T5_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_SMTO_T1_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_SMTO_T4_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_SMTO_T6_C)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L23_IMG2_DBGO_T1_C)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
					"l9_imgi_t1_a",
					"l9_ufdi_t1_a",
					"l9_imgbi_t1_a",
					"l9_imgci_t1_a",
					"l9_smti_t1_a",
					"l9_smti_t4_a",
					"l9_tncsti_t1_a",
					"l9_tncsti_t4_a",
					"l9_yuvo_t1_a",
					"l9_yuvbo_t1_a",
					"l9_yuvco_t1_a",
					"l9_timgo_t1_a",
					"l9_yuvo_t2_a",
					"l9_yuvo_t5_a",
					"l9_imgi_t1_b",
					"l9_imgbi_t1_b",
					"l9_imgci_t1_b",
					"l9_smti_t4_b",
					"l9_tncso_t1_a",
					"l9_smto_t1_a",
					"l9_smto_t4_a",
					"l9_tncsto_t1_a",
					"l9_yuvo_t2_b",
					"l9_yuvo_t5_b",
					"l9_smto_t4_b",
					"l10_imgi_d1",
					"l10_imgbi_d1",
					"l10_imgci_d1",
					"l10_imgdi_d1",
					"l10_depi_d1",
					"l10_dmgi_d1",
					"l10_smti_d1",
					"l10_reci_d1",
					"l10_reci_d1_n",
					"l10_tnrwi_d1",
					"l10_tnrci_d1",
					"l10_tnrci_d1_n",
					"l10_img4o_d1",
					"l10_img4bo_d1",
					"l10_smti_d8",
					"l10_smto_d1",
					"l10_tnrmo_d1",
					"l10_tnrmo_d1_n",
					"l10_smto_d8",
					"l10_dbgo_d1",
					"l11_wpe_rdma0",
					"l11_wpe_rdma1",
					"l11_wpe_rdma_4p0",
					"l11_wpe_rdma_4p1",
					"l11_wpe_cq0",
					"l11_wpe_cq1",
					"l11_pimgi_p1",
					"l11_pimgbi_p1",
					"l11_pimgci_p1",
					"l11_imgi_t1_c",
					"l11_imgbi_t1_c",
					"l11_imgci_t1_c",
					"l11_smti_t1_c",
					"l11_smti_t4_c",
					"l11_smti_t6_c",
					"l11_yuvo_t1_c",
					"l11_yuvbo_t1_c",
					"l11_yuvco_t1_c",
					"l11_wpe_wdma0",
					"l11_wpe_wdma_4p0",
					"l11_wrot_p1",
					"l11_tccso_p1",
					"l11_tccsi_p1",
					"l11_timgo_t1_c",
					"l11_yuvo_t2_c",
					"l11_yuvo_t5_c",
					"l11_smto_t1_c",
					"l11_smto_t4_c",
					"l11_smto_t6_c",
					"l11_dbgo_t1_c",
					"l12_me_rdma",
					"l12_me_wdma",
					"l15_vipi_d1",
					"l15_vipbi_d1",
					"l15_smti_d6",
					"l15_tncsti_d1",
					"l15_tncsti_d4",
					"l15_smti_d4",
					"l15_img3o_d1",
					"l15_img3bo_d1",
					"l15_img3co_d1",
					"l15_img2o_d1",
					"l15_smti_d9",
					"l15_smto_d4",
					"l15_feo_d1",
					"l15_tncso_d1",
					"l15_tncsto_d1",
					"l15_smto_d6",
					"l15_smto_d9",
					"l15_tnco_d1",
					"l15_tnco_d1_n",
					"l22_wpe_rdma0",
					"l22_wpe_rdma1",
					"l22_wpe_rdma_4p0",
					"l22_wpe_rdma_4p1",
					"l22_wpe_cq0",
					"l22_wpe_cq1",
					"l22_pimgi_p1",
					"l22_pimgbi_p1",
					"l22_pimgci_p1",
					"l22_imgi_t1_c",
					"l22_imgbi_t1_c",
					"l22_imgci_t1_c",
					"l22_smti_t1_c",
					"l22_smti_t4_c",
					"l22_smti_t6_c",
					"l22_yuvo_t1_c",
					"l22_yuvbo_t1_c",
					"l22_yuvco_t1_c",
					"l22_wpe_wdma0",
					"l22_wpe_wdma_4p0",
					"l22_wrot_p1",
					"l22_tccso_p1",
					"l22_tccsi_p1",
					"l22_timgo_t1_c",
					"l22_yuvo_t2_c",
					"l22_yuvo_t5_c",
					"l22_smto_t1_c",
					"l22_smto_t4_c",
					"l22_smto_t6_c",
					"l22_dbgo_t1_c",
					"l23_wpe_rdma0",
					"l23_wpe_rdma1",
					"l23_wpe_rdma_4p0",
					"l23_wpe_rdma_4p1",
					"l23_wpe_cq0",
					"l23_wpe_cq1",
					"l23_pimgi_p1",
					"l23_pimgbi_p1",
					"l23_pimgci_p1",
					"l23_imgi_t1_c",
					"l23_imgbi_t1_c",
					"l23_imgci_t1_c",
					"l23_smti_t1_c",
					"l23_smti_t4_c",
					"l23_smti_t6_c",
					"l23_yuvo_t1_c",
					"l23_yuvbo_t1_c",
					"l23_yuvco_t1_c",
					"l23_wpe_wdma0",
					"l23_wpe_wdma_4p0",
					"l23_wrot_p1",
					"l23_tccso_p1",
					"l23_tccsi_p1",
					"l23_timgo_t1_c",
					"l23_yuvo_t2_c",
					"l23_yuvo_t5_c",
					"l23_smto_t1_c",
					"l23_smto_t4_c",
					"l23_smto_t6_c",
					"l23_dbgo_t1_c";
#endif
		};

		vdec_gcon@16000000 {
			compatible = "mediatek,vdec_gcon";
			reg = <0 0x16000000 0 0x10000>;
		};

		vdec@1600d000 {
			compatible = "mediatek,vdec";
			reg = <0 0x1600d000 0 0x1000>;
		};

		vdec@1600f000 {
			compatible = "mediatek,vdec";
			reg = <0 0x1600f000 0 0x800>;
		};

		vdec@1600f800 {
			compatible = "mediatek,vdec";
			reg = <0 0x1600f800 0 0x400>;
		};

		vdec_gcon@16010000 {
			compatible = "mediatek,vdec_gcon";
			reg = <0 0x16010000 0 0x8000>;
		};

		vdec@16020000 {
			compatible = "mediatek,vdec";
			reg = <0 0x16020000 0 0xd000>;
		};

		vdec@1602e000 {
			compatible = "mediatek,vdec";
			reg = <0 0x1602e000 0 0x1000>;
		};

		vdec@1602f000 {
			compatible = "mediatek,vdec";
			reg = <0 0x1602f000 0 0x800>;
		};

		vdec@1602f800 {
			compatible = "mediatek,vdec";
			reg = <0 0x1602f800 0 0x400>;
		};

		venc_gcon@17000000 {
			compatible = "mediatek,venc_gcon";
			reg = <0 0x17000000 0 0x10000>;
		};

		smi_larb7@17010000 {
			compatible = "mediatek,smi_larb7";
			reg = <0 0x17010000 0 0x10000>;
		};

		venc@17020000 {
			compatible = "mediatek,venc";
			reg = <0 0x17020000 0 0x10000>;
		};

		jpgenc@17030000 {
			compatible = "mediatek,jpgenc";
			reg = <0 0x17030000 0 0x10000>;
		};

		jpgdec@17040000 {
			compatible = "mediatek,jpgdec";
			reg = <0 0x17040000 0 0x10000>;
		};

		jpgdec_c1@17050000 {
			compatible = "mediatek,jpgdec_c1";
			reg = <0 0x17050000 0 0x10000>;
		};

		mbist@17060000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17060000 0 0x10000>;
		};

		venc_gcon@17800000 {
			compatible = "mediatek,venc_gcon";
			reg = <0 0x17800000 0 0x10000>;
		};

		smi_larb8@17810000 {
			compatible = "mediatek,smi_larb8";
			reg = <0 0x17810000 0 0x10000>;
		};

		venc@17820000 {
			compatible = "mediatek,venc";
			reg = <0 0x17820000 0 0x10000>;
		};

		jpgenc@17830000 {
			compatible = "mediatek,jpgenc";
			reg = <0 0x17830000 0 0x10000>;
		};

		jpgdec@17840000 {
			compatible = "mediatek,jpgdec";
			reg = <0 0x17840000 0 0x10000>;
		};

		mbist@17860000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17860000 0 0x10000>;
		};

		mdpsys_config@1f000000 {
			compatible = "mediatek,mdpsys_config";
			reg = <0 0x1f000000 0 0x1000>;
		};

		mdpsys_config_clk: syscon@1f000000 {
			compatible = "mediatek,mt6895-mdpsys", "syscon";
			reg = <0 0x1f000000 0 0x1000>;
			#clock-cells = <1>;
		};

		mdp_mutex0@1f001000 {
			compatible = "mediatek,mdp_mutex0";
			reg = <0 0x1f001000 0 0x1000>;
		};

		mdp_rdma0@1f003000 {
			compatible = "mediatek,mdp_rdma0";
			reg = <0 0x1f003000 0 0x1000>;
		};

		mdp_rdma1@1f004000 {
			compatible = "mediatek,mdp_rdma1";
			reg = <0 0x1f004000 0 0x1000>;
		};

		mdp_hdr0@1f005000 {
			compatible = "mediatek,mdp_hdr0";
			reg = <0 0x1f005000 0 0x1000>;
		};

		mdp_hdr1@1f006000 {
			compatible = "mediatek,mdp_hdr1";
			reg = <0 0x1f006000 0 0x1000>;
		};

		mdp_aal0@1f007000 {
			compatible = "mediatek,mdp_aal0";
			reg = <0 0x1f007000 0 0x1000>;
		};

		mdp_aal1@1f008000 {
			compatible = "mediatek,mdp_aal1";
			reg = <0 0x1f008000 0 0x1000>;
		};

		mdp_rsz0@1f009000 {
			compatible = "mediatek,mdp_rsz0";
			reg = <0 0x1f009000 0 0x1000>;
		};

		mdp_rsz1@1f00a000 {
			compatible = "mediatek,mdp_rsz1";
			reg = <0 0x1f00a000 0 0x1000>;
		};

		mdp_tdshp0@1f00b000 {
			compatible = "mediatek,mdp_tdshp0";
			reg = <0 0x1f00b000 0 0x1000>;
		};

		mdp_tdshp1@1f00c000 {
			compatible = "mediatek,mdp_tdshp1";
			reg = <0 0x1f00c000 0 0x1000>;
		};

		mdp_color0@1f00d000 {
			compatible = "mediatek,mdp_color0";
			reg = <0 0x1f00d000 0 0x1000>;
		};

		mdp_color1@1f00e000 {
			compatible = "mediatek,mdp_color1";
			reg = <0 0x1f00e000 0 0x1000>;
		};

		mdp_wrot0@1f00f000 {
			compatible = "mediatek,mdp_wrot0";
			reg = <0 0x1f00f000 0 0x1000>;
		};

		mdp_wrot1@1f010000 {
			compatible = "mediatek,mdp_wrot1";
			reg = <0 0x1f010000 0 0x1000>;
		};

		mdp_fg0@1f011000 {
			compatible = "mediatek,mdp_fg0";
			reg = <0 0x1f011000 0 0x1000>;
		};

		mdp_fg1@1f012000 {
			compatible = "mediatek,mdp_fg1";
			reg = <0 0x1f012000 0 0x1000>;
		};

		mdp_rsz2@1f013000 {
			compatible = "mediatek,mdp_rsz2";
			reg = <0 0x1f013000 0 0x1000>;
		};

		mdp_rsz3@1f014000 {
			compatible = "mediatek,mdp_rsz3";
			reg = <0 0x1f014000 0 0x1000>;
		};

		mdp_wrot2@1f015000 {
			compatible = "mediatek,mdp_wrot2";
			reg = <0 0x1f015000 0 0x1000>;
		};

		mdp_wrot3@1f016000 {
			compatible = "mediatek,mdp_wrot3";
			reg = <0 0x1f016000 0 0x1000>;
		};

		hre_top_mdpsys@1f017000 {
			compatible = "mediatek,hre_top_mdpsys";
			reg = <0 0x1f017000 0 0x1000>;
		};

		mdpsys_config@1f800000 {
			compatible = "mediatek,mdpsys_config";
			reg = <0 0x1f800000 0 0x1000>;
		};

		mdpsys1_config_clk: syscon@1f800000 {
			compatible = "mediatek,mt6895-mdpsys1_config", "syscon";
			reg = <0 0x1f800000 0 0x1000>;
			#clock-cells = <1>;
		};

		mdp_mutex0@1f801000 {
			compatible = "mediatek,mdp_mutex0";
			reg = <0 0x1f801000 0 0x1000>;
		};

		mdp_rdma0@1f803000 {
			compatible = "mediatek,mdp_rdma0";
			reg = <0 0x1f803000 0 0x1000>;
		};

		mdp_rdma1@1f804000 {
			compatible = "mediatek,mdp_rdma1";
			reg = <0 0x1f804000 0 0x1000>;
		};

		mdp_hdr0@1f805000 {
			compatible = "mediatek,mdp_hdr0";
			reg = <0 0x1f805000 0 0x1000>;
		};

		mdp_hdr1@1f806000 {
			compatible = "mediatek,mdp_hdr1";
			reg = <0 0x1f806000 0 0x1000>;
		};

		mdp_aal0@1f807000 {
			compatible = "mediatek,mdp_aal0";
			reg = <0 0x1f807000 0 0x1000>;
		};

		mdp_aal1@1f808000 {
			compatible = "mediatek,mdp_aal1";
			reg = <0 0x1f808000 0 0x1000>;
		};

		mdp_rsz0@1f809000 {
			compatible = "mediatek,mdp_rsz0";
			reg = <0 0x1f809000 0 0x1000>;
		};

		mdp_rsz1@1f80a000 {
			compatible = "mediatek,mdp_rsz1";
			reg = <0 0x1f80a000 0 0x1000>;
		};

		mdp_tdshp0@1f80b000 {
			compatible = "mediatek,mdp_tdshp0";
			reg = <0 0x1f80b000 0 0x1000>;
		};

		mdp_tdshp1@1f80c000 {
			compatible = "mediatek,mdp_tdshp1";
			reg = <0 0x1f80c000 0 0x1000>;
		};

		mdp_color0@1f80d000 {
			compatible = "mediatek,mdp_color0";
			reg = <0 0x1f80d000 0 0x1000>;
		};

		mdp_color1@1f80e000 {
			compatible = "mediatek,mdp_color1";
			reg = <0 0x1f80e000 0 0x1000>;
		};

		mdp_wrot0@1f80f000 {
			compatible = "mediatek,mdp_wrot0";
			reg = <0 0x1f80f000 0 0x1000>;
		};

		mdp_wrot1@1f810000 {
			compatible = "mediatek,mdp_wrot1";
			reg = <0 0x1f810000 0 0x1000>;
		};

		mdp_fg0@1f811000 {
			compatible = "mediatek,mdp_fg0";
			reg = <0 0x1f811000 0 0x1000>;
		};

		mdp_fg1@1f812000 {
			compatible = "mediatek,mdp_fg1";
			reg = <0 0x1f812000 0 0x1000>;
		};

		mdp_rsz2@1f813000 {
			compatible = "mediatek,mdp_rsz2";
			reg = <0 0x1f813000 0 0x1000>;
		};

		mdp_rsz3@1f814000 {
			compatible = "mediatek,mdp_rsz3";
			reg = <0 0x1f814000 0 0x1000>;
		};

		mdp_wrot2@1f815000 {
			compatible = "mediatek,mdp_wrot2";
			reg = <0 0x1f815000 0 0x1000>;
		};

		mdp_wrot3@1f816000 {
			compatible = "mediatek,mdp_wrot3";
			reg = <0 0x1f816000 0 0x1000>;
		};

		hre_top_mdpsys@1f817000 {
			compatible = "mediatek,hre_top_mdpsys";
			reg = <0 0x1f817000 0 0x1000>;
		};

		odm: odm {
			compatible = "simple-bus";
			/* reserved for overlay by odm */
		};

		ssusb: usb0@11201000 {
			compatible = "mediatek,mtu3";
			reg = <0 0x11201000 0 0x2e00>,
				<0 0x11203e00 0 0x0100>;
			reg-names = "mac", "ippc";
			vusb33-supply = <&mt6368_vusb>;
			interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH 0>;
			phy-cells = <1>;
			phys = <&u2port0 PHY_TYPE_USB2>,
				 <&u3port0 PHY_TYPE_USB3>;
			clocks = <&topckgen_clk CLK_TOP_USB_TOP_SEL>,
				<&topckgen_clk CLK_TOP_USB_XHCI_SEL>;
			clock-names = "sys_ck", "host_ck";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			dr_mode = "otg";
			maximum-speed = "high-speed";
			mediatek,force-vbus;
			mediatek,clk-mgr;
			mediatek,usb3-drd;
			mediatek,hw-req-ctrl;
			mediatek,noise-still-tr;
			mediatek,gen1-txdeemph;
			usb-role-switch;
			cdp-block;
			port {
				mtu3_drd_switch: endpoint@0 {
					remote-endpoint = <&usb_role>;
				};
			};

			usb_host: xhci0@11200000 {
				compatible = "mediatek,mtk-xhci";
				reg = <0 0x11200000 0 0x1000>;
				reg-names = "mac";
				interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH 0>;
				clocks = <&clk26m>;
				clock-names = "sys_ck";
				status = "okay";
			};
		};

		u3phy: usb-phy0@11e40000 {
			compatible = "mediatek,xsphy";
			reg = <0 0x11e43000 0 0x200>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			u2port0: usb2-phy0@11e40000 {
				reg = <0 0x11e40000 0 0x400>;
				clocks = <&clk26m>;
				clock-names = "ref";
				#phy-cells = <1>;
				usb2jtag = <&vlpcfg_bus_clk 2>;
				/*nvmem-cells = <&u2_phy_data>, <&u2_phy_data>;*/
				/*nvmem-cell-names = "intr_cal", "term_cal";*/
				/*nvmem-cell-masks = <0x3f 0xf00>;*/
				/*mediatek,efuse-intr = <0x26>;*/
				/*mediatek,eye-vrt = <2>;*/
				/*mediatek,eye-vrt-host = <2>;*/
				/*mediatek,discth= <0x9>;*/
			};

			u3port0: usb3-phy0@11e43000 {
				reg = <0 0x11e43400 0 0x500>;
				clocks = <&clk26m>;
				clock-names = "ref";
				#phy-cells = <1>;
			};
		};

		u3fpgaphy: usb-phy {
			compatible = "mediatek,fpga-u3phy";
			mediatek,ippc = <0x11203e00>;
			#address-cells = <2>;
			#size-cells = <2>;
			fpga_i2c_physical_base = <0x11d01000>;
			status = "disabled";

			u3fpgaport0: usb-phy@0 {
				chip-id= <0xa60931a>;
				port = <0>;
				pclk_phase = <23>;
				#phy-cells = <1>;
			};
		};

		extcon_usb: extcon_usb {
			compatible = "mediatek,extcon-usb";
			/*vbus-supply = <&mt6375_otg_vbus>;*/
			vbus-voltage = <5000000>;
			vbus-current = <1800000>;
			/*charger = <&mt6375_chg>;*/
			tcpc = "type_c_port0";
			mediatek,bypss-typec-sink = <1>;
			port {
				usb_role: endpoint@0 {
					remote-endpoint = <&mtu3_drd_switch>;
				};
			};
		};

		mrdump_ext_rst: mrdump_ext_rst {
			compatible = "mediatek, mrdump_ext_rst-eint";
			mode = "IRQ";
			status = "okay";
		};

		mipi_tx_config0: mipi_tx_config@11f70000 {
			compatible = "mediatek,mipi_tx_config0",
				"mediatek,mt6895-mipi-tx";
			reg = <0 0x11f70000 0 0x1000>;
			clocks = <&clk26m>;
			#clock-cells = <0>;
			#phy-cells = <0>;
			clock-output-names = "mipi_tx0_pll";
		};
	};

	lk_charger: lk_charger {
		compatible = "mediatek,lk_charger";
		enable_anime;
		/* enable_pe_plus; */
		enable_pd20_reset;
		power_path_support;
		max_charger_voltage = <6500000>;
		fast_charge_voltage = <3000000>;

		/* charging current */
		usb_charger_current = <500000>;
		ac_charger_current = <2050000>;
		ac_charger_input_current = <3200000>;
		non_std_ac_charger_current = <500000>;
		charging_host_charger_current = <1500000>;
		ta_ac_charger_current = <3000000>;
		pd_charger_current = <500000>;

		/* battery temperature protection */
		temp_t4_threshold = <50>;
		temp_t3_threshold = <45>;
		temp_t1_threshold = <0>;

		/* enable check vsys voltage */
		enable_check_vsys;
	};

	pe: pe {
		compatible = "mediatek,charger,pe";
		gauge = <&mtk_gauge>;

		ta_12v_support;
		ta_9v_support;

		pe_ichg_level_threshold = <1000000>; /* uA */
		ta_start_battery_soc = <0>;
		ta_stop_battery_soc = <85>;
		min_charger_voltage = <4600000>;

		ta_ac_12v_input_current = <3200000>;
		ta_ac_9v_input_current = <3200000>;
		ta_ac_7v_input_current = <3200000>;
		pe_charger_current = <3000000>;
		vbat_threshold = <4150>;
	};

	pe2: pe2 {
		compatible = "mediatek,charger,pe2";
		gauge = <&mtk_gauge>;

		/* PE 2.0 */
		pe20_ichg_level_threshold = <1000000>; /* uA */
		ta_start_battery_soc = <0>;
		ta_stop_battery_soc = <85>;
		min_charger_voltage = <4600000>;

		/* cable measurement impedance */
		cable_imp_threshold = <699>;
		vbat_cable_imp_threshold = <3900000>; /* uV */

		/* single charger */
		sc_input_current = <3200000>;
		sc_charger_current = <3000000>;

		/* dual charger in series*/
		dcs_input_current = <3200000>;
		dcs_chg1_charger_current = <1500000>;
		dcs_chg2_charger_current = <1500000>;

		dual_polling_ieoc = <450000>;
		slave_mivr_diff = <100000>;
		vbat_threshold = <4150>;
	};

	pdc: pdc {
		compatible = "mediatek,charger,pd";
		gauge = <&mtk_gauge>;

		min_charger_voltage = <4600000>;
		pd_vbus_low_bound = <5000000>;
		pd_vbus_upper_bound = <5000000>;
		vsys_watt = <5000000>;
		ibus_err = <14>;

		pd_stop_battery_soc = <80>;

		/* single charger */
		sc_input_current = <3200000>;
		sc_charger_current = <3000000>;

		/* dual charger in series*/
		dcs_input_current = <3200000>;
		dcs_chg1_charger_current = <1500000>;
		dcs_chg2_charger_current = <1500000>;

		/* dual charger */
		dual_polling_ieoc = <450000>;
		slave_mivr_diff = <100000>;
		vbat_threshold = <4150>;
	};

	pe4: pe4 {
		compatible = "mediatek,charger,pe4";
		gauge = <&mtk_gauge>;

		min_charger_voltage = <4600000>;
		pe40_stop_battery_soc = <80>;

		high_temp_to_leave_pe40 = <46>;
		high_temp_to_enter_pe40 = <39>;
		low_temp_to_leave_pe40 = <10>;
		low_temp_to_enter_pe40 = <16>;
		ibus_err = <14>;

		/* PE 4.0 cable impedance (mohm) */
		pe40_r_cable_1a_lower = <500>;
		pe40_r_cable_2a_lower = <351>;
		pe40_r_cable_3a_lower = <240>;

		/* single charger */
		sc_input_current = <3200000>;
		sc_charger_current = <3000000>;

		/* dual charger in series*/
		dcs_input_current = <3200000>;
		dcs_chg1_charger_current = <1500000>;
		dcs_chg2_charger_current = <1500000>;

		dual_polling_ieoc = <450000>;
		slave_mivr_diff = <100000>;
		vbat_threshold = <4150>;
	};

	pe5: pe5 {
		compatible = "mediatek,charger,pe5";
		gauge = <&mtk_gauge>;
		polling_interval = <10000>;
		ta_cv_ss_repeat_tmin = <25>;
		vbat_cv = <4350>;
		start_soc_min = <0>;
		start_soc_max = <80>;
		start_vbat_max = <4300>;
		idvchg_term = <500>;
		idvchg_step = <50>;
		ita_level = <3000 2500 2000 1500>;
		rcable_level = <250 300 375 500>;
		ita_level_dual = <5000 3700 3400 3000>;
		rcable_level_dual = <230 350 450 550>;
		idvchg_ss_init = <1000>;
		idvchg_ss_step = <250>;
		idvchg_ss_step1 = <100>;
		idvchg_ss_step2 = <50>;
		idvchg_ss_step1_vbat = <4000>;
		idvchg_ss_step2_vbat = <4200>;
		ta_blanking = <400>;
		swchg_aicr = <0>;
		swchg_ichg = <1200>;
		swchg_aicr_ss_init = <400>;
		swchg_aicr_ss_step = <200>;
		swchg_off_vbat = <4250>;
		force_ta_cv_vbat = <4250>;
		chg_time_max = <5400>;
		tta_level_def = <0 0 0 0 25 50 60 70 80>;
		tta_curlmt = <0 0 0 0 0 300 600 900 (-1)>;
		tta_recovery_area = <3>;
		tbat_level_def = <0 0 0 5 25 40 43 46 50>;
		tbat_curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat_recovery_area = <3>;
		tdvchg_level_def = <0 0 0 5 25 55 60 65 70>;
		tdvchg_curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg_recovery_area = <3>;
		tswchg_level_def = <0 0 0 5 25 65 70 75 80>;
		tswchg_curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg_recovery_area = <3>;
		ifod_threshold = <200>;
		rsw_min = <20>;
		ircmp_rbat = <40>;
		ircmp_vclamp = <0>;
		vta_cap_min = <6800>;
		vta_cap_max = <11000>;
		ita_cap_min = <1000>;
		support_ta = "pca_ta_pps", "pd_adapter";
		allow_not_check_ta_status;
		vbat_threshold = <4150>;
	};

	charger: charger {
		compatible = "mediatek,charger";
		gauge = <&mtk_gauge>;
		charger = <&mt6375_chg>;
		bootmode = <&chosen>;

		algorithm_name = "Basic";
		charger_configuration= <0>;

		/* common */
		battery_cv = <4350000>;
		max_charger_voltage = <6500000>;
		min_charger_voltage = <4600000>;

		/* sw jeita */
		/* enable_sw_jeita; */
		jeita_temp_above_t4_cv = <4240000>;
		jeita_temp_t3_to_t4_cv = <4240000>;
		jeita_temp_t2_to_t3_cv = <4340000>;
		jeita_temp_t1_to_t2_cv = <4240000>;
		jeita_temp_t0_to_t1_cv = <4040000>;
		jeita_temp_below_t0_cv = <4040000>;
		temp_t4_thres = <50>;
		temp_t4_thres_minus_x_degree = <47>;
		temp_t3_thres = <45>;
		temp_t3_thres_minus_x_degree = <39>;
		temp_t2_thres = <10>;
		temp_t2_thres_plus_x_degree = <16>;
		temp_t1_thres = <0>;
		temp_t1_thres_plus_x_degree = <6>;
		temp_t0_thres = <0>;
		temp_t0_thres_plus_x_degree = <0>;
		temp_neg_10_thres = <0>;

		/* battery temperature protection */
		enable_min_charge_temp;
		min_charge_temp = <0>;
		min_charge_temp_plus_x_degree = <6>;
		max_charge_temp = <50>;
		max_charge_temp_minus_x_degree = <47>;

		/* charging current */
		usb_charger_current = <500000>;
		ac_charger_current = <2050000>;
		ac_charger_input_current = <3200000>;
		charging_host_charger_current = <1500000>;

		/* dynamic mivr */
		enable_dynamic_mivr;
		min_charger_voltage_1 = <4400000>;
		min_charger_voltage_2 = <4200000>;
		max_dmivr_charger_current = <1800000>;

		/* fast charging algo support indicator */
		enable_fast_charging_indicator;
	};

	fm: fm@18000000 {
		compatible = "mediatek,fm";
		family-id = <0x6983>;
		host-id = <0x6895>;
		conn-id = <0x0205>;
		interrupts = <GIC_SPI 759 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	btif: btif@1100c000 {
		compatible = "mediatek,btif";
		reg = <0 0x1100c000 0 0x100>, /*btif base*/
				<0 0x11300b00 0 0x80>,/*btif tx dma base*/
				<0 0x11300b80 0 0x80>;/*btif rx dma base*/
				/*btif irq, IRQS_Sync ID, btif_irq_b*/
		interrupts = <GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH 0>,
				/*btif tx dma irq*/
				<GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH 0>,
				/*btif rx dma irq*/
				<GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&pericfg_ao_clk CLK_PERAOP_0_BTIF>,
				/*btif clock*/
				<&pericfg_ao_clk CLK_PERAOP_1_DMA_BCLK>;
				/*ap dma clock*/
		clock-names = "btifc","apdmac";
	};

	consys: consys@18000000 {
		compatible = "mediatek,mt6895-consys";
		#thermal-sensor-cells = <0>;
		reg = <0 0x10001000 0 0xee4>, /* 0. 0x1000_1000 infracfg_ao */
			<0 0x10005000 0 0xa78>, /* 1. 0x1000_5000 GPIO */
			<0 0x11c30000 0 0xa14>, /* 2. 0x11c3_0000 IOCFG_RT */
			<0 0x11ea0000 0 0xa04>, /* 3. 0x11ea_0000 IOCFG_RTT */
			<0 0x18000000 0 0x470>, /* 4. 0x1800_0000 conn_infra_rgu_on */
			<0 0x18000000 0 0x470>, /* 5. 0x1800_0000 conn_infra_rgu_on */
			<0 0x18001000 0 0x658>, /* 6. 0x1800_1000 conn_infra_cfg_on */
			<0 0x18003000 0 0x204>, /* 7. 0x1800_3000 conn_wt_slp_ctl_reg */
			<0 0x1800e000 0 0x124>, /* 8. 0x1800_e000 conn_infra_bus_cr_on */
			<0 0x18011000 0 0x138>, /* 9. 0x1801_1000 conn_infra_cfg */
			<0 0x18012000 0 0x98>,  /* 10. 0x1801_2000 conn_infra_clkgen_top */
			<0 0x18020000 0 0x4c>,  /* 11. 0x1802_0000 conn_von_bus_bcrm */
			<0 0x18023000 0 0xe28>, /* 12. 0x1802_3000 conn_dbg_ctl */
			<0 0x1803b000 0 0x18>,  /* 13. 0x1803_b000 conn_infra_on_bus_bcrm */
			<0 0x18040000 0 0x2c>,  /* 14. 0x1804_0000 conn_therm_ctl */
			<0 0x18041000 0 0x128>, /* 15. 0x1804_1000 conn_afe_ctl */
			<0 0x18042000 0 0x324>, /* 16. 0x1804_2000 conn_rf_spi_mst_reg */
			<0 0x1804b000 0 0x414>, /* 17. 0x1804_b000 conn_infra_bus_cr */
			<0 0x1804d000 0 0x41c>, /* 18. 0x1804_d000 conn_infra_off_debug_ctrl_ao */
			<0 0x1804f000 0 0x148>, /* 19. 0x1804_f000 conn_infra_off_bus_bcrm */
			<0 0x18053800 0 0x1000>,/* 20. 0x1805_3800 conn_infra_sysram_sw_cr */
			<0 0x18060000 0 0xc08>, /* 21. 0x1806_0000 conn_host_csr_top */
			<0 0x18070000 0 0x8004>,/* 22. 0x1807_0000 conn_semaphore */
			<0 0x1c001000 0 0xfb0>, /* 23. 0x1c00_1000 spm */
			<0 0x1c007000 0 0x51c>; /* 24. 0x1c00_7000 top_rgu */
		power-domains = <&scpsys MT6895_POWER_DOMAIN_CONN>;
		emi-addr = <0>;
		emi-size = <0x7e0000>;
		emi-alignment = <0x100000>;
		emi-max-addr = <0x90000000>;
		tcxo_support = "false";
		scp-shm-addr = <0>;
		scp-shm-size = <0x20000>;
	};

	wifi: wifi@18000000 {
		compatible = "mediatek,wifi";
		reg = <0 0x18000000 0 0x700000>;
		interrupts = <GIC_SPI 522 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 537 IRQ_TYPE_LEVEL_HIGH 0>;
		flavor_bin = "b";
		emi-addr = <0>;
		emi-size = <0x1400000>;
		emi-alignment = <0x1000000>;
		emi-max-addr = <0xC0000000>;
	};

	mgm: mgm {
		compatible = "arm,physical-memory-group-manager";
	};


	mali: mali@13000000 {
		compatible = "mediatek,mali", "arm,mali-valhall";
		reg = <0 0x13000000 0 0x480000>;
		physical-memory-group-manager = <&mgm>;
		interrupts =
			<GIC_SPI 512 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 513 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 514 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 515 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 516 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names =
			"GPU",
			"MMU",
			"JOB",
			"EVENT",
			"PWR";
		operating-points-v2 = <&gpu_mali_opp>;
		#cooling-cells = <2>;
		ged-supply = <&ged>;
	};

	gpu_mali_opp: opp-table0 {
		compatible = "operating-points-v2";
		opp00 {
			opp-hz = /bits/ 64 <860000000>;
			opp-microvolt = <750000>;
		};
		opp01 {
			opp-hz = /bits/ 64 <852000000>;
			opp-microvolt = <743750>;
		};
		opp02 {
			opp-hz = /bits/ 64 <845000000>;
			opp-microvolt = <737500>;
		};
		opp03 {
			opp-hz = /bits/ 64 <837000000>;
			opp-microvolt = <731250>;
		};
		opp04 {
			opp-hz = /bits/ 64 <830000000>;
			opp-microvolt = <725000>;
		};
		opp05 {
			opp-hz = /bits/ 64 <822000000>;
			opp-microvolt = <718750>;
		};
		opp06 {
			opp-hz = /bits/ 64 <815000000>;
			opp-microvolt = <712500>;
		};
		opp07 {
			opp-hz = /bits/ 64 <807000000>;
			opp-microvolt = <706250>;
		};
		opp08 {
			opp-hz = /bits/ 64 <800000000>;
			opp-microvolt = <700000>;
		};
		opp09 {
			opp-hz = /bits/ 64 <773000000>;
			opp-microvolt = <693750>;
		};
		opp10 {
			opp-hz = /bits/ 64 <747000000>;
			opp-microvolt = <687500>;
		};
		opp11 {
			opp-hz = /bits/ 64 <721000000>;
			opp-microvolt = <681250>;
		};
		opp12 {
			opp-hz = /bits/ 64 <695000000>;
			opp-microvolt = <675000>;
		};
		opp13 {
			opp-hz = /bits/ 64 <668000000>;
			opp-microvolt = <668750>;
		};
		opp14 {
			opp-hz = /bits/ 64 <642000000>;
			opp-microvolt = <662500>;
		};
		opp15 {
			opp-hz = /bits/ 64 <616000000>;
			opp-microvolt = <656250>;
		};
		opp16 {
			opp-hz = /bits/ 64 <590000000>;
			opp-microvolt = <650000>;
		};
		opp17 {
			opp-hz = /bits/ 64 <572000000>;
			opp-microvolt = <643750>;
		};
		opp18 {
			opp-hz = /bits/ 64 <555000000>;
			opp-microvolt = <637500>;
		};
		opp19 {
			opp-hz = /bits/ 64 <538000000>;
			opp-microvolt = <631250>;
		};
		opp20 {
			opp-hz = /bits/ 64 <521000000>;
			opp-microvolt = <625000>;
		};
		opp21 {
			opp-hz = /bits/ 64 <504000000>;
			opp-microvolt = <618750>;
		};
		opp22 {
			opp-hz = /bits/ 64 <487000000>;
			opp-microvolt = <612500>;
		};
		opp23 {
			opp-hz = /bits/ 64 <470000000>;
			opp-microvolt = <606250>;
		};
		opp24 {
			opp-hz = /bits/ 64 <453000000>;
			opp-microvolt = <600000>;
		};
		opp25 {
			opp-hz = /bits/ 64 <436000000>;
			opp-microvolt = <593750>;
		};
		opp26 {
			opp-hz = /bits/ 64 <419000000>;
			opp-microvolt = <587500>;
		};
		opp27 {
			opp-hz = /bits/ 64 <402000000>;
			opp-microvolt = <581250>;
		};
		opp28 {
			opp-hz = /bits/ 64 <385000000>;
			opp-microvolt = <575000>;
		};
		opp29 {
			opp-hz = /bits/ 64 <368000000>;
			opp-microvolt = <568750>;
		};
		opp30 {
			opp-hz = /bits/ 64 <351000000>;
			opp-microvolt = <562500>;
		};
		opp31 {
			opp-hz = /bits/ 64 <334000000>;
			opp-microvolt = <556250>;
		};
		opp32 {
			opp-hz = /bits/ 64 <317000000>;
			opp-microvolt = <550000>;
		};
		opp33 {
			opp-hz = /bits/ 64 <304000000>;
			opp-microvolt = <543750>;
		};
		opp34 {
			opp-hz = /bits/ 64 <292000000>;
			opp-microvolt = <537500>;
		};
		opp35 {
			opp-hz = /bits/ 64 <280000000>;
			opp-microvolt = <531250>;
		};
		opp36 {
			opp-hz = /bits/ 64 <268000000>;
			opp-microvolt = <525000>;
		};
		opp37 {
			opp-hz = /bits/ 64 <255000000>;
			opp-microvolt = <518750>;
		};
		opp38 {
			opp-hz = /bits/ 64 <243000000>;
			opp-microvolt = <512500>;
		};
		opp39 {
			opp-hz = /bits/ 64 <231000000>;
			opp-microvolt = <506250>;
		};
		opp40 {
			opp-hz = /bits/ 64 <219000000>;
			opp-microvolt = <500000>;
		};
	};

	gpufreq: gpufreq {
		compatible = "mediatek,gpufreq";
		reg =
			<0 0x13fa0000 0 0x400>,   /* MFG_PLL */
			<0 0x13fa0c00 0 0x400>,   /* MFGSC_PLL */
			<0 0x13fbf000 0 0x1000>,  /* MFG_TOP_CONFIG (G3D_CONFIG) */
			<0 0x13f90000 0 0x10000>, /* MFG_RPC */
			<0 0x1c001000 0 0x1000>,  /* SLEEP */
			<0 0x10000000 0 0x1000>,  /* TOPCKGEN */
			<0 0x1021c000 0 0x1000>,  /* NTH_EMICFG_REG */
			<0 0x1021e000 0 0x1000>,  /* STH_EMICFG_REG */
			<0 0x10001000 0 0x1000>,  /* INFRACFG_AO */
			<0 0x10023000 0 0x1000>,  /* INFRA_AO_DEBUG_CTRL */
			<0 0x1002b000 0 0x1000>,  /* INFRA_AO1_DEBUG_CTRL */
			<0 0x10042000 0 0x1000>,  /* NTH_EMI_AO_DEBUG_CTRL */
			<0 0x11ee0000 0 0x1000>,  /* EFUSE */
			<0 0x13fb9c00 0 0x100>,   /* MFG_CPE_CONTROL */
			<0 0x13fb6000 0 0x1000>;  /* MFG_CPE_SENSOR */
		reg-names =
			"mfg_pll",
			"mfgsc_pll",
			"mfg_top_config",
			"mfg_rpc",
			"sleep",
			"topckgen",
			"nth_emicfg_reg",
			"sth_emicfg_reg",
			"infracfg_ao",
			"infra_ao_debug_ctrl",
			"infra_ao1_debug_ctrl",
			"nth_emi_ao_debug_ctrl",
			"efuse",
			"mfg_cpe_control",
			"mfg_cpe_sensor";
		/*clocks =*/
			/*<&topckgen_clk CLK_TOPCKGEN_MFG_SEL_0>,*/
			/*<&topckgen_clk CLK_TOPCKGEN_MFGPLL_CK>,*/
			/*<&topckgen_clk CLK_TOPCKGEN_MFG_REF_SEL>,*/
			/*<&topckgen_clk CLK_TOPCKGEN_MFG_SEL_1>,*/
			/*<&topckgen_clk CLK_TOPCKGEN_MFGSCPLL_CK>,*/
			/*<&topckgen_clk CLK_TOPCKGEN_MFGSC_REF_SEL>,*/
			/*<&mfg_top_config_clk CLK_MFG_TOP_CONFIG_BG3D_PDN>;*/
		/*clock-names =*/
			/*"clk_mux",*/
			/*"clk_main_parent",*/
			/*"clk_sub_parent",*/
			/*"clk_sc_mux",*/
			/*"clk_sc_main_parent",*/
			/*"clk_sc_sub_parent",*/
			/*"subsys_mfg_cg";*/
		_vcore-supply = <&mt6363_vbuck2>;
		/*_dvfsrc-supply = <&dvfsrc_vcore>;*/
		_vstack-supply = <&mt6368_vbuck2>;
		_vsram-supply = <&mt6363_vbuck4>;
		gpufreq_wrapper-supply = <&gpufreq_wrapper>;
		fhctl-supply = <&fhctl>;
	};

	gpufreq_wrapper: gpufreq_wrapper {
		compatible = "mediatek,gpufreq_wrapper";
		gpufreq-version = <2>;
		dual-buck = <1>;
		gpueb-support = <0>;
	};

	ged: ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <&gpufreq>;
	};

	low_battery_throttling {
		compatible = "mediatek,low_battery_throttling";
		status = "disabled";
		hv_thd_volt = <3400>;
		lv1_thd_volt = <3250>;
		lv2_thd_volt = <3100>;
	};

	pbm: pbm {
		compatible = "mediatek,pbm";
		status = "disabled";
	};

	mdpm: mdpm {
		compatible = "mediatek,mt6895-mdpm";
		status = "disabled";
	};

	cpu_power_throttling: cpu_power_throttling {
		compatible = "mediatek,cpu-power-throttling";
		status = "disabled";
		lbat_cpu_limit = <900000 900000>;
		oc_cpu_limit = <900000 900000>;
	};

	md_power_throttling: md_power_throttling {
		compatible = "mediatek,md-power-throttling";
		status = "disabled";
		lbat_md_reduce_tx = <6>;
		oc_md_reduce_tx = <6>;
	};

	bp_thl: bp_thl {
		compatible = "mediatek,mtk-bp-thl";
		status = "disabled";
		soc_limit = <15>;
		soc_limit_ext = <20>;
		soc_limit_ext_release = <25>;
	};

/** audio device nodes start **/

	smart_pa: smart_pa {
	};

	pd_adapter: pd_adapter {
		compatible = "mediatek,pd_adapter";
		boot_mode = <&chosen>;
		adapter_name = "pd_adapter";
		force_cv;
		phys = <&u2port0 PHY_TYPE_USB2>;
		phy-names = "usb2-phy";
	};

	flashlight_core: flashlight_core {
		compatible = "mediatek,flashlight_core";
	};

	mtk_composite_v4l2_1: mtk_composite_v4l2_1 {
		compatible = "mediatek,mtk_composite_v4l2_1";
	};

	mtk_ctd: mtk_ctd {
		compatible = "mediatek,mtk_ctd";
		bc12 = <&mt6375_chg>;
		bc12_sel = <0>;
	};

	subpmic_pmu_eint: subpmic_pmu_eint {
	};

	afe: mt6895-afe-pcm@1e100000 {
		compatible = "mediatek,mt6895-sound";
		reg = <0 0x1e100000 0 0x2000>;
		interrupts = <GIC_SPI 416 IRQ_TYPE_LEVEL_HIGH 0>;
		topckgen = <&topckgen_clk>;
		apmixedsys = <&apmixedsys_clk>;
		infracfg = <&infracfg_ao_clk>;
		power-domains = <&scpsys MT6895_POWER_DOMAIN_AUDIO>;
		clocks = <&afe_clk CLK_AFE_AFE>,
			<&afe_clk CLK_AFE_DAC>,
			<&afe_clk CLK_AFE_DAC_PREDIS>,
			<&afe_clk CLK_AFE_ADC>,
			<&afe_clk CLK_AFE_ADDA6_ADC>,
			<&afe_clk CLK_AFE_22M>,
			<&afe_clk CLK_AFE_24M>,
			<&afe_clk CLK_AFE_APLL_TUNER>,
			<&afe_clk CLK_AFE_APLL2_TUNER>,
			<&afe_clk CLK_AFE_TDM>,
			<&afe_clk CLK_AFE_ADDA6_ADC>,
			<&afe_clk CLK_AFE_NLE>,
			<&afe_clk CLK_AFE_DAC_HIRES>,
			<&afe_clk CLK_AFE_ADC_HIRES>,
			<&afe_clk CLK_AFE_ADC_HIRES_TML>,
			<&afe_clk CLK_AFE_ADDA6_ADC_HIRES>,
			<&afe_clk CLK_AFE_3RD_DAC>,
			<&afe_clk CLK_AFE_3RD_DAC_PREDIS>,
			<&afe_clk CLK_AFE_3RD_DAC_TML>,
			<&afe_clk CLK_AFE_3RD_DAC_HIRES>,
			<&topckgen_clk CLK_TOP_AUDIO_SEL>,
			<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
			<&topckgen_clk CLK_TOP_MAINPLL_D4_D4>,
			<&topckgen_clk CLK_TOP_AUD_1_SEL>,
			<&topckgen_clk CLK_TOP_APLL1>,
			<&topckgen_clk CLK_TOP_AUD_2_SEL>,
			<&topckgen_clk CLK_TOP_APLL2>,
			<&topckgen_clk CLK_TOP_AUD_ENGEN1_SEL>,
			<&topckgen_clk CLK_TOP_APLL1_D4>,
			<&topckgen_clk CLK_TOP_AUD_ENGEN2_SEL>,
			<&topckgen_clk CLK_TOP_APLL2_D4>,
			<&topckgen_clk CLK_TOP_APLL_I2S0_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S1_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S2_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S3_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S4_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S5_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S6_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S7_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S8_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S9_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV0>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV1>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV2>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV3>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV4>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIVB>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV5>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV6>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV7>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV8>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV9>,
			<&topckgen_clk CLK_TOP_AUDIO_H_SEL>,
			<&topckgen_clk CLK_TOP_TCK_26M_MX9>;

		clock-names = "aud_afe_clk",
			"aud_dac_clk",
			"aud_dac_predis_clk",
			"aud_adc_clk",
			"aud_adda6_adc_clk",
			"aud_apll22m_clk",
			"aud_apll24m_clk",
			"aud_apll1_tuner_clk",
			"aud_apll2_tuner_clk",
			"aud_tdm_clk",
			"aud_tml_clk",
			"aud_nle",
			"aud_dac_hires_clk",
			"aud_adc_hires_clk",
			"aud_adc_hires_tml",
			"aud_adda6_adc_hires_clk",
			"aud_3rd_dac_clk",
			"aud_3rd_dac_predis_clk",
			"aud_3rd_dac_tml",
			"aud_3rd_dac_hires_clk",
			"top_mux_audio",
			"top_mux_audio_int",
			"top_mainpll_d4_d4",
			"top_mux_aud_1",
			"top_apll1_ck",
			"top_mux_aud_2",
			"top_apll2_ck",
			"top_mux_aud_eng1",
			"top_apll1_d4",
			"top_mux_aud_eng2",
			"top_apll2_d4",
			"top_i2s0_m_sel",
			"top_i2s1_m_sel",
			"top_i2s2_m_sel",
			"top_i2s3_m_sel",
			"top_i2s4_m_sel",
			"top_i2s5_m_sel",
			"top_i2s6_m_sel",
			"top_i2s7_m_sel",
			"top_i2s8_m_sel",
			"top_i2s9_m_sel",
			"top_apll12_div0",
			"top_apll12_div1",
			"top_apll12_div2",
			"top_apll12_div3",
			"top_apll12_div4",
			"top_apll12_divb",
			"top_apll12_div5",
			"top_apll12_div6",
			"top_apll12_div7",
			"top_apll12_div8",
			"top_apll12_div9",
			"top_mux_audio_h",
			"top_clk26m_clk";
	};

	audio_sram@1e102000 {
		compatible = "mediatek,audio_sram";
		reg = <0 0x1e102000 0 0x18000>;
		prefer_mode = <0>;
		mode_size = <0x12000 0x18000>;
		block_size = <0x1000>;
	};

	btcvsd_snd: mtk-btcvsd-snd@18830000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		reg=<0 0x18830000 0 0x2000>, /*PKV_PHYSICAL_BASE*/
			<0 0x18840000 0 0x20000>; /*SRAM_BANK2*/
		interrupts = <GIC_SPI 520 IRQ_TYPE_LEVEL_HIGH 0>;
		mediatek,infracfg = <&infracfg_ao_clk>;
		/*INFRA MISC, conn_bt_cvsd_mask*/
		/*cvsd_mcu_read, write, packet_indicator*/
		mediatek,offset =<0xf00 0x800 0x140 0x144 0x148>;
		disable_write_silence = <1>;
		status = "disabled";
	};

	snd_scp_ultra: snd_scp_ultra {
		compatible = "mediatek,snd_scp_ultra";
		scp_ultra_dl_memif_id = <0x7>;
		scp_ultra_ul_memif_id = <0xf>;
		status = "disabled";
	};

	sound: sound {
		compatible = "mediatek,mt6895-mt6368-sound";
		/* mediatek,snd_audio_dsp = <&snd_audio_dsp>; */
		/* mediatek,headset-codec = <&accdet>; */
		mediatek,platform = <&afe>;
	};

	/* feature : $enable $dl_mem $ul_mem $ref_mem $size */
	snd_audio_dsp: snd_audio_dsp {
		compatible = "mediatek,snd_audio_dsp";
		mtk_dsp_voip = <0x0 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_primary = <0x0 0xffffffff 0xffffffff \
				   0xffffffff 0x30000>;
		mtk_dsp_offload = <0x0 0xffffffff 0xffffffff \
				   0xffffffff 0x400000>;
		mtk_dsp_deep = <0x0 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_playback = <0x0 0x4 0xffffffff 0x14 0x30000>;
		mtk_dsp_music = <0x0 0xffffffff 0xffffffff 0xffffffff 0x0>;
		mtk_dsp_capture1 = <0x0 0xffffffff 0xd 0x13 0x20000>;
		mtk_dsp_a2dp = <0x0 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk_dsp_bledl = <0x0 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_dataprovider = <0x0 0xffffffff 0xf 0xffffffff 0x30000>;
		mtk_dsp_call_final = <0x0 0x0 0x10 0x14 0x18000>;
		mtk_dsp_fast = <0x0 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk_dsp_ktv = <0x0 0x8 0x12 0xffffffff 0x10000>;
		mtk_dsp_capture_raw = <0x0 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_fm = <0x0 0xffffffff 0x10 0xffffffff 0x10000>;
		mtk_dsp_bleul = <0x0 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_ver = <0x1>;
		swdsp_smartpa_process_enable = <0x0>;
		mtk_dsp_mem_afe = <0x1 0x40000>;
		status = "disabled";
	};

	mt_soc_offload_common {
		compatible = "mediatek,mt_soc_offload_common";
		status = "disabled";
	};

	/* feature: $enable */
	speech_usip_mem: speech_usip_mem {
		compatible = "mediatek,speech_usip_mem";
		adsp_phone_call_enh_enable = <0x0>;
		status = "disabled";
	};

/** audio end **/


	pmic-oc-debug {
		compatible = "mediatek,mt6895-oc-debug";
		interrupt-parent = <&main_pmic>;
		interrupts = <54 IRQ_TYPE_NONE>, <55 IRQ_TYPE_NONE>;
		interrupt-names = "LVSYS_R", "LVSYS_F";
		status = "okay";
	};

	mtk_lpm: mtk_lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		lpm-kernel-suspend = <1>;
		suspend-method = "disable";

		logger-enable-states = "mcusysoff", "system_mem",
					"system_pll", "system_bus";

		/* FIXME
		 * irq-remain = <&edge_keypad>,
		 *		<&level_btif_tx &level_btif_rx &level_bt>;
		 */
		resource-ctrl = <&bus26m &infra &syspll>,
				<&dram_s0 &dram_s1>;
		constraints = <&rc_bus26m &rc_syspll &rc_dram>,
				<&rc_cpu_buck_ldo>;
		spm-cond = <&spm_cond_cg &spm_cond_pll>;
		cg-shift = <0>; /* cg blocking index */
		pll-shift = <16>; /* pll blocking index */

		power-gs = <0>;

		mcusys-cnt-chk = <1>;

		cpupm_sysram: cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			reg = <0 0x0011b000 0 0x500>;
		};

		mcusys_ctrl: mcusys-ctrl@0c53a000 {
			compatible = "mediatek,mcusys-ctrl";
			reg = <0 0x0c53a000 0 0x1000>;
		};

		lpm_sysram: lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0 0x0011b500 0 0x300>;
		};

		irq-remain-list {
		/* FIXME
		 *	edge_keypad: edge_keypad {
		 *		target = <&keypad>;
		 *		value = <1 0 0 0x04>;
		 *	};
		 *	level_bt: level_bt {
		 *		target = <&bt>;
		 *		value = <0 0 0 0>;
		 *	};
		 *	level_btif_tx: level_btif_tx {
		 *		target = <&btif>;
		 *		value = <0 1 0 0>;
		 *	};
		 *	level_btif_rx: level_btif_rx {
		 *		target = <&btif>;
		 *		value = <0 2 0 0>;
		 *	};
		 */
		};

		resource-ctrl-list {
			bus26m: bus26m {
				id = <0x00000000>;
				value = <0>;
			};
			infra: infra {
				id = <0x00000001>;
				value = <0>;
			};
			syspll: syspll {
				id = <0x00000002>;
				value = <0>;
			};
			dram_s0: dram_s0 {
				id = <0x00000003>;
				value = <0>;
			};
			dram_s1: dram_s1 {
				id = <0x00000004>;
				value = <0>;
			};
		};
		constraint-list {
			rc_bus26m: rc_bus26m {
				rc-name = "bus26m";
				id = <0x00000000>;
				value = <0>;
				cond-info = <1>;
			};
			rc_syspll: rc_syspll {
				rc-name = "syspll";
				id = <0x00000001>;
				value = <0>;
				cond-info = <1>;
			};
			rc_dram: rc_dram {
				rc-name = "dram";
				id = <0x00000002>;
				value = <0>;
				cond-info = <1>;
			};
			rc_cpu_buck_ldo: rc_cpu_buck_ldo{
				rc-name = "cpu-buck-ldo";
				id = <0x00000003>;
				value = <0>;
				cond-info = <0>;
			};
		};

		spm-cond-list {
			spm_cond_cg: spm_cond_cg {
				cg-name = "MTCMOS_0",
					"INFRA_0",
					"INFRA_1",
					"INFRA_2",
					"INFRA_3",
					"INFRA_4",
					"INFRA_5",
					"PERI_0",
					"PERI_1",
					"PERI_2",
					"MMSYS_0",
					"MMSYS_1",
					"MMSYS_2",
					"MMSYS_3",
					"MMSYS_4",
					"MMSYS_5",
					"MMSYS_6",
					"MMSYS_7";
			};
			spm_cond_pll: spm_cond_pll {
				pll-name = "UNIVPLL",
					"MFGPLL",
					"MSDCPLL",
					"TVPLL",
					"MMPLL",
					"USBPLL",
					"ADSPPLL",
					"APLL1",
					"APLL2",
					"APUPLL",
					"NPUPLL";
			};
		};

		power-gs-list {
			/* FIXME */
		};
	};
};

&spmi {
	mt6319_6: mt6319@6 {
		compatible = "mediatek,mt6319";
		reg = <0x6 SPMI_USID>;

		extbuck_debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6319_6_regulator: mt6319_6_regulator {
			compatible = "mediatek,mt6315_6-regulator";
			buck-size = <2>;
			buck1-modeset-mask = <0x3>;

			mt6319_6_vbuck1: 6_vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "6_vbuck1";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
			mt6319_6_vbuck3: 6_vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "6_vbuck3";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};

	mt6319_7: mt6319@7 {
		compatible = "mediatek,mt6319";
		reg = <0x7 SPMI_USID>;

		extbuck_debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6319_7_regulator: mt6319_7_regulator {
			compatible = "mediatek,mt6315_7-regulator";
			buck-size = <2>;
			buck1-modeset-mask = <0xb>;

			mt6319_7_vbuck1: 7_vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "7_vbuck1";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
			mt6319_7_vbuck3: 7_vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "7_vbuck3";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-always-on;
			};
		};
	};
};

#include "mediatek/cust_mt6895_msdc.dtsi"
#include "mediatek/mt6363.dtsi"
#include "mediatek/mt6368.dtsi"
#include "mediatek/rt5133.dtsi"
#include "mediatek/rt6160.dtsi"

&rt5133 {
	interrupts-extended = <&pio 141 0x0>;
	enable-gpio = <&pio 164 0x0>;
};

&mt6363_vbuck1 {
	regulator-always-on;
};

&mt6363_vbuck2 {
	regulator-always-on;
};

&mt6363_vbuck3 {
	regulator-always-on;
};

&mt6363_vbuck4 {
	regulator-always-on;
};

&mt6363_vbuck5 {
	regulator-always-on;
};

&mt6363_vbuck6 {
	regulator-always-on;
};

&mt6363_vsram_digrf {
	regulator-always-on;
};

&mt6363_vsram_modem {
	regulator-always-on;
};

&mt6363_vsram_cpub {
	regulator-always-on;
};

&mt6363_vsram_cpul {
	regulator-always-on;
};

&mt6363_vm18 {
	regulator-always-on;
};

&mt6363_vufs18 {
	regulator-always-on;
};

&mt6363_vufs12 {
	regulator-always-on;
};

&mt6363_vrf12 {
	regulator-always-on;
};

&mt6368_vbuck2 {
	regulator-always-on;
};

&mt6368_vbuck4 {
	regulator-always-on;
};

&mt6368_vbuck5 {
	regulator-always-on;
};

&mt6368_vbuck6 {
	regulator-always-on;
};

&i2c5 {
	clock-frequency = <1000000>;
	mt6375: mt6375@34 {
		compatible = "mediatek,mt6375";
		reg = <0x34>;
		status = "okay";
		interrupt-parent = <&pio>;
		interrupts = <116 IRQ_TYPE_LEVEL_LOW>;
		interrupt-controller;
		#interrupt-cells = <1>;
		wakeup-source;
		mt6375_adc: adc {
			compatible = "mediatek,mt6375-adc";
			#io-channel-cells = <1>;
			interrupts = <MT6375_ADC_DONEI>;
			interrupt-names = "adc_donei";
		};
		mt6375_chg: chg {
			compatible = "mediatek,mt6375-chg";
			interrupts = <MT6375_FL_PWR_RDY>, <MT6375_FL_DETACH>,
				     <MT6375_FL_WDT>, <MT6375_FL_BC12_DN>,
				     <MT6375_FL_AICC_DONE>, <MT6375_FL_PE_DONE>,
				     <MT6375_FL_BATPRO_DONE>,
				     <MT6375_ADC_VBAT_MON_OV>;
			interrupt-names = "fl_pwr_rdy", "fl_detach",
					  "fl_wdt", "fl_bc12_dn",
					  "fl_aicc_done", "fl_pe_done",
					  "fl_batpro_done", "adc_vbat_mon_ov";
			io-channels = <&mt6375_adc MT6375_ADC_CHGVIN>,
				      <&mt6375_adc MT6375_ADC_VSYS>,
				      <&mt6375_adc MT6375_ADC_VBAT>,
				      <&mt6375_adc MT6375_ADC_IBUS>,
				      <&mt6375_adc MT6375_ADC_IBAT>,
				      <&mt6375_adc MT6375_ADC_TEMPJC>,
				      <&mt6375_adc MT6375_ADC_USBDP>,
				      <&mt6375_adc MT6375_ADC_USBDM>;
			chg_name = "primary_chg";
			aicr = <500>;
			mivr = <4400>;
			cv = <4200>;
			ichg = <2000>;
			ieoc = <150>;
			wdt = <40000>;
			/* wdt_en; */
			te_en;
			vbus_ov = <14500>;
			vrec = <100>;
			ircmp_r = <16700>;
			ircmp_v = <32>;
			chg_tmr = <10>;
			chg_tmr_en;
			dcdt_sel = <600>;
			bc12_sel = <&mtk_ctd>;
			boot_mode = <&chosen>;
			phys = <&u2port0 PHY_TYPE_USB2>;
			phy-names = "usb2-phy";
			usb = <&ssusb>;
			//usb_killer_detect;
			mt6375_otg_vbus: otg {
				regulator-compatible = "mt6375,otg-vbus";
				regulator-name = "usb-otg-vbus";
				regulator-min-microvolt = <4850000>;
				regulator-max-microvolt = <5500000>;
				regulator-min-microamp = <500000>;
				regulator-max-microamp = <2400000>;
			};
		};
		mt6375_typec: tcpc {
			compatible = "mediatek,mt6375-tcpc";
			interrupts = <MT6375_PD_EVT>;
			interrupt-names = "pd_evt";
			/* 0: dfp/ufp, 1: dfp, 2: ufp */
			tcpc-dual,supported_modes = <0>;
			/* tcpc_device's name */
			tcpc,name = "type_c_port0";
			/* 0: SNK Only, 1: SRC Only, 2: DRP, */
			/* 3: Try.SRC, 4: Try.SNK */
			tcpc,role_def = <4>;
			/* 0: Default, 1: 1.5, 2: 3.0 */
			tcpc,rp_level = <0>;
			/* 0: Never, 1: Always, 2: EMarkOnly, 3: StartOnly */
			tcpc,vconn_supply  = <1>;
			/* the number of notifier supply */
			tcpc,notifier_supply_num = <3>;
			io-channels = <&mt6375_adc MT6375_ADC_SBU1>,
				      <&mt6375_adc MT6375_ADC_SBU2>;
			charger = <&mt6375_chg>;
			boot_mode = <&chosen>;
			tcpc,en_wd;
			tcpc,en_wd_sbu_polling;
			tcpc,en_wd_polling_only;
			tcpc,en_ctd;
			tcpc,en_fod;
			tcpc,en_typec_otp;
			//tcpc,en_floatgnd;
			wd,sbu_calib_init = <1200>;	/* mV */
			wd,sbu_pl_bound = <200>;	/* mV */
			wd,sbu_pl_lbound_c2c = <1100>;	/* mV */
			wd,sbu_pl_ubound_c2c = <2600>;	/* mV */
			wd,sbu_ph_auddev = <100>;	/* mV */
			wd,sbu_ph_lbound = <888>;	/* mV */
			wd,sbu_ph_lbound1_c2c = <2850>;	/* mV */
			wd,sbu_ph_ubound1_c2c = <3150>;	/* mV */
			wd,sbu_ph_ubound2_c2c = <3800>;	/* mV */
			wd,sbu_aud_ubound = <1600>;	/* mV */
			pd-data {
				/*
				 * VSAFE5V = 0, MAX_POWER = 1, CUSTOM = 2,
				 * MAX_POWER_LV = 0x21, MAX_POWER_LVIC = 0x31
				 * MAX_POWER_HV = 0x41, MAX_POWER_HVIC = 0x51
				 */
				pd,charging_policy= <0x21>;
				pd,source-pdo-size = <1>;
				pd,source-pdo-data = <0x00019032>;
				/* 5V, 500 mA */
				pd,sink-pdo-size = <2>;
				pd,sink-pdo-data = <0x000190c8 0x000190c8> ;
				/* 0x0002d0c8 : 9V, 2A<0x04019032 0x04019064> */

				/*
				 * No DP, host + device
				 *	pd,id-vdo-size = <3>;
				 *	pd,id-vdo-data =
						<0xd00029cf 0x0 0x00010000>;
				 * With DP
				 *	pd,id-vdo-size = <4>;
				 *	pd,id-vdo-data =
				 *	<0xec0029cf 0x0 0x00010000 0x11000001>;
				 */
				pd,id-vdo-size = <3>;
				pd,id-vdo-data = <0xd00029cf 0x0 0x00010000>;
			};
			dpm_caps {
				local_dr_power;
				local_dr_data;
				// local_ext_power;
				local_usb_comm;
				// local_usb_suspend;
				// local_high_cap;
				// local_give_back;
				local_no_suspend;
				local_vconn_supply;

				// attempt_discover_cable_dfp;
				attempt_enter_dp_mode;
				attempt_discover_cable;
				attempt_discover_id;

				/* 0: disable, 1: prefer_snk, 2: prefer_src */
				pr_check = <0>;
				// pr_reject_as_source;
				// pr_reject_as_sink;
				// pr_check_gp_source;
				// pr_check_gp_sink;

				/* 0: disable, 1: prefer_ufp, 2: prefer_dfp */
				dr_check = <0>;
				// dr_reject_as_dfp;
				// dr_reject_as_ufp;
			};
			displayport {
				/* connection type = "both", "ufp_d", "dfp_d" */
				1st_connection = "dfp_d";
				2nd_connection = "dfp_d";
				signal,dp_v13;
				//signal,dp_gen2;
				usbr20_not_used;
				typec,receptacle;
				ufp_d {
					//pin_assignment,mode_a;
					//pin_assignment,mode_b;
					//pin_assignment,mode_c;
					//pin_assignment,mode_d;
					//pin_assignment,mode_e;
				};
				dfp_d {
					/* Only support mode C & D */
					//pin_assignment,mode_a;
					//pin_assignment,mode_b;
					pin_assignment,mode_c;
					pin_assignment,mode_d;
					pin_assignment,mode_e;
					pin_assignment,mode_f;
				};
			};
		};
		mt6375_auxadc: auxadc {
			compatible = "mediatek,pmic-auxadc",
				     "mediatek,mt6375-auxadc";
			interrupts = <MT6375_GM30_EVT>;
			interrupt-controller;
			#interrupt-cells = <1>;
			#io-channel-cells = <1>;
			isink_load-supply = <&mt6363_isink_load>;
			imix_r {
				val = <90>;
			};
		};
		mtk_gauge: mtk_gauge {
			compatible = "mediatek,mt6375-gauge";
			interrupt-controller;
			#interrupt-cells = <1>;
			bootmode = <&chosen>;
			io-channels = <&mt6375_auxadc MT6375_AUXADC_BATSNS>,
				      <&mt6375_auxadc MT6375_AUXADC_BATON>,
				      <&mt6375_auxadc MT6375_AUXADC_IMP>,
				      <&mt6375_auxadc MT6375_AUXADC_IMIX_R>,
				      <&mt6375_auxadc MT6375_AUXADC_VREF>;
			io-channel-names = "bat_volt", "bat_temp", "ptim_bat_volt",
					   "ptim_r", "vref";
			interrupts-extended = <&mt6375 MT6375_GM30_EVT>,
					      <&mtk_gauge RG_INT_STATUS_FG_BAT_H>,
					      <&mtk_gauge RG_INT_STATUS_FG_BAT_L>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT2_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT2_L>,
					      <&mt6375_auxadc RG_INT_STATUS_NAG_C_DLTV>,
					      <&mtk_gauge RG_INT_STATUS_BATON_BAT_OUT>,
					      <&mtk_gauge RG_INT_STATUS_FG_ZCV>,
					      <&mtk_gauge RG_INT_STATUS_FG_N_CHARGE_L>,
					      <&mtk_gauge RG_INT_STATUS_FG_IAVG_H>,
					      <&mtk_gauge RG_INT_STATUS_FG_IAVG_L>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_TEMP_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_TEMP_L>;
			interrupt-names = "GM30_EVT", "COULOMB_H", "COULOMB_L",
					  "VBAT2_H", "VBAT2_L", "NAFG", "BAT_OUT", "ZCV",
					  "FG_N_CHARGE_L", "FG_IAVG_H", "FG_IAVG_L", "BAT_TMP_H",
					  "BAT_TMP_L";
			//nvmem-cells = <&fg_init>, <&fg_soc>;
			//nvmem-cell-names = "initialization", "state-of-charge";
		};
		lbat_service {
			compatible = "mediatek,mt6375-lbat-service";
			interrupts-extended = <&mt6375_auxadc RG_INT_STATUS_BAT_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_L>;
			interrupt-names = "bat_h", "bat_l";
			resistance-ratio = <4 1>;
		};
		dbg {
			compatible = "mediatek,mt6375-dbg";
		};
		mt6375_batoc_throttle: mtk_battery_oc_throttling {
			compatible = "mediatek,mt6375-battery_oc_throttling";
			interrupts-extended = <&mtk_gauge MT6375_IRQ_FG_CUR_H>,
					      <&mtk_gauge MT6375_IRQ_FG_CUR_L>;
			interrupt-names = "fg_cur_h", "fg_cur_l";
			oc-thd-h = <5950>;
			oc-thd-l = <7000>;
			status = "disabled";
		};
	};
};

&mtk_gauge {
	charger = <&mt6375_chg>;
};

&mddriver {
	/* for md pmic voltage setting*/
	md_vmodem-supply = <&mt6363_vbuck6>;
	md_vmodem = <800000 800000>;
	md_vsram-supply = <&mt6363_vsram_modem>;
	md_vsram = <800000 800000>;
	md_vdigrf-supply = <&mt6363_vbuck1>;
	md_vdigrf = <700000 700000>;
};

&md_auxadc {
	io-channels = <&pmic_adc (ADC_PURES_OPEN_MASK | AUXADC_VIN1)>;
};

#include "mediatek/bat_setting/mt6895_battery_prop.dtsi"
#include "mediatek/mt6895-clkitg.dtsi"
