//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	_Z9addMatrixPiS_S_i

.visible .entry _Z9addMatrixPiS_S_i(
	.param .u64 _Z9addMatrixPiS_S_i_param_0,
	.param .u64 _Z9addMatrixPiS_S_i_param_1,
	.param .u64 _Z9addMatrixPiS_S_i_param_2,
	.param .u32 _Z9addMatrixPiS_S_i_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd2, [_Z9addMatrixPiS_S_i_param_0];
	ld.param.u64 	%rd3, [_Z9addMatrixPiS_S_i_param_1];
	ld.param.u64 	%rd4, [_Z9addMatrixPiS_S_i_param_2];
	ld.param.u32 	%r2, [_Z9addMatrixPiS_S_i_param_3];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB0_2;

	cvta.to.global.u64 	%rd5, %rd2;
	mul.wide.s32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd5, %rd6;
	cvta.to.global.u64 	%rd8, %rd3;
	add.s64 	%rd9, %rd8, %rd6;
	ld.global.u32 	%r6, [%rd9];
	ld.global.u32 	%r7, [%rd7];
	add.s32 	%r8, %r6, %r7;
	cvta.to.global.u64 	%rd10, %rd4;
	add.s64 	%rd11, %rd10, %rd6;
	st.global.u32 	[%rd11], %r8;

BB0_2:
	// inline asm
	mov.u64 	%rd12, %clock64;
	// inline asm

BB0_3:
	// inline asm
	mov.u64 	%rd13, %clock64;
	// inline asm
	sub.s64 	%rd14, %rd13, %rd12;
	setp.lt.s64	%p2, %rd14, 1000000;
	@%p2 bra 	BB0_3;

	ret;
}

	// .globl	_Z10addMatrix2PiS_S_i
.visible .entry _Z10addMatrix2PiS_S_i(
	.param .u64 _Z10addMatrix2PiS_S_i_param_0,
	.param .u64 _Z10addMatrix2PiS_S_i_param_1,
	.param .u64 _Z10addMatrix2PiS_S_i_param_2,
	.param .u32 _Z10addMatrix2PiS_S_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z10addMatrix2PiS_S_i_param_0];
	ld.param.u64 	%rd2, [_Z10addMatrix2PiS_S_i_param_1];
	ld.param.u64 	%rd3, [_Z10addMatrix2PiS_S_i_param_2];
	ld.param.u32 	%r2, [_Z10addMatrix2PiS_S_i_param_3];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB1_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u32 	%r6, [%rd8];
	ld.global.u32 	%r7, [%rd6];
	add.s32 	%r8, %r6, %r7;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.u32 	[%rd10], %r8;

BB1_2:
	ret;
}


