# Digital VLSI SoC Design & Planning
# Content
[Day 1 - Inception of open-source EDA, OpenLANE and Sky130 PDK](sample-section)\
Day 2 - Good floorplan vs bad floorplan and introduction to library cells\
Day 3 - Design library cell using Magic Layout and ngspice characterization\
Day 4 - Pre-Layout timing analysis and importance and good clock tree\
Day 5 - Final steps for RTL2GDS using tritonRoute and openSTA
# Sample section
# Day 1 - Inception of open-source EDA, OpenLANE and Sky130 PDK 
