CAPI=1
[main]
depend =
 adv_debug_sys
 altera_virtual_jtag
 gpio
 jtag_tap-1.13
 mor1kx-4.1
 or1k_bootloaders-0.9
 uart16550-1.5.4
 wb_intercon-1.0
 wb_ram-1.0
 wb_sdram_ctrl-r2
 or1200-r2

simulators =
 icarus
 modelsim

[verilog]
src_files =
 rtl/verilog/clkgen.v
 rtl/verilog/orpsoc_top.v
 rtl/verilog/wb_intercon.v
 rtl/verilog/wb_intercon_dbg.v

tb_private_src_files =
 bench/orpsoc_tb.v
 bench/uart_decoder.v
 /usr/local/share/yosys/ecp5/cells_sim.v

include_files =
 rtl/verilog/include/or1200_defines.v
 rtl/verilog/include/orpsoc-defines.v
 rtl/verilog/wb_intercon.vh
 rtl/verilog/wb_intercon_dbg.vh
 rtl/verilog/timescale.v
 sw/clear_r3_and_jump_to_0x100.vh
 sw/spi_uimage_loader.vh


tb_include_files =
 bench/spi_image.vh
 bench/test-defines.v

[icarus]
depend = elf-loader jtag_vpi-r2 mt48lc16m16a2 vlog_tb_utils-1.0
iverilog_options = -DICARUS_SIM -DSIM -DSPEEDSIM

[modelsim]
depend = elf-loader jtag_vpi-r2 mt48lc16m16a2 vlog_tb_utils-1.0
vlog_options = +define+SIM +define+MODELSIM_SIM -timescale 1ns/1ps
vsim_options = -L altera_mf_ver -L altera_mf

[parameter bootrom_file]
datatype    = file
description = Initial boot ROM contents (in Verilog hex format)
paramtype   = vlogparam
scope       = private

[parameter spi_flash_file]
datatype    = file
description = Initial SPI Flash contents (in Verilog hex format)
paramtype   = vlogparam
scope       = private

[parameter trace_enable]
datatype    = bool
description = Enable trace
paramtype   = plusarg
scope       = public

[scripts]
pre_build_scripts = legacy_symlink.sh
