//

[wavedrom, ,]

....
{reg: [
  {bits: 2, name: 'op',     type: 8, attr: ['2', 'C2', 'C2'],},
  {bits: 5, name: 'rs2',    type: 4, attr: ['5', 'src\neq0', 'src\neq0'],},
  {bits: 5, name: 'rd/rs1', type: 7, attr: ['5', 'dest\neq0', 'dest\neq0'],},
  {bits: 4, name: 'fnct4', type: 8, attr: ['4', 'C.MV', 'C.ADD'],},
], config: {bits: 16}} 
....