Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Mon Jun 19 20:15:06 2023
| Host              : PSC-Home-Linux running 64-bit Manjaro Linux
| Command           : report_timing_summary -file ./report/DCT_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu47p-fsvh2892
| Speed File        : -3  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 371 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.295        0.000                      0                 4794        0.066        0.000                      0                 4794        4.505        0.000                       0                  1586  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.295        0.000                      0                 4794        0.066        0.000                      0                 4794        4.505        0.000                       0                  1586  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0/DINBDIN[7]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 3.218ns (72.315%)  route 1.232ns (27.685%))
  Logic Levels:           16  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1585, unset)         0.000     0.000    bd_0_i/hls_inst/inst/input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[4])
                                                      0.788     0.788 f  bd_0_i/hls_inst/inst/input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ram_reg_bram_0/DOUTADOUT[4]
                         net (fo=9, unplaced)         0.282     1.070    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/A[4]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[4]_A2_DATA[4])
                                                      0.155     1.225 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, unplaced)         0.000     1.225    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_A_B_DATA.A2_DATA<4>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[4]_A2A1[4])
                                                      0.060     1.285 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, unplaced)         0.000     1.285    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_PREADD_DATA.A2A1<4>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[4]_U[5])
                                                      0.403     1.688 f  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, unplaced)         0.000     1.688    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_MULTIPLIER.U<5>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.035     1.723 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, unplaced)         0.000     1.723    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_M_DATA.U_DATA<5>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[5])
                                                      0.451     2.174 f  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, unplaced)         0.000     2.174    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_ALU.ALU_OUT<5>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[5]_P[5])
                                                      0.089     2.263 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_OUTPUT_INST/P[5]
                         net (fo=1, unplaced)         0.097     2.360    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/C[5]
                         DSP_C_DATA (Prop_DSP_C_DATA_C[5]_C_DATA[5])
                                                      0.088     2.448 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, unplaced)         0.000     2.448    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/DSP_C_DATA.C_DATA<5>
                         DSP_ALU (Prop_DSP_ALU_C_DATA[5]_ALU_OUT[5])
                                                      0.472     2.920 f  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, unplaced)         0.000     2.920    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/DSP_ALU.ALU_OUT<5>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[5]_P[5])
                                                      0.089     3.009 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/DSP_OUTPUT_INST/P[5]
                         net (fo=1, unplaced)         0.235     3.244    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16cud_U38/DCT_mac_muladd_16cud_DSP48_1_U/add_ln52_3_fu_614_p2__84_carry__2[5]
                         LUT2 (Prop_LUT2_I1_O)        0.031     3.275 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16cud_U38/DCT_mac_muladd_16cud_DSP48_1_U/add_ln52_3_fu_614_p2__84_carry_i_3/O
                         net (fo=1, unplaced)         0.032     3.307    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16cud_U38_n_31
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.143     3.450 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__84_carry/CO[7]
                         net (fo=1, unplaced)         0.005     3.455    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__84_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.067     3.522 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__84_carry__0/O[1]
                         net (fo=1, unplaced)         0.182     3.704    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_28_fu_610_p2[9]
                         LUT2 (Prop_LUT2_I1_O)        0.031     3.735 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__169_carry__0_i_7/O
                         net (fo=1, unplaced)         0.026     3.761    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__169_carry__0_i_7_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.176     3.937 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__169_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     3.942    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__169_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.076     4.018 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__169_carry__1/O[4]
                         net (fo=1, unplaced)         0.178     4.196    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/grp_DCT_1D_1_fu_828_output_3_d0[7]
                         LUT2 (Prop_LUT2_I0_O)        0.064     4.260 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/ram_reg_bram_0_i_9__16/O
                         net (fo=1, unplaced)         0.190     4.450    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/DINBDIN[7]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0/DINBDIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1585, unset)         0.000    10.000    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_DINBDIN[7])
                                                     -0.220     9.745    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  5.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1585, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/Q
                         net (fo=2, unplaced)         0.074     0.112    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[9]
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1585, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         10.000      8.608                bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_0_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         5.000       4.505                bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_0_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         5.000       4.505                bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_0_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg_bram_0/CLKARDCLK



