{"sections":[],"metadata":{"role":"symbol","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"mode","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing4ModeO","text":"Mode","kind":"typeIdentifier"}],"symbolKind":"property","externalID":"s:11VHDLParsing10PortSignalV4modeAA4ModeOvp","roleHeading":"Instance Property","title":"mode","modules":[{"name":"VHDLParsing"}]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/portsignal\/mode"]}],"schemaVersion":{"minor":3,"patch":0,"major":0},"kind":"symbol","primaryContentSections":[{"declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"mode"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Mode","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode","preciseIdentifier":"s:11VHDLParsing4ModeO"}]}],"kind":"declarations"}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal"]]},"abstract":[{"type":"text","text":"The mode of the signal."}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal\/mode"},"references":{"doc://VHDLParsing/documentation/VHDLParsing/PortSignal/mode":{"fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"mode"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing4ModeO","text":"Mode"}],"role":"symbol","kind":"symbol","type":"topic","title":"mode","abstract":[{"type":"text","text":"The mode of the signal."}],"url":"\/documentation\/vhdlparsing\/portsignal\/mode","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal\/mode"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/PortSignal":{"title":"PortSignal","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortSignal"}],"abstract":[{"text":"An external signal is equivalent to an external variable (or parameter) in an LLFSM.","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"PortSignal"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/portsignal","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/Mode":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"Mode","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"Mode","kind":"identifier"}],"type":"topic","title":"Mode","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode","abstract":[{"text":"A mode represents the direction a signal is travelling (input or output).","type":"text"}],"url":"\/documentation\/vhdlparsing\/mode"}}}