Loading plugins phase: Elapsed time ==> 0s.228ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Dropbox\Public\PSoC_Creator\GPS_Logger\GPS_Logger.cydsn\GPS_Logger.cyprj -d CY8C5888LTI-LP097 -s C:\Dropbox\Public\PSoC_Creator\GPS_Logger\GPS_Logger.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (UART_DEBUG_IntClock's accuracy range '923.077 kHz +/- 5%, (876.923 kHz - 969.231 kHz)' is not within the specified tolerance range '921.6 kHz +/- 3.937%, (885.313 kHz - 957.887 kHz)'.).
 * C:\Dropbox\Public\PSoC_Creator\GPS_Logger\GPS_Logger.cydsn\GPS_Logger.cydwr (UART_DEBUG_IntClock)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\UART_v2_50\UART_v2_50.cysch (Instance:IntClock)

ADD: fit.M0032: warning: Clock Warning: (UART_GPS_IntClock's accuracy range '76.8 kHz +/- 5%, (72.96 kHz - 80.64 kHz)' is not within the specified tolerance range '76.8 kHz +/- 3.937%, (73.776 kHz - 79.824 kHz)'.).
 * C:\Dropbox\Public\PSoC_Creator\GPS_Logger\GPS_Logger.cydsn\GPS_Logger.cydwr (UART_GPS_IntClock)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\UART_v2_50\UART_v2_50.cysch (Instance:IntClock)

ADD: fit.M0032: warning: Clock Warning: (UART_VMON_IntClock's accuracy range '923.077 kHz +/- 5%, (876.923 kHz - 969.231 kHz)' is not within the specified tolerance range '921.6 kHz +/- 3.937%, (885.313 kHz - 957.887 kHz)'.).
 * C:\Dropbox\Public\PSoC_Creator\GPS_Logger\GPS_Logger.cydsn\GPS_Logger.cydwr (UART_VMON_IntClock)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\UART_v2_50\UART_v2_50.cysch (Instance:IntClock)

ADD: fit.M0032: warning: Clock Warning: (SAKURA_SPIM_IntClock's accuracy range '600 kHz +/- 5%, (570 kHz - 630 kHz)' is not within the specified tolerance range '600 kHz +/- 5%, (570 kHz - 630 kHz)'.).
 * C:\Dropbox\Public\PSoC_Creator\GPS_Logger\GPS_Logger.cydsn\GPS_Logger.cydwr (SAKURA_SPIM_IntClock)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\SPI_Master_v2_50\SPI_Master_v2_50.cysch (Instance:IntClock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.752ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.120ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  GPS_Logger.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dropbox\Public\PSoC_Creator\GPS_Logger\GPS_Logger.cydsn\GPS_Logger.cyprj -dcpsoc3 GPS_Logger.v -verilog
======================================================================

======================================================================
Compiling:  GPS_Logger.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dropbox\Public\PSoC_Creator\GPS_Logger\GPS_Logger.cydsn\GPS_Logger.cyprj -dcpsoc3 GPS_Logger.v -verilog
======================================================================

======================================================================
Compiling:  GPS_Logger.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dropbox\Public\PSoC_Creator\GPS_Logger\GPS_Logger.cydsn\GPS_Logger.cyprj -dcpsoc3 -verilog GPS_Logger.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Jul 14 19:02:54 2018


======================================================================
Compiling:  GPS_Logger.v
Program  :   vpp
Options  :    -yv2 -q10 GPS_Logger.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Jul 14 19:02:54 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'GPS_Logger.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  GPS_Logger.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dropbox\Public\PSoC_Creator\GPS_Logger\GPS_Logger.cydsn\GPS_Logger.cyprj -dcpsoc3 -verilog GPS_Logger.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Jul 14 19:02:54 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Dropbox\Public\PSoC_Creator\GPS_Logger\GPS_Logger.cydsn\codegentemp\GPS_Logger.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Dropbox\Public\PSoC_Creator\GPS_Logger\GPS_Logger.cydsn\codegentemp\GPS_Logger.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  GPS_Logger.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dropbox\Public\PSoC_Creator\GPS_Logger\GPS_Logger.cydsn\GPS_Logger.cyprj -dcpsoc3 -verilog GPS_Logger.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Jul 14 19:02:56 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Dropbox\Public\PSoC_Creator\GPS_Logger\GPS_Logger.cydsn\codegentemp\GPS_Logger.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Dropbox\Public\PSoC_Creator\GPS_Logger\GPS_Logger.cydsn\codegentemp\GPS_Logger.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_DEBUG:BUART:reset_sr\
	Net_14
	\UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_9
	\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_DEBUG:BUART:sRX:MODULE_5:lt\
	\UART_DEBUG:BUART:sRX:MODULE_5:eq\
	\UART_DEBUG:BUART:sRX:MODULE_5:gt\
	\UART_DEBUG:BUART:sRX:MODULE_5:gte\
	\UART_DEBUG:BUART:sRX:MODULE_5:lte\
	\UART_GPS:BUART:reset_sr\
	Net_31
	\UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_26
	\UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_GPS:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_GPS:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_GPS:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_GPS:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_GPS:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_GPS:BUART:sRX:MODULE_10:lt\
	\UART_GPS:BUART:sRX:MODULE_10:eq\
	\UART_GPS:BUART:sRX:MODULE_10:gt\
	\UART_GPS:BUART:sRX:MODULE_10:gte\
	\UART_GPS:BUART:sRX:MODULE_10:lte\
	\UART_VMON:BUART:reset_sr\
	Net_44
	\UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_39
	\UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\UART_VMON:BUART:sRX:MODULE_15:g1:a0:xeq\
	\UART_VMON:BUART:sRX:MODULE_15:g1:a0:xlt\
	\UART_VMON:BUART:sRX:MODULE_15:g1:a0:xlte\
	\UART_VMON:BUART:sRX:MODULE_15:g1:a0:xgt\
	\UART_VMON:BUART:sRX:MODULE_15:g1:a0:xgte\
	\UART_VMON:BUART:sRX:MODULE_15:lt\
	\UART_VMON:BUART:sRX:MODULE_15:eq\
	\UART_VMON:BUART:sRX:MODULE_15:gt\
	\UART_VMON:BUART:sRX:MODULE_15:gte\
	\UART_VMON:BUART:sRX:MODULE_15:lte\
	Net_6
	\PERI_SPIM:BSPIM:mosi_after_ld\
	\PERI_SPIM:BSPIM:so_send\
	\PERI_SPIM:BSPIM:mosi_fin\
	\PERI_SPIM:BSPIM:mosi_cpha_1\
	\PERI_SPIM:BSPIM:mosi_cpha_0\
	\PERI_SPIM:BSPIM:pre_mosi\
	\PERI_SPIM:BSPIM:dpcounter_zero\
	\PERI_SPIM:BSPIM:control_7\
	\PERI_SPIM:BSPIM:control_6\
	\PERI_SPIM:BSPIM:control_5\
	\PERI_SPIM:BSPIM:control_4\
	\PERI_SPIM:BSPIM:control_3\
	\PERI_SPIM:BSPIM:control_2\
	\PERI_SPIM:BSPIM:control_1\
	\PERI_SPIM:BSPIM:control_0\
	\PERI_SPIM:Net_294\
	Net_101
	\SD_SPIM:BSPIM:mosi_after_ld\
	\SD_SPIM:BSPIM:so_send\
	\SD_SPIM:BSPIM:mosi_cpha_1\
	\SD_SPIM:BSPIM:pre_mosi\
	\SD_SPIM:BSPIM:dpcounter_zero\
	\SD_SPIM:BSPIM:control_7\
	\SD_SPIM:BSPIM:control_6\
	\SD_SPIM:BSPIM:control_5\
	\SD_SPIM:BSPIM:control_4\
	\SD_SPIM:BSPIM:control_3\
	\SD_SPIM:BSPIM:control_2\
	\SD_SPIM:BSPIM:control_1\
	\SD_SPIM:BSPIM:control_0\
	\SD_SPIM:Net_294\
	Net_184
	\SAKURA_SPIM:BSPIM:mosi_after_ld\
	\SAKURA_SPIM:BSPIM:so_send\
	\SAKURA_SPIM:BSPIM:mosi_fin\
	\SAKURA_SPIM:BSPIM:mosi_cpha_0\
	\SAKURA_SPIM:BSPIM:mosi_cpha_1\
	\SAKURA_SPIM:BSPIM:pre_mosi\
	\SAKURA_SPIM:BSPIM:dpcounter_zero\
	\SAKURA_SPIM:BSPIM:control_7\
	\SAKURA_SPIM:BSPIM:control_6\
	\SAKURA_SPIM:BSPIM:control_5\
	\SAKURA_SPIM:BSPIM:control_4\
	\SAKURA_SPIM:BSPIM:control_3\
	\SAKURA_SPIM:BSPIM:control_2\
	\SAKURA_SPIM:BSPIM:control_1\
	\SAKURA_SPIM:BSPIM:control_0\
	\SAKURA_SPIM:Net_294\
	Net_131
	Net_129
	\Timer1:Net_49\
	\Timer1:Net_82\
	\Timer1:Net_91\
	\Timer1:Net_102\
	\Timer1:CounterUDB:ctrl_cmod_2\
	\Timer1:CounterUDB:ctrl_cmod_1\
	\Timer1:CounterUDB:ctrl_cmod_0\
	Net_130
	Net_140
	Net_138
	\Timer2:Net_49\
	\Timer2:Net_82\
	\Timer2:Net_91\
	\Timer2:Net_102\
	\Timer2:CounterUDB:ctrl_cmod_2\
	\Timer2:CounterUDB:ctrl_cmod_1\
	\Timer2:CounterUDB:ctrl_cmod_0\
	Net_139
	Net_146
	Net_147
	Net_148
	Net_149
	Net_150
	Net_151
	Net_152
	Net_155
	Net_156
	Net_157
	Net_158
	Net_159
	Net_160
	Net_161
	\FreqDiv_1:MODULE_16:b_31\
	\FreqDiv_1:MODULE_16:b_30\
	\FreqDiv_1:MODULE_16:b_29\
	\FreqDiv_1:MODULE_16:b_28\
	\FreqDiv_1:MODULE_16:b_27\
	\FreqDiv_1:MODULE_16:b_26\
	\FreqDiv_1:MODULE_16:b_25\
	\FreqDiv_1:MODULE_16:b_24\
	\FreqDiv_1:MODULE_16:b_23\
	\FreqDiv_1:MODULE_16:b_22\
	\FreqDiv_1:MODULE_16:b_21\
	\FreqDiv_1:MODULE_16:b_20\
	\FreqDiv_1:MODULE_16:b_19\
	\FreqDiv_1:MODULE_16:b_18\
	\FreqDiv_1:MODULE_16:b_17\
	\FreqDiv_1:MODULE_16:b_16\
	\FreqDiv_1:MODULE_16:b_15\
	\FreqDiv_1:MODULE_16:b_14\
	\FreqDiv_1:MODULE_16:b_13\
	\FreqDiv_1:MODULE_16:b_12\
	\FreqDiv_1:MODULE_16:b_11\
	\FreqDiv_1:MODULE_16:b_10\
	\FreqDiv_1:MODULE_16:b_9\
	\FreqDiv_1:MODULE_16:b_8\
	\FreqDiv_1:MODULE_16:b_7\
	\FreqDiv_1:MODULE_16:b_6\
	\FreqDiv_1:MODULE_16:b_5\
	\FreqDiv_1:MODULE_16:b_4\
	\FreqDiv_1:MODULE_16:b_3\
	\FreqDiv_1:MODULE_16:b_2\
	\FreqDiv_1:MODULE_16:b_1\
	\FreqDiv_1:MODULE_16:b_0\
	\FreqDiv_1:MODULE_16:g2:a0:a_31\
	\FreqDiv_1:MODULE_16:g2:a0:a_30\
	\FreqDiv_1:MODULE_16:g2:a0:a_29\
	\FreqDiv_1:MODULE_16:g2:a0:a_28\
	\FreqDiv_1:MODULE_16:g2:a0:a_27\
	\FreqDiv_1:MODULE_16:g2:a0:a_26\
	\FreqDiv_1:MODULE_16:g2:a0:a_25\
	\FreqDiv_1:MODULE_16:g2:a0:a_24\
	\FreqDiv_1:MODULE_16:g2:a0:b_31\
	\FreqDiv_1:MODULE_16:g2:a0:b_30\
	\FreqDiv_1:MODULE_16:g2:a0:b_29\
	\FreqDiv_1:MODULE_16:g2:a0:b_28\
	\FreqDiv_1:MODULE_16:g2:a0:b_27\
	\FreqDiv_1:MODULE_16:g2:a0:b_26\
	\FreqDiv_1:MODULE_16:g2:a0:b_25\
	\FreqDiv_1:MODULE_16:g2:a0:b_24\
	\FreqDiv_1:MODULE_16:g2:a0:b_23\
	\FreqDiv_1:MODULE_16:g2:a0:b_22\
	\FreqDiv_1:MODULE_16:g2:a0:b_21\
	\FreqDiv_1:MODULE_16:g2:a0:b_20\
	\FreqDiv_1:MODULE_16:g2:a0:b_19\
	\FreqDiv_1:MODULE_16:g2:a0:b_18\
	\FreqDiv_1:MODULE_16:g2:a0:b_17\
	\FreqDiv_1:MODULE_16:g2:a0:b_16\
	\FreqDiv_1:MODULE_16:g2:a0:b_15\
	\FreqDiv_1:MODULE_16:g2:a0:b_14\
	\FreqDiv_1:MODULE_16:g2:a0:b_13\
	\FreqDiv_1:MODULE_16:g2:a0:b_12\
	\FreqDiv_1:MODULE_16:g2:a0:b_11\
	\FreqDiv_1:MODULE_16:g2:a0:b_10\
	\FreqDiv_1:MODULE_16:g2:a0:b_9\
	\FreqDiv_1:MODULE_16:g2:a0:b_8\
	\FreqDiv_1:MODULE_16:g2:a0:b_7\
	\FreqDiv_1:MODULE_16:g2:a0:b_6\
	\FreqDiv_1:MODULE_16:g2:a0:b_5\
	\FreqDiv_1:MODULE_16:g2:a0:b_4\
	\FreqDiv_1:MODULE_16:g2:a0:b_3\
	\FreqDiv_1:MODULE_16:g2:a0:b_2\
	\FreqDiv_1:MODULE_16:g2:a0:b_1\
	\FreqDiv_1:MODULE_16:g2:a0:b_0\
	\FreqDiv_1:MODULE_16:g2:a0:s_31\
	\FreqDiv_1:MODULE_16:g2:a0:s_30\
	\FreqDiv_1:MODULE_16:g2:a0:s_29\
	\FreqDiv_1:MODULE_16:g2:a0:s_28\
	\FreqDiv_1:MODULE_16:g2:a0:s_27\
	\FreqDiv_1:MODULE_16:g2:a0:s_26\
	\FreqDiv_1:MODULE_16:g2:a0:s_25\
	\FreqDiv_1:MODULE_16:g2:a0:s_24\
	\FreqDiv_1:MODULE_16:g2:a0:s_23\
	\FreqDiv_1:MODULE_16:g2:a0:s_22\
	\FreqDiv_1:MODULE_16:g2:a0:s_21\
	\FreqDiv_1:MODULE_16:g2:a0:s_20\
	\FreqDiv_1:MODULE_16:g2:a0:s_19\
	\FreqDiv_1:MODULE_16:g2:a0:s_18\
	\FreqDiv_1:MODULE_16:g2:a0:s_17\
	\FreqDiv_1:MODULE_16:g2:a0:s_16\
	\FreqDiv_1:MODULE_16:g2:a0:s_15\
	\FreqDiv_1:MODULE_16:g2:a0:s_14\
	\FreqDiv_1:MODULE_16:g2:a0:s_13\
	\FreqDiv_1:MODULE_16:g2:a0:s_12\
	\FreqDiv_1:MODULE_16:g2:a0:s_11\
	\FreqDiv_1:MODULE_16:g2:a0:s_10\
	\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\FreqDiv_1:add_vi_vv_MODGEN_16_31\
	\FreqDiv_1:add_vi_vv_MODGEN_16_30\
	\FreqDiv_1:add_vi_vv_MODGEN_16_29\
	\FreqDiv_1:add_vi_vv_MODGEN_16_28\
	\FreqDiv_1:add_vi_vv_MODGEN_16_27\
	\FreqDiv_1:add_vi_vv_MODGEN_16_26\
	\FreqDiv_1:add_vi_vv_MODGEN_16_25\
	\FreqDiv_1:add_vi_vv_MODGEN_16_24\
	\FreqDiv_1:add_vi_vv_MODGEN_16_23\
	\FreqDiv_1:add_vi_vv_MODGEN_16_22\
	\FreqDiv_1:add_vi_vv_MODGEN_16_21\
	\FreqDiv_1:add_vi_vv_MODGEN_16_20\
	\FreqDiv_1:add_vi_vv_MODGEN_16_19\
	\FreqDiv_1:add_vi_vv_MODGEN_16_18\
	\FreqDiv_1:add_vi_vv_MODGEN_16_17\
	\FreqDiv_1:add_vi_vv_MODGEN_16_16\
	\FreqDiv_1:add_vi_vv_MODGEN_16_15\
	\FreqDiv_1:add_vi_vv_MODGEN_16_14\
	\FreqDiv_1:add_vi_vv_MODGEN_16_13\
	\FreqDiv_1:add_vi_vv_MODGEN_16_12\
	\FreqDiv_1:add_vi_vv_MODGEN_16_11\
	\FreqDiv_1:add_vi_vv_MODGEN_16_10\

Deleted 262 User equations/components.
Deleted 22 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__SPI_SCLK_net_0 to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__SPI_MOSI_net_0 to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__SD_MISO_net_0 to tmpOE__SPI_MISO_net_0
Aliasing Net_42 to zero
Aliasing \UART_DEBUG:BUART:tx_hd_send_break\ to zero
Aliasing \UART_DEBUG:BUART:HalfDuplexSend\ to zero
Aliasing \UART_DEBUG:BUART:FinalParityType_1\ to zero
Aliasing \UART_DEBUG:BUART:FinalParityType_0\ to zero
Aliasing \UART_DEBUG:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_DEBUG:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_DEBUG:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_DEBUG:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_DEBUG:BUART:tx_status_6\ to zero
Aliasing \UART_DEBUG:BUART:tx_status_5\ to zero
Aliasing \UART_DEBUG:BUART:tx_status_4\ to zero
Aliasing \UART_DEBUG:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SPI_MISO_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__SPI_MISO_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__SPI_MISO_net_0
Aliasing \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_DEBUG:BUART:rx_status_1\ to zero
Aliasing \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__SPI_MISO_net_0
Aliasing \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__SPI_MISO_net_0
Aliasing \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__DBG_Rx_net_0 to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__DBG_Tx_net_0 to tmpOE__SPI_MISO_net_0
Aliasing \UART_GPS:BUART:tx_hd_send_break\ to zero
Aliasing \UART_GPS:BUART:HalfDuplexSend\ to zero
Aliasing \UART_GPS:BUART:FinalParityType_1\ to zero
Aliasing \UART_GPS:BUART:FinalParityType_0\ to zero
Aliasing \UART_GPS:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_GPS:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_GPS:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_GPS:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_GPS:BUART:tx_status_6\ to zero
Aliasing \UART_GPS:BUART:tx_status_5\ to zero
Aliasing \UART_GPS:BUART:tx_status_4\ to zero
Aliasing \UART_GPS:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SPI_MISO_net_0
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__SPI_MISO_net_0
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__SPI_MISO_net_0
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_GPS:BUART:rx_status_1\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__SPI_MISO_net_0
Aliasing \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__SPI_MISO_net_0
Aliasing \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__GPS_Rx_net_0 to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__GPS_Tx_net_0 to tmpOE__SPI_MISO_net_0
Aliasing \UART_VMON:BUART:tx_hd_send_break\ to zero
Aliasing \UART_VMON:BUART:HalfDuplexSend\ to zero
Aliasing \UART_VMON:BUART:FinalParityType_1\ to zero
Aliasing \UART_VMON:BUART:FinalParityType_0\ to zero
Aliasing \UART_VMON:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_VMON:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_VMON:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_VMON:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_VMON:BUART:tx_status_6\ to zero
Aliasing \UART_VMON:BUART:tx_status_5\ to zero
Aliasing \UART_VMON:BUART:tx_status_4\ to zero
Aliasing \UART_VMON:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SPI_MISO_net_0
Aliasing \UART_VMON:BUART:sRX:s23Poll:MODIN10_1\ to \UART_VMON:BUART:sRX:s23Poll:MODIN9_1\
Aliasing \UART_VMON:BUART:sRX:s23Poll:MODIN10_0\ to \UART_VMON:BUART:sRX:s23Poll:MODIN9_0\
Aliasing \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to zero
Aliasing \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to tmpOE__SPI_MISO_net_0
Aliasing \UART_VMON:BUART:sRX:s23Poll:MODIN11_1\ to \UART_VMON:BUART:sRX:s23Poll:MODIN9_1\
Aliasing \UART_VMON:BUART:sRX:s23Poll:MODIN11_0\ to \UART_VMON:BUART:sRX:s23Poll:MODIN9_0\
Aliasing \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to tmpOE__SPI_MISO_net_0
Aliasing \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to zero
Aliasing \UART_VMON:BUART:rx_status_1\ to zero
Aliasing \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newa_6\ to zero
Aliasing \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newa_5\ to zero
Aliasing \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newa_4\ to zero
Aliasing \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_6\ to zero
Aliasing \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_5\ to zero
Aliasing \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_4\ to zero
Aliasing \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_3\ to zero
Aliasing \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_2\ to tmpOE__SPI_MISO_net_0
Aliasing \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_1\ to tmpOE__SPI_MISO_net_0
Aliasing \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_0\ to zero
Aliasing \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__VMON_Rx_net_0 to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__VMON_Tx_net_0 to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__BME280_CSn_net_0 to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__MPU9250_CSn_net_0 to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__MPU9250_INTn_net_0 to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__SakuraIO_WAKE_IN_net_0 to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__SakuraIO_WAKE_OUT_net_0 to tmpOE__SPI_MISO_net_0
Aliasing \PERI_SPIM:BSPIM:pol_supprt\ to tmpOE__SPI_MISO_net_0
Aliasing \PERI_SPIM:BSPIM:tx_status_3\ to \PERI_SPIM:BSPIM:load_rx_data\
Aliasing \PERI_SPIM:BSPIM:tx_status_6\ to zero
Aliasing \PERI_SPIM:BSPIM:tx_status_5\ to zero
Aliasing \PERI_SPIM:BSPIM:rx_status_3\ to zero
Aliasing \PERI_SPIM:BSPIM:rx_status_2\ to zero
Aliasing \PERI_SPIM:BSPIM:rx_status_1\ to zero
Aliasing \PERI_SPIM:BSPIM:rx_status_0\ to zero
Aliasing \PERI_SPIM:Net_289\ to zero
Aliasing tmpOE__SD_MOSI_net_0 to tmpOE__SPI_MISO_net_0
Aliasing \SD_SPIM:BSPIM:pol_supprt\ to zero
Aliasing \SD_SPIM:BSPIM:tx_status_3\ to \SD_SPIM:BSPIM:load_rx_data\
Aliasing \SD_SPIM:BSPIM:tx_status_6\ to zero
Aliasing \SD_SPIM:BSPIM:tx_status_5\ to zero
Aliasing \SD_SPIM:BSPIM:rx_status_3\ to zero
Aliasing \SD_SPIM:BSPIM:rx_status_2\ to zero
Aliasing \SD_SPIM:BSPIM:rx_status_1\ to zero
Aliasing \SD_SPIM:BSPIM:rx_status_0\ to zero
Aliasing \SD_SPIM:Net_289\ to zero
Aliasing tmpOE__SD_SCLK_net_0 to tmpOE__SPI_MISO_net_0
Aliasing \SAKURA_SPIM:BSPIM:pol_supprt\ to zero
Aliasing \SAKURA_SPIM:BSPIM:tx_status_3\ to \SAKURA_SPIM:BSPIM:load_rx_data\
Aliasing \SAKURA_SPIM:BSPIM:tx_status_6\ to zero
Aliasing \SAKURA_SPIM:BSPIM:tx_status_5\ to zero
Aliasing \SAKURA_SPIM:BSPIM:rx_status_3\ to zero
Aliasing \SAKURA_SPIM:BSPIM:rx_status_2\ to zero
Aliasing \SAKURA_SPIM:BSPIM:rx_status_1\ to zero
Aliasing \SAKURA_SPIM:BSPIM:rx_status_0\ to zero
Aliasing \SAKURA_SPIM:Net_289\ to zero
Aliasing tmpOE__SD_CSn_net_0 to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__LED0_net_0 to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__SAKURA_SPI_MOSI_net_0 to tmpOE__SPI_MISO_net_0
Aliasing \Timer1:Net_95\ to zero
Aliasing \Timer1:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Timer1:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Timer1:CounterUDB:capt_rising\ to zero
Aliasing \Timer1:CounterUDB:tc_i\ to \Timer1:CounterUDB:reload_tc\
Aliasing \Timer2:Net_95\ to zero
Aliasing \Timer2:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Timer2:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Timer2:CounterUDB:capt_rising\ to zero
Aliasing \Timer2:CounterUDB:tc_i\ to \Timer2:CounterUDB:reload_tc\
Aliasing \Timer2_Reset:clk\ to zero
Aliasing \Timer2_Reset:rst\ to zero
Aliasing \Timer1_Reset:clk\ to zero
Aliasing \Timer1_Reset:rst\ to zero
Aliasing Net_966 to zero
Aliasing Net_964 to tmpOE__SPI_MISO_net_0
Aliasing \FreqDiv_1:MODULE_16:g2:a0:a_23\ to zero
Aliasing \FreqDiv_1:MODULE_16:g2:a0:a_22\ to zero
Aliasing \FreqDiv_1:MODULE_16:g2:a0:a_21\ to zero
Aliasing \FreqDiv_1:MODULE_16:g2:a0:a_20\ to zero
Aliasing \FreqDiv_1:MODULE_16:g2:a0:a_19\ to zero
Aliasing \FreqDiv_1:MODULE_16:g2:a0:a_18\ to zero
Aliasing \FreqDiv_1:MODULE_16:g2:a0:a_17\ to zero
Aliasing \FreqDiv_1:MODULE_16:g2:a0:a_16\ to zero
Aliasing \FreqDiv_1:MODULE_16:g2:a0:a_15\ to zero
Aliasing \FreqDiv_1:MODULE_16:g2:a0:a_14\ to zero
Aliasing \FreqDiv_1:MODULE_16:g2:a0:a_13\ to zero
Aliasing \FreqDiv_1:MODULE_16:g2:a0:a_12\ to zero
Aliasing \FreqDiv_1:MODULE_16:g2:a0:a_11\ to zero
Aliasing \FreqDiv_1:MODULE_16:g2:a0:a_10\ to zero
Aliasing \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__SAKURA_SPI_MISO_net_0 to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__SAKURA_CSn_net_0 to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__SAKURA_SPI_SCLK_net_0 to tmpOE__SPI_MISO_net_0
Aliasing tmpOE__ACC_Sleep_net_0 to tmpOE__SPI_MISO_net_0
Aliasing Net_10D to zero
Aliasing \UART_DEBUG:BUART:rx_break_status\\D\ to zero
Aliasing \UART_GPS:BUART:reset_reg\\D\ to \UART_DEBUG:BUART:reset_reg\\D\
Aliasing Net_27D to zero
Aliasing \UART_GPS:BUART:rx_break_status\\D\ to zero
Aliasing \UART_VMON:BUART:reset_reg\\D\ to \UART_DEBUG:BUART:reset_reg\\D\
Aliasing Net_40D to zero
Aliasing \UART_VMON:BUART:rx_break_status\\D\ to zero
Aliasing \PERI_SPIM:BSPIM:so_send_reg\\D\ to zero
Aliasing \PERI_SPIM:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \PERI_SPIM:BSPIM:dpcounter_one_reg\\D\ to \PERI_SPIM:BSPIM:load_rx_data\
Aliasing \PERI_SPIM:BSPIM:ld_ident\\D\ to zero
Aliasing \SD_SPIM:BSPIM:so_send_reg\\D\ to zero
Aliasing \SD_SPIM:BSPIM:dpcounter_one_reg\\D\ to \SD_SPIM:BSPIM:load_rx_data\
Aliasing \SAKURA_SPIM:BSPIM:so_send_reg\\D\ to zero
Aliasing \SAKURA_SPIM:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SAKURA_SPIM:BSPIM:dpcounter_one_reg\\D\ to \SAKURA_SPIM:BSPIM:load_rx_data\
Aliasing \Timer1:CounterUDB:prevCapture\\D\ to zero
Aliasing \Timer1:CounterUDB:cmp_out_reg_i\\D\ to \Timer1:CounterUDB:prevCompare\\D\
Aliasing \Timer2:CounterUDB:prevCapture\\D\ to zero
Aliasing \Timer2:CounterUDB:cmp_out_reg_i\\D\ to \Timer2:CounterUDB:prevCompare\\D\
Aliasing \Timer2:CounterUDB:count_stored_i\\D\ to \Timer1:CounterUDB:count_stored_i\\D\
Removing Lhs of wire one[6] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire tmpOE__SPI_SCLK_net_0[9] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire tmpOE__SPI_MOSI_net_0[16] = tmpOE__SPI_MISO_net_0[1]
Removing Rhs of wire Net_20[17] = \PERI_SPIM:BSPIM:mosi_reg\[971]
Removing Lhs of wire tmpOE__SD_MISO_net_0[23] = tmpOE__SPI_MISO_net_0[1]
Removing Rhs of wire Net_15[33] = \UART_DEBUG:BUART:rx_interrupt_out\[53]
Removing Lhs of wire \UART_DEBUG:Net_61\[34] = \UART_DEBUG:Net_9\[31]
Removing Lhs of wire Net_42[38] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:tx_hd_send_break\[39] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:HalfDuplexSend\[40] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:FinalParityType_1\[41] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:FinalParityType_0\[42] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:FinalAddrMode_2\[43] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:FinalAddrMode_1\[44] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:FinalAddrMode_0\[45] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:tx_ctrl_mark\[46] = zero[2]
Removing Rhs of wire \UART_DEBUG:BUART:tx_bitclk_enable_pre\[57] = \UART_DEBUG:BUART:tx_bitclk_dp\[93]
Removing Lhs of wire \UART_DEBUG:BUART:tx_counter_tc\[103] = \UART_DEBUG:BUART:tx_counter_dp\[94]
Removing Lhs of wire \UART_DEBUG:BUART:tx_status_6\[104] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:tx_status_5\[105] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:tx_status_4\[106] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:tx_status_1\[108] = \UART_DEBUG:BUART:tx_fifo_empty\[71]
Removing Lhs of wire \UART_DEBUG:BUART:tx_status_3\[110] = \UART_DEBUG:BUART:tx_fifo_notfull\[70]
Removing Lhs of wire \UART_DEBUG:BUART:rx_count7_bit8_wire\[170] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[178] = \UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[189]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[180] = \UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[190]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[181] = \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[206]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[182] = \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[220]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[183] = MODIN1_1[184]
Removing Rhs of wire MODIN1_1[184] = \UART_DEBUG:BUART:pollcount_1\[176]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[185] = MODIN1_0[186]
Removing Rhs of wire MODIN1_0[186] = \UART_DEBUG:BUART:pollcount_0\[179]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[192] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[193] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[194] = MODIN1_1[184]
Removing Lhs of wire MODIN2_1[195] = MODIN1_1[184]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[196] = MODIN1_0[186]
Removing Lhs of wire MODIN2_0[197] = MODIN1_0[186]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[198] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[199] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[200] = MODIN1_1[184]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[201] = MODIN1_0[186]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[202] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[203] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[208] = MODIN1_1[184]
Removing Lhs of wire MODIN3_1[209] = MODIN1_1[184]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[210] = MODIN1_0[186]
Removing Lhs of wire MODIN3_0[211] = MODIN1_0[186]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[212] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[213] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[214] = MODIN1_1[184]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[215] = MODIN1_0[186]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[216] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[217] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:rx_status_1\[224] = zero[2]
Removing Rhs of wire \UART_DEBUG:BUART:rx_status_2\[225] = \UART_DEBUG:BUART:rx_parity_error_status\[226]
Removing Rhs of wire \UART_DEBUG:BUART:rx_status_3\[227] = \UART_DEBUG:BUART:rx_stop_bit_error\[228]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[238] = \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_0\[287]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[242] = \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:xneq\[309]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newa_6\[243] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newa_5\[244] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newa_4\[245] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newa_3\[246] = MODIN4_6[247]
Removing Rhs of wire MODIN4_6[247] = \UART_DEBUG:BUART:rx_count_6\[165]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newa_2\[248] = MODIN4_5[249]
Removing Rhs of wire MODIN4_5[249] = \UART_DEBUG:BUART:rx_count_5\[166]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newa_1\[250] = MODIN4_4[251]
Removing Rhs of wire MODIN4_4[251] = \UART_DEBUG:BUART:rx_count_4\[167]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newa_0\[252] = MODIN4_3[253]
Removing Rhs of wire MODIN4_3[253] = \UART_DEBUG:BUART:rx_count_3\[168]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_6\[254] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_5\[255] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_4\[256] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_3\[257] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_2\[258] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_1\[259] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:newb_0\[260] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:dataa_6\[261] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:dataa_5\[262] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:dataa_4\[263] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:dataa_3\[264] = MODIN4_6[247]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:dataa_2\[265] = MODIN4_5[249]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:dataa_1\[266] = MODIN4_4[251]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:dataa_0\[267] = MODIN4_3[253]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:datab_6\[268] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:datab_5\[269] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:datab_4\[270] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:datab_3\[271] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:datab_2\[272] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:datab_1\[273] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:datab_0\[274] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:newa_0\[289] = \UART_DEBUG:BUART:rx_postpoll\[124]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:newb_0\[290] = \UART_DEBUG:BUART:rx_parity_bit\[241]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:dataa_0\[291] = \UART_DEBUG:BUART:rx_postpoll\[124]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:datab_0\[292] = \UART_DEBUG:BUART:rx_parity_bit\[241]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[293] = \UART_DEBUG:BUART:rx_postpoll\[124]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[294] = \UART_DEBUG:BUART:rx_parity_bit\[241]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[296] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[297] = \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[295]
Removing Lhs of wire \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[298] = \UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[295]
Removing Lhs of wire tmpOE__DBG_Rx_net_0[320] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire tmpOE__DBG_Tx_net_0[325] = tmpOE__SPI_MISO_net_0[1]
Removing Rhs of wire Net_32[333] = \UART_GPS:BUART:rx_interrupt_out\[352]
Removing Lhs of wire \UART_GPS:Net_61\[334] = \UART_GPS:Net_9\[331]
Removing Lhs of wire \UART_GPS:BUART:tx_hd_send_break\[338] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:HalfDuplexSend\[339] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:FinalParityType_1\[340] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:FinalParityType_0\[341] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:FinalAddrMode_2\[342] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:FinalAddrMode_1\[343] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:FinalAddrMode_0\[344] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:tx_ctrl_mark\[345] = zero[2]
Removing Rhs of wire \UART_GPS:BUART:tx_bitclk_enable_pre\[356] = \UART_GPS:BUART:tx_bitclk_dp\[392]
Removing Lhs of wire \UART_GPS:BUART:tx_counter_tc\[402] = \UART_GPS:BUART:tx_counter_dp\[393]
Removing Lhs of wire \UART_GPS:BUART:tx_status_6\[403] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:tx_status_5\[404] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:tx_status_4\[405] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:tx_status_1\[407] = \UART_GPS:BUART:tx_fifo_empty\[370]
Removing Lhs of wire \UART_GPS:BUART:tx_status_3\[409] = \UART_GPS:BUART:tx_fifo_notfull\[369]
Removing Lhs of wire \UART_GPS:BUART:rx_count7_bit8_wire\[469] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[477] = \UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[488]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[479] = \UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[489]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[480] = \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[505]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[481] = \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[519]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[482] = MODIN5_1[483]
Removing Rhs of wire MODIN5_1[483] = \UART_GPS:BUART:pollcount_1\[475]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[484] = MODIN5_0[485]
Removing Rhs of wire MODIN5_0[485] = \UART_GPS:BUART:pollcount_0\[478]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[491] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[492] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[493] = MODIN5_1[483]
Removing Lhs of wire MODIN6_1[494] = MODIN5_1[483]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[495] = MODIN5_0[485]
Removing Lhs of wire MODIN6_0[496] = MODIN5_0[485]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[497] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[498] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[499] = MODIN5_1[483]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[500] = MODIN5_0[485]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[501] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[502] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[507] = MODIN5_1[483]
Removing Lhs of wire MODIN7_1[508] = MODIN5_1[483]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[509] = MODIN5_0[485]
Removing Lhs of wire MODIN7_0[510] = MODIN5_0[485]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[511] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[512] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[513] = MODIN5_1[483]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[514] = MODIN5_0[485]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[515] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[516] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:rx_status_1\[523] = zero[2]
Removing Rhs of wire \UART_GPS:BUART:rx_status_2\[524] = \UART_GPS:BUART:rx_parity_error_status\[525]
Removing Rhs of wire \UART_GPS:BUART:rx_status_3\[526] = \UART_GPS:BUART:rx_stop_bit_error\[527]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[537] = \UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_0\[586]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[541] = \UART_GPS:BUART:sRX:MODULE_10:g1:a0:xneq\[608]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newa_6\[542] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newa_5\[543] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newa_4\[544] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newa_3\[545] = MODIN8_6[546]
Removing Rhs of wire MODIN8_6[546] = \UART_GPS:BUART:rx_count_6\[464]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newa_2\[547] = MODIN8_5[548]
Removing Rhs of wire MODIN8_5[548] = \UART_GPS:BUART:rx_count_5\[465]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newa_1\[549] = MODIN8_4[550]
Removing Rhs of wire MODIN8_4[550] = \UART_GPS:BUART:rx_count_4\[466]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newa_0\[551] = MODIN8_3[552]
Removing Rhs of wire MODIN8_3[552] = \UART_GPS:BUART:rx_count_3\[467]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_6\[553] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_5\[554] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_4\[555] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_3\[556] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_2\[557] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_1\[558] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:newb_0\[559] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:dataa_6\[560] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:dataa_5\[561] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:dataa_4\[562] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:dataa_3\[563] = MODIN8_6[546]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:dataa_2\[564] = MODIN8_5[548]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:dataa_1\[565] = MODIN8_4[550]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:dataa_0\[566] = MODIN8_3[552]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:datab_6\[567] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:datab_5\[568] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:datab_4\[569] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:datab_3\[570] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:datab_2\[571] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:datab_1\[572] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_9:g2:a0:datab_0\[573] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_10:g1:a0:newa_0\[588] = \UART_GPS:BUART:rx_postpoll\[423]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_10:g1:a0:newb_0\[589] = \UART_GPS:BUART:rx_parity_bit\[540]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_10:g1:a0:dataa_0\[590] = \UART_GPS:BUART:rx_postpoll\[423]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_10:g1:a0:datab_0\[591] = \UART_GPS:BUART:rx_parity_bit\[540]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[592] = \UART_GPS:BUART:rx_postpoll\[423]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[593] = \UART_GPS:BUART:rx_parity_bit\[540]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[595] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[596] = \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[594]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[597] = \UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[594]
Removing Lhs of wire tmpOE__GPS_Rx_net_0[619] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire tmpOE__GPS_Tx_net_0[624] = tmpOE__SPI_MISO_net_0[1]
Removing Rhs of wire Net_45[632] = \UART_VMON:BUART:rx_interrupt_out\[651]
Removing Lhs of wire \UART_VMON:Net_61\[633] = \UART_VMON:Net_9\[630]
Removing Lhs of wire \UART_VMON:BUART:tx_hd_send_break\[637] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:HalfDuplexSend\[638] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:FinalParityType_1\[639] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:FinalParityType_0\[640] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:FinalAddrMode_2\[641] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:FinalAddrMode_1\[642] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:FinalAddrMode_0\[643] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:tx_ctrl_mark\[644] = zero[2]
Removing Rhs of wire \UART_VMON:BUART:tx_bitclk_enable_pre\[655] = \UART_VMON:BUART:tx_bitclk_dp\[691]
Removing Lhs of wire \UART_VMON:BUART:tx_counter_tc\[701] = \UART_VMON:BUART:tx_counter_dp\[692]
Removing Lhs of wire \UART_VMON:BUART:tx_status_6\[702] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:tx_status_5\[703] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:tx_status_4\[704] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:tx_status_1\[706] = \UART_VMON:BUART:tx_fifo_empty\[669]
Removing Lhs of wire \UART_VMON:BUART:tx_status_3\[708] = \UART_VMON:BUART:tx_fifo_notfull\[668]
Removing Lhs of wire \UART_VMON:BUART:rx_count7_bit8_wire\[768] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:add_vv_vv_MODGEN_11_1\[776] = \UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[787]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:add_vv_vv_MODGEN_11_0\[778] = \UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[788]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_12\[779] = \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[804]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_13\[780] = \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[818]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[781] = \UART_VMON:BUART:sRX:s23Poll:MODIN9_1\[782]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODIN9_1\[782] = \UART_VMON:BUART:pollcount_1\[774]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[783] = \UART_VMON:BUART:sRX:s23Poll:MODIN9_0\[784]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODIN9_0\[784] = \UART_VMON:BUART:pollcount_0\[777]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[790] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[791] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[792] = \UART_VMON:BUART:pollcount_1\[774]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODIN10_1\[793] = \UART_VMON:BUART:pollcount_1\[774]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[794] = \UART_VMON:BUART:pollcount_0\[777]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODIN10_0\[795] = \UART_VMON:BUART:pollcount_0\[777]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[796] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[797] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[798] = \UART_VMON:BUART:pollcount_1\[774]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[799] = \UART_VMON:BUART:pollcount_0\[777]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[800] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[801] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[806] = \UART_VMON:BUART:pollcount_1\[774]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODIN11_1\[807] = \UART_VMON:BUART:pollcount_1\[774]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[808] = \UART_VMON:BUART:pollcount_0\[777]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODIN11_0\[809] = \UART_VMON:BUART:pollcount_0\[777]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[810] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[811] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[812] = \UART_VMON:BUART:pollcount_1\[774]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[813] = \UART_VMON:BUART:pollcount_0\[777]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[814] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[815] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:rx_status_1\[822] = zero[2]
Removing Rhs of wire \UART_VMON:BUART:rx_status_2\[823] = \UART_VMON:BUART:rx_parity_error_status\[824]
Removing Rhs of wire \UART_VMON:BUART:rx_status_3\[825] = \UART_VMON:BUART:rx_stop_bit_error\[826]
Removing Lhs of wire \UART_VMON:BUART:sRX:cmp_vv_vv_MODGEN_14\[836] = \UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_0\[885]
Removing Lhs of wire \UART_VMON:BUART:sRX:cmp_vv_vv_MODGEN_15\[840] = \UART_VMON:BUART:sRX:MODULE_15:g1:a0:xneq\[907]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newa_6\[841] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newa_5\[842] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newa_4\[843] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newa_3\[844] = \UART_VMON:BUART:sRX:MODIN12_6\[845]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODIN12_6\[845] = \UART_VMON:BUART:rx_count_6\[763]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newa_2\[846] = \UART_VMON:BUART:sRX:MODIN12_5\[847]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODIN12_5\[847] = \UART_VMON:BUART:rx_count_5\[764]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newa_1\[848] = \UART_VMON:BUART:sRX:MODIN12_4\[849]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODIN12_4\[849] = \UART_VMON:BUART:rx_count_4\[765]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newa_0\[850] = \UART_VMON:BUART:sRX:MODIN12_3\[851]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODIN12_3\[851] = \UART_VMON:BUART:rx_count_3\[766]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_6\[852] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_5\[853] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_4\[854] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_3\[855] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_2\[856] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_1\[857] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:newb_0\[858] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:dataa_6\[859] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:dataa_5\[860] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:dataa_4\[861] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:dataa_3\[862] = \UART_VMON:BUART:rx_count_6\[763]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:dataa_2\[863] = \UART_VMON:BUART:rx_count_5\[764]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:dataa_1\[864] = \UART_VMON:BUART:rx_count_4\[765]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:dataa_0\[865] = \UART_VMON:BUART:rx_count_3\[766]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:datab_6\[866] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:datab_5\[867] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:datab_4\[868] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:datab_3\[869] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:datab_2\[870] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:datab_1\[871] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_14:g2:a0:datab_0\[872] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_15:g1:a0:newa_0\[887] = \UART_VMON:BUART:rx_postpoll\[722]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_15:g1:a0:newb_0\[888] = \UART_VMON:BUART:rx_parity_bit\[839]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_15:g1:a0:dataa_0\[889] = \UART_VMON:BUART:rx_postpoll\[722]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_15:g1:a0:datab_0\[890] = \UART_VMON:BUART:rx_parity_bit\[839]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[891] = \UART_VMON:BUART:rx_postpoll\[722]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[892] = \UART_VMON:BUART:rx_parity_bit\[839]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[894] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[895] = \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[893]
Removing Lhs of wire \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[896] = \UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[893]
Removing Lhs of wire tmpOE__VMON_Rx_net_0[918] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire tmpOE__VMON_Tx_net_0[923] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire tmpOE__BME280_CSn_net_0[929] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire tmpOE__MPU9250_CSn_net_0[935] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire tmpOE__MPU9250_INTn_net_0[941] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire tmpOE__SakuraIO_WAKE_IN_net_0[948] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire tmpOE__SakuraIO_WAKE_OUT_net_0[954] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \PERI_SPIM:Net_276\[960] = Net_90[29]
Removing Rhs of wire \PERI_SPIM:BSPIM:load_rx_data\[963] = \PERI_SPIM:BSPIM:dpcounter_one\[964]
Removing Lhs of wire \PERI_SPIM:BSPIM:pol_supprt\[965] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \PERI_SPIM:BSPIM:miso_to_dp\[966] = \PERI_SPIM:Net_244\[967]
Removing Lhs of wire \PERI_SPIM:Net_244\[967] = Net_16[3]
Removing Rhs of wire \PERI_SPIM:BSPIM:tx_status_1\[993] = \PERI_SPIM:BSPIM:dpMOSI_fifo_empty\[994]
Removing Rhs of wire \PERI_SPIM:BSPIM:tx_status_2\[995] = \PERI_SPIM:BSPIM:dpMOSI_fifo_not_full\[996]
Removing Lhs of wire \PERI_SPIM:BSPIM:tx_status_3\[997] = \PERI_SPIM:BSPIM:load_rx_data\[963]
Removing Rhs of wire \PERI_SPIM:BSPIM:rx_status_4\[999] = \PERI_SPIM:BSPIM:dpMISO_fifo_full\[1000]
Removing Rhs of wire \PERI_SPIM:BSPIM:rx_status_5\[1001] = \PERI_SPIM:BSPIM:dpMISO_fifo_not_empty\[1002]
Removing Lhs of wire \PERI_SPIM:BSPIM:tx_status_6\[1004] = zero[2]
Removing Lhs of wire \PERI_SPIM:BSPIM:tx_status_5\[1005] = zero[2]
Removing Lhs of wire \PERI_SPIM:BSPIM:rx_status_3\[1006] = zero[2]
Removing Lhs of wire \PERI_SPIM:BSPIM:rx_status_2\[1007] = zero[2]
Removing Lhs of wire \PERI_SPIM:BSPIM:rx_status_1\[1008] = zero[2]
Removing Lhs of wire \PERI_SPIM:BSPIM:rx_status_0\[1009] = zero[2]
Removing Lhs of wire \PERI_SPIM:Net_273\[1020] = zero[2]
Removing Lhs of wire \PERI_SPIM:Net_289\[1058] = zero[2]
Removing Lhs of wire tmpOE__SD_MOSI_net_0[1060] = tmpOE__SPI_MISO_net_0[1]
Removing Rhs of wire Net_100[1061] = \SD_SPIM:BSPIM:mosi_fin\[1079]
Removing Rhs of wire Net_100[1061] = \SD_SPIM:BSPIM:mosi_cpha_0\[1080]
Removing Lhs of wire \SD_SPIM:Net_276\[1067] = Net_104[1068]
Removing Rhs of wire \SD_SPIM:BSPIM:load_rx_data\[1071] = \SD_SPIM:BSPIM:dpcounter_one\[1072]
Removing Lhs of wire \SD_SPIM:BSPIM:pol_supprt\[1073] = zero[2]
Removing Lhs of wire \SD_SPIM:BSPIM:miso_to_dp\[1074] = \SD_SPIM:Net_244\[1075]
Removing Lhs of wire \SD_SPIM:Net_244\[1075] = Net_99[24]
Removing Rhs of wire \SD_SPIM:BSPIM:tx_status_1\[1101] = \SD_SPIM:BSPIM:dpMOSI_fifo_empty\[1102]
Removing Rhs of wire \SD_SPIM:BSPIM:tx_status_2\[1103] = \SD_SPIM:BSPIM:dpMOSI_fifo_not_full\[1104]
Removing Lhs of wire \SD_SPIM:BSPIM:tx_status_3\[1105] = \SD_SPIM:BSPIM:load_rx_data\[1071]
Removing Rhs of wire \SD_SPIM:BSPIM:rx_status_4\[1107] = \SD_SPIM:BSPIM:dpMISO_fifo_full\[1108]
Removing Rhs of wire \SD_SPIM:BSPIM:rx_status_5\[1109] = \SD_SPIM:BSPIM:dpMISO_fifo_not_empty\[1110]
Removing Lhs of wire \SD_SPIM:BSPIM:tx_status_6\[1112] = zero[2]
Removing Lhs of wire \SD_SPIM:BSPIM:tx_status_5\[1113] = zero[2]
Removing Lhs of wire \SD_SPIM:BSPIM:rx_status_3\[1114] = zero[2]
Removing Lhs of wire \SD_SPIM:BSPIM:rx_status_2\[1115] = zero[2]
Removing Lhs of wire \SD_SPIM:BSPIM:rx_status_1\[1116] = zero[2]
Removing Lhs of wire \SD_SPIM:BSPIM:rx_status_0\[1117] = zero[2]
Removing Lhs of wire \SD_SPIM:Net_273\[1127] = zero[2]
Removing Lhs of wire \SD_SPIM:Net_289\[1167] = zero[2]
Removing Lhs of wire tmpOE__SD_SCLK_net_0[1169] = tmpOE__SPI_MISO_net_0[1]
Removing Rhs of wire \SAKURA_SPIM:Net_276\[1176] = \SAKURA_SPIM:Net_288\[1177]
Removing Rhs of wire \SAKURA_SPIM:BSPIM:load_rx_data\[1181] = \SAKURA_SPIM:BSPIM:dpcounter_one\[1182]
Removing Lhs of wire \SAKURA_SPIM:BSPIM:pol_supprt\[1183] = zero[2]
Removing Lhs of wire \SAKURA_SPIM:BSPIM:miso_to_dp\[1184] = \SAKURA_SPIM:Net_244\[1185]
Removing Lhs of wire \SAKURA_SPIM:Net_244\[1185] = Net_182[1278]
Removing Rhs of wire Net_183[1189] = \SAKURA_SPIM:BSPIM:mosi_reg\[1190]
Removing Rhs of wire \SAKURA_SPIM:BSPIM:tx_status_1\[1212] = \SAKURA_SPIM:BSPIM:dpMOSI_fifo_empty\[1213]
Removing Rhs of wire \SAKURA_SPIM:BSPIM:tx_status_2\[1214] = \SAKURA_SPIM:BSPIM:dpMOSI_fifo_not_full\[1215]
Removing Lhs of wire \SAKURA_SPIM:BSPIM:tx_status_3\[1216] = \SAKURA_SPIM:BSPIM:load_rx_data\[1181]
Removing Rhs of wire \SAKURA_SPIM:BSPIM:rx_status_4\[1218] = \SAKURA_SPIM:BSPIM:dpMISO_fifo_full\[1219]
Removing Rhs of wire \SAKURA_SPIM:BSPIM:rx_status_5\[1220] = \SAKURA_SPIM:BSPIM:dpMISO_fifo_not_empty\[1221]
Removing Lhs of wire \SAKURA_SPIM:BSPIM:tx_status_6\[1223] = zero[2]
Removing Lhs of wire \SAKURA_SPIM:BSPIM:tx_status_5\[1224] = zero[2]
Removing Lhs of wire \SAKURA_SPIM:BSPIM:rx_status_3\[1225] = zero[2]
Removing Lhs of wire \SAKURA_SPIM:BSPIM:rx_status_2\[1226] = zero[2]
Removing Lhs of wire \SAKURA_SPIM:BSPIM:rx_status_1\[1227] = zero[2]
Removing Lhs of wire \SAKURA_SPIM:BSPIM:rx_status_0\[1228] = zero[2]
Removing Lhs of wire \SAKURA_SPIM:Net_273\[1238] = zero[2]
Removing Lhs of wire \SAKURA_SPIM:Net_289\[1279] = zero[2]
Removing Lhs of wire tmpOE__SD_CSn_net_0[1281] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire tmpOE__LED0_net_0[1290] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire tmpOE__SAKURA_SPI_MOSI_net_0[1296] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \Timer1:Net_89\[1309] = zero[2]
Removing Lhs of wire \Timer1:Net_95\[1310] = zero[2]
Removing Lhs of wire \Timer1:CounterUDB:ctrl_capmode_1\[1319] = zero[2]
Removing Lhs of wire \Timer1:CounterUDB:ctrl_capmode_0\[1320] = zero[2]
Removing Lhs of wire \Timer1:CounterUDB:ctrl_enable\[1332] = \Timer1:CounterUDB:control_7\[1324]
Removing Lhs of wire \Timer1:CounterUDB:capt_rising\[1334] = zero[2]
Removing Lhs of wire \Timer1:CounterUDB:capt_falling\[1335] = \Timer1:CounterUDB:prevCapture\[1333]
Removing Rhs of wire Net_917[1339] = \Timer1_Reset:control_out_0\[1629]
Removing Rhs of wire Net_917[1339] = \Timer1_Reset:control_0\[1652]
Removing Lhs of wire \Timer1:CounterUDB:final_enable\[1341] = \Timer1:CounterUDB:control_7\[1324]
Removing Rhs of wire \Timer1:CounterUDB:status_0\[1346] = \Timer1:CounterUDB:cmp_out_status\[1347]
Removing Rhs of wire \Timer1:CounterUDB:status_1\[1348] = \Timer1:CounterUDB:per_zero\[1349]
Removing Lhs of wire \Timer1:CounterUDB:status_2\[1350] = \Timer1:CounterUDB:overflow_status\[1343]
Removing Lhs of wire \Timer1:CounterUDB:status_3\[1351] = \Timer1:CounterUDB:underflow_status\[1344]
Removing Lhs of wire \Timer1:CounterUDB:status_4\[1352] = \Timer1:CounterUDB:hwCapture\[1337]
Removing Rhs of wire \Timer1:CounterUDB:status_5\[1353] = \Timer1:CounterUDB:fifo_full\[1354]
Removing Rhs of wire \Timer1:CounterUDB:status_6\[1355] = \Timer1:CounterUDB:fifo_nempty\[1356]
Removing Lhs of wire \Timer1:CounterUDB:dp_dir\[1359] = zero[2]
Removing Lhs of wire \Timer1:CounterUDB:tc_i\[1364] = \Timer1:CounterUDB:reload_tc\[1340]
Removing Rhs of wire \Timer1:CounterUDB:cmp_out_i\[1366] = \Timer1:CounterUDB:cmp_less\[1367]
Removing Lhs of wire \Timer1:CounterUDB:cs_addr_2\[1374] = zero[2]
Removing Lhs of wire \Timer1:CounterUDB:cs_addr_1\[1375] = \Timer1:CounterUDB:count_enable\[1373]
Removing Lhs of wire \Timer1:CounterUDB:cs_addr_0\[1376] = \Timer1:CounterUDB:reload\[1338]
Removing Lhs of wire \Timer2:Net_89\[1459] = zero[2]
Removing Lhs of wire \Timer2:Net_95\[1460] = zero[2]
Removing Lhs of wire \Timer2:CounterUDB:ctrl_capmode_1\[1468] = zero[2]
Removing Lhs of wire \Timer2:CounterUDB:ctrl_capmode_0\[1469] = zero[2]
Removing Lhs of wire \Timer2:CounterUDB:ctrl_enable\[1481] = \Timer2:CounterUDB:control_7\[1473]
Removing Lhs of wire \Timer2:CounterUDB:capt_rising\[1483] = zero[2]
Removing Lhs of wire \Timer2:CounterUDB:capt_falling\[1484] = \Timer2:CounterUDB:prevCapture\[1482]
Removing Rhs of wire Net_928[1488] = \Timer2_Reset:control_out_0\[1603]
Removing Rhs of wire Net_928[1488] = \Timer2_Reset:control_0\[1626]
Removing Lhs of wire \Timer2:CounterUDB:final_enable\[1490] = \Timer2:CounterUDB:control_7\[1473]
Removing Rhs of wire \Timer2:CounterUDB:status_0\[1495] = \Timer2:CounterUDB:cmp_out_status\[1496]
Removing Rhs of wire \Timer2:CounterUDB:status_1\[1497] = \Timer2:CounterUDB:per_zero\[1498]
Removing Lhs of wire \Timer2:CounterUDB:status_2\[1499] = \Timer2:CounterUDB:overflow_status\[1492]
Removing Lhs of wire \Timer2:CounterUDB:status_3\[1500] = \Timer2:CounterUDB:underflow_status\[1493]
Removing Lhs of wire \Timer2:CounterUDB:status_4\[1501] = \Timer2:CounterUDB:hwCapture\[1486]
Removing Rhs of wire \Timer2:CounterUDB:status_5\[1502] = \Timer2:CounterUDB:fifo_full\[1503]
Removing Rhs of wire \Timer2:CounterUDB:status_6\[1504] = \Timer2:CounterUDB:fifo_nempty\[1505]
Removing Lhs of wire \Timer2:CounterUDB:dp_dir\[1508] = zero[2]
Removing Lhs of wire \Timer2:CounterUDB:tc_i\[1513] = \Timer2:CounterUDB:reload_tc\[1489]
Removing Rhs of wire \Timer2:CounterUDB:cmp_out_i\[1515] = \Timer2:CounterUDB:cmp_less\[1516]
Removing Lhs of wire \Timer2:CounterUDB:cs_addr_2\[1522] = zero[2]
Removing Lhs of wire \Timer2:CounterUDB:cs_addr_1\[1523] = \Timer2:CounterUDB:count_enable\[1521]
Removing Lhs of wire \Timer2:CounterUDB:cs_addr_0\[1524] = \Timer2:CounterUDB:reload\[1487]
Removing Lhs of wire \Timer2_Reset:clk\[1601] = zero[2]
Removing Lhs of wire \Timer2_Reset:rst\[1602] = zero[2]
Removing Lhs of wire \Timer1_Reset:clk\[1627] = zero[2]
Removing Lhs of wire \Timer1_Reset:rst\[1628] = zero[2]
Removing Lhs of wire Net_966[1654] = zero[2]
Removing Lhs of wire Net_964[1655] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_16_9\[1666] = \FreqDiv_1:MODULE_16:g2:a0:s_9\[1826]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_16_8\[1667] = \FreqDiv_1:MODULE_16:g2:a0:s_8\[1827]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_16_7\[1668] = \FreqDiv_1:MODULE_16:g2:a0:s_7\[1828]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_16_6\[1669] = \FreqDiv_1:MODULE_16:g2:a0:s_6\[1829]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_16_5\[1670] = \FreqDiv_1:MODULE_16:g2:a0:s_5\[1830]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_16_4\[1671] = \FreqDiv_1:MODULE_16:g2:a0:s_4\[1831]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_16_3\[1672] = \FreqDiv_1:MODULE_16:g2:a0:s_3\[1832]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_16_2\[1673] = \FreqDiv_1:MODULE_16:g2:a0:s_2\[1833]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_16_1\[1674] = \FreqDiv_1:MODULE_16:g2:a0:s_1\[1834]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_16_0\[1675] = \FreqDiv_1:MODULE_16:g2:a0:s_0\[1835]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_23\[1716] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_22\[1717] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_21\[1718] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_20\[1719] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_19\[1720] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_18\[1721] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_17\[1722] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_16\[1723] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_15\[1724] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_14\[1725] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_13\[1726] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_12\[1727] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_11\[1728] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_10\[1729] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_9\[1730] = \FreqDiv_1:MODIN13_9\[1731]
Removing Lhs of wire \FreqDiv_1:MODIN13_9\[1731] = \FreqDiv_1:count_9\[1656]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_8\[1732] = \FreqDiv_1:MODIN13_8\[1733]
Removing Lhs of wire \FreqDiv_1:MODIN13_8\[1733] = \FreqDiv_1:count_8\[1657]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_7\[1734] = \FreqDiv_1:MODIN13_7\[1735]
Removing Lhs of wire \FreqDiv_1:MODIN13_7\[1735] = \FreqDiv_1:count_7\[1658]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_6\[1736] = \FreqDiv_1:MODIN13_6\[1737]
Removing Lhs of wire \FreqDiv_1:MODIN13_6\[1737] = \FreqDiv_1:count_6\[1659]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_5\[1738] = \FreqDiv_1:MODIN13_5\[1739]
Removing Lhs of wire \FreqDiv_1:MODIN13_5\[1739] = \FreqDiv_1:count_5\[1660]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_4\[1740] = \FreqDiv_1:MODIN13_4\[1741]
Removing Lhs of wire \FreqDiv_1:MODIN13_4\[1741] = \FreqDiv_1:count_4\[1661]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_3\[1742] = \FreqDiv_1:MODIN13_3\[1743]
Removing Lhs of wire \FreqDiv_1:MODIN13_3\[1743] = \FreqDiv_1:count_3\[1662]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_2\[1744] = \FreqDiv_1:MODIN13_2\[1745]
Removing Lhs of wire \FreqDiv_1:MODIN13_2\[1745] = \FreqDiv_1:count_2\[1663]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_1\[1746] = \FreqDiv_1:MODIN13_1\[1747]
Removing Lhs of wire \FreqDiv_1:MODIN13_1\[1747] = \FreqDiv_1:count_1\[1664]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:a_0\[1748] = \FreqDiv_1:MODIN13_0\[1749]
Removing Lhs of wire \FreqDiv_1:MODIN13_0\[1749] = \FreqDiv_1:count_0\[1665]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[1873] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[1874] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire tmpOE__SAKURA_SPI_MISO_net_0[1876] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire tmpOE__SAKURA_CSn_net_0[1881] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire tmpOE__SAKURA_SPI_SCLK_net_0[1887] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire tmpOE__ACC_Sleep_net_0[1893] = tmpOE__SPI_MISO_net_0[1]
Removing Lhs of wire \UART_DEBUG:BUART:reset_reg\\D\[1899] = zero[2]
Removing Lhs of wire Net_10D[1904] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:rx_bitclk\\D\[1914] = \UART_DEBUG:BUART:rx_bitclk_pre\[159]
Removing Lhs of wire \UART_DEBUG:BUART:rx_parity_error_pre\\D\[1923] = \UART_DEBUG:BUART:rx_parity_error_pre\[236]
Removing Lhs of wire \UART_DEBUG:BUART:rx_break_status\\D\[1924] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:reset_reg\\D\[1928] = zero[2]
Removing Lhs of wire Net_27D[1933] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:rx_bitclk\\D\[1943] = \UART_GPS:BUART:rx_bitclk_pre\[458]
Removing Lhs of wire \UART_GPS:BUART:rx_parity_error_pre\\D\[1952] = \UART_GPS:BUART:rx_parity_error_pre\[535]
Removing Lhs of wire \UART_GPS:BUART:rx_break_status\\D\[1953] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:reset_reg\\D\[1957] = zero[2]
Removing Lhs of wire Net_40D[1962] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:rx_bitclk\\D\[1972] = \UART_VMON:BUART:rx_bitclk_pre\[757]
Removing Lhs of wire \UART_VMON:BUART:rx_parity_error_pre\\D\[1981] = \UART_VMON:BUART:rx_parity_error_pre\[834]
Removing Lhs of wire \UART_VMON:BUART:rx_break_status\\D\[1982] = zero[2]
Removing Lhs of wire \PERI_SPIM:BSPIM:so_send_reg\\D\[1986] = zero[2]
Removing Lhs of wire \PERI_SPIM:BSPIM:mosi_pre_reg\\D\[1992] = zero[2]
Removing Lhs of wire \PERI_SPIM:BSPIM:dpcounter_one_reg\\D\[1994] = \PERI_SPIM:BSPIM:load_rx_data\[963]
Removing Lhs of wire \PERI_SPIM:BSPIM:mosi_from_dp_reg\\D\[1995] = \PERI_SPIM:BSPIM:mosi_from_dp\[977]
Removing Lhs of wire \PERI_SPIM:BSPIM:ld_ident\\D\[1996] = zero[2]
Removing Lhs of wire \SD_SPIM:BSPIM:so_send_reg\\D\[1998] = zero[2]
Removing Lhs of wire \SD_SPIM:BSPIM:mosi_reg\\D\[2005] = \SD_SPIM:BSPIM:mosi_pre_reg\[1094]
Removing Lhs of wire \SD_SPIM:BSPIM:dpcounter_one_reg\\D\[2007] = \SD_SPIM:BSPIM:load_rx_data\[1071]
Removing Lhs of wire \SD_SPIM:BSPIM:mosi_from_dp_reg\\D\[2008] = \SD_SPIM:BSPIM:mosi_from_dp\[1084]
Removing Lhs of wire \SAKURA_SPIM:BSPIM:so_send_reg\\D\[2012] = zero[2]
Removing Lhs of wire \SAKURA_SPIM:BSPIM:mosi_pre_reg\\D\[2018] = zero[2]
Removing Lhs of wire \SAKURA_SPIM:BSPIM:dpcounter_one_reg\\D\[2020] = \SAKURA_SPIM:BSPIM:load_rx_data\[1181]
Removing Lhs of wire \SAKURA_SPIM:BSPIM:mosi_from_dp_reg\\D\[2021] = \SAKURA_SPIM:BSPIM:mosi_from_dp\[1196]
Removing Lhs of wire \Timer1:CounterUDB:prevCapture\\D\[2025] = zero[2]
Removing Lhs of wire \Timer1:CounterUDB:overflow_reg_i\\D\[2027] = \Timer1:CounterUDB:overflow\[1358]
Removing Lhs of wire \Timer1:CounterUDB:underflow_reg_i\\D\[2028] = \Timer1:CounterUDB:underflow\[1361]
Removing Lhs of wire \Timer1:CounterUDB:tc_reg_i\\D\[2029] = \Timer1:CounterUDB:reload_tc\[1340]
Removing Lhs of wire \Timer1:CounterUDB:prevCompare\\D\[2030] = \Timer1:CounterUDB:cmp_out_i\[1366]
Removing Lhs of wire \Timer1:CounterUDB:cmp_out_reg_i\\D\[2031] = \Timer1:CounterUDB:cmp_out_i\[1366]
Removing Lhs of wire \Timer1:CounterUDB:count_stored_i\\D\[2032] = Net_957[1372]
Removing Lhs of wire \Timer2:CounterUDB:prevCapture\\D\[2034] = zero[2]
Removing Lhs of wire \Timer2:CounterUDB:overflow_reg_i\\D\[2036] = \Timer2:CounterUDB:overflow\[1507]
Removing Lhs of wire \Timer2:CounterUDB:underflow_reg_i\\D\[2037] = \Timer2:CounterUDB:underflow\[1510]
Removing Lhs of wire \Timer2:CounterUDB:tc_reg_i\\D\[2038] = \Timer2:CounterUDB:reload_tc\[1489]
Removing Lhs of wire \Timer2:CounterUDB:prevCompare\\D\[2039] = \Timer2:CounterUDB:cmp_out_i\[1515]
Removing Lhs of wire \Timer2:CounterUDB:cmp_out_reg_i\\D\[2040] = \Timer2:CounterUDB:cmp_out_i\[1515]
Removing Lhs of wire \Timer2:CounterUDB:count_stored_i\\D\[2041] = Net_957[1372]

------------------------------------------------------
Aliased 0 equations, 505 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SPI_MISO_net_0' (cost = 0):
tmpOE__SPI_MISO_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:rx_addressmatch\' (cost = 0):
\UART_DEBUG:BUART:rx_addressmatch\ <= (\UART_DEBUG:BUART:rx_addressmatch2\
	OR \UART_DEBUG:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:rx_bitclk_pre\' (cost = 1):
\UART_DEBUG:BUART:rx_bitclk_pre\ <= ((not \UART_DEBUG:BUART:rx_count_2\ and not \UART_DEBUG:BUART:rx_count_1\ and not \UART_DEBUG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_DEBUG:BUART:rx_bitclk_pre16x\ <= ((not \UART_DEBUG:BUART:rx_count_2\ and \UART_DEBUG:BUART:rx_count_1\ and \UART_DEBUG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:rx_poll_bit1\' (cost = 1):
\UART_DEBUG:BUART:rx_poll_bit1\ <= ((not \UART_DEBUG:BUART:rx_count_2\ and not \UART_DEBUG:BUART:rx_count_1\ and \UART_DEBUG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:rx_poll_bit2\' (cost = 1):
\UART_DEBUG:BUART:rx_poll_bit2\ <= ((not \UART_DEBUG:BUART:rx_count_2\ and not \UART_DEBUG:BUART:rx_count_1\ and not \UART_DEBUG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:pollingrange\' (cost = 4):
\UART_DEBUG:BUART:pollingrange\ <= ((not \UART_DEBUG:BUART:rx_count_2\ and not \UART_DEBUG:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_DEBUG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_DEBUG:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_addressmatch\' (cost = 0):
\UART_GPS:BUART:rx_addressmatch\ <= (\UART_GPS:BUART:rx_addressmatch2\
	OR \UART_GPS:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_bitclk_pre\' (cost = 1):
\UART_GPS:BUART:rx_bitclk_pre\ <= ((not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and not \UART_GPS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_GPS:BUART:rx_bitclk_pre16x\ <= ((not \UART_GPS:BUART:rx_count_2\ and \UART_GPS:BUART:rx_count_1\ and \UART_GPS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_poll_bit1\' (cost = 1):
\UART_GPS:BUART:rx_poll_bit1\ <= ((not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and \UART_GPS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_poll_bit2\' (cost = 1):
\UART_GPS:BUART:rx_poll_bit2\ <= ((not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and not \UART_GPS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:pollingrange\' (cost = 4):
\UART_GPS:BUART:pollingrange\ <= ((not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_GPS:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_VMON:BUART:rx_addressmatch\' (cost = 0):
\UART_VMON:BUART:rx_addressmatch\ <= (\UART_VMON:BUART:rx_addressmatch2\
	OR \UART_VMON:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_VMON:BUART:rx_bitclk_pre\' (cost = 1):
\UART_VMON:BUART:rx_bitclk_pre\ <= ((not \UART_VMON:BUART:rx_count_2\ and not \UART_VMON:BUART:rx_count_1\ and not \UART_VMON:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_VMON:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_VMON:BUART:rx_bitclk_pre16x\ <= ((not \UART_VMON:BUART:rx_count_2\ and \UART_VMON:BUART:rx_count_1\ and \UART_VMON:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_VMON:BUART:rx_poll_bit1\' (cost = 1):
\UART_VMON:BUART:rx_poll_bit1\ <= ((not \UART_VMON:BUART:rx_count_2\ and not \UART_VMON:BUART:rx_count_1\ and \UART_VMON:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_VMON:BUART:rx_poll_bit2\' (cost = 1):
\UART_VMON:BUART:rx_poll_bit2\ <= ((not \UART_VMON:BUART:rx_count_2\ and not \UART_VMON:BUART:rx_count_1\ and not \UART_VMON:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_VMON:BUART:pollingrange\' (cost = 4):
\UART_VMON:BUART:pollingrange\ <= ((not \UART_VMON:BUART:rx_count_2\ and not \UART_VMON:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_VMON:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\' (cost = 0):
\UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\ <= (not \UART_VMON:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (\UART_VMON:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not \UART_VMON:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (\UART_VMON:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not \UART_VMON:BUART:rx_count_6\ and not \UART_VMON:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (\UART_VMON:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not \UART_VMON:BUART:rx_count_6\ and not \UART_VMON:BUART:rx_count_4\)
	OR (not \UART_VMON:BUART:rx_count_6\ and not \UART_VMON:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\UART_VMON:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (\UART_VMON:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\UART_VMON:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not \UART_VMON:BUART:rx_count_6\ and not \UART_VMON:BUART:rx_count_4\)
	OR (not \UART_VMON:BUART:rx_count_6\ and not \UART_VMON:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PERI_SPIM:BSPIM:load_rx_data\' (cost = 1):
\PERI_SPIM:BSPIM:load_rx_data\ <= ((not \PERI_SPIM:BSPIM:count_4\ and not \PERI_SPIM:BSPIM:count_3\ and not \PERI_SPIM:BSPIM:count_2\ and not \PERI_SPIM:BSPIM:count_1\ and \PERI_SPIM:BSPIM:count_0\));

Note:  Expanding virtual equation for '\SD_SPIM:BSPIM:load_rx_data\' (cost = 1):
\SD_SPIM:BSPIM:load_rx_data\ <= ((not \SD_SPIM:BSPIM:count_4\ and not \SD_SPIM:BSPIM:count_3\ and not \SD_SPIM:BSPIM:count_2\ and not \SD_SPIM:BSPIM:count_1\ and \SD_SPIM:BSPIM:count_0\));

Note:  Expanding virtual equation for '\SAKURA_SPIM:BSPIM:load_rx_data\' (cost = 1):
\SAKURA_SPIM:BSPIM:load_rx_data\ <= ((not \SAKURA_SPIM:BSPIM:count_4\ and not \SAKURA_SPIM:BSPIM:count_3\ and not \SAKURA_SPIM:BSPIM:count_2\ and not \SAKURA_SPIM:BSPIM:count_1\ and \SAKURA_SPIM:BSPIM:count_0\));

Note:  Expanding virtual equation for '\Timer1:CounterUDB:capt_either_edge\' (cost = 0):
\Timer1:CounterUDB:capt_either_edge\ <= (\Timer1:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Timer1:CounterUDB:overflow\' (cost = 0):
\Timer1:CounterUDB:overflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer1:CounterUDB:underflow\' (cost = 0):
\Timer1:CounterUDB:underflow\ <= (\Timer1:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\Timer1:CounterUDB:overflow_status\' (cost = 0):
\Timer1:CounterUDB:overflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer1:CounterUDB:underflow_status\' (cost = 1):
\Timer1:CounterUDB:underflow_status\ <= ((not \Timer1:CounterUDB:underflow_reg_i\ and \Timer1:CounterUDB:status_1\));

Note:  Expanding virtual equation for '\Timer1:CounterUDB:counter_enable\' (cost = 1):
\Timer1:CounterUDB:counter_enable\ <= ((not \Timer1:CounterUDB:disable_run_i\ and \Timer1:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\Timer2:CounterUDB:capt_either_edge\' (cost = 0):
\Timer2:CounterUDB:capt_either_edge\ <= (\Timer2:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Timer2:CounterUDB:overflow\' (cost = 0):
\Timer2:CounterUDB:overflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer2:CounterUDB:underflow\' (cost = 0):
\Timer2:CounterUDB:underflow\ <= (\Timer2:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\Timer2:CounterUDB:overflow_status\' (cost = 0):
\Timer2:CounterUDB:overflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer2:CounterUDB:underflow_status\' (cost = 1):
\Timer2:CounterUDB:underflow_status\ <= ((not \Timer2:CounterUDB:underflow_reg_i\ and \Timer2:CounterUDB:status_1\));

Note:  Expanding virtual equation for '\Timer2:CounterUDB:counter_enable\' (cost = 1):
\Timer2:CounterUDB:counter_enable\ <= ((not \Timer2:CounterUDB:disable_run_i\ and \Timer2:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\FreqDiv_1:count_8\ and \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:s_8\' (cost = 20):
\FreqDiv_1:MODULE_16:g2:a0:s_8\ <= ((not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:count_8\ and \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_16:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((\FreqDiv_1:count_9\ and \FreqDiv_1:count_8\ and \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_DEBUG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_DEBUG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_GPS:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\UART_VMON:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not \UART_VMON:BUART:pollcount_1\ and not \UART_VMON:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\UART_VMON:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not \UART_VMON:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\' (cost = 2):
\UART_VMON:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\ <= ((not \UART_VMON:BUART:pollcount_0\ and \UART_VMON:BUART:pollcount_1\)
	OR (not \UART_VMON:BUART:pollcount_1\ and \UART_VMON:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Timer1:CounterUDB:reload_tc\' (cost = 0):
\Timer1:CounterUDB:reload_tc\ <= (\Timer1:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\Timer2:CounterUDB:reload_tc\' (cost = 0):
\Timer2:CounterUDB:reload_tc\ <= (\Timer2:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:s_9\' (cost = 30):
\FreqDiv_1:MODULE_16:g2:a0:s_9\ <= ((not \FreqDiv_1:count_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:count_9\ and \FreqDiv_1:count_8\ and \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:s_1\' (cost = 20):
\FreqDiv_1:MODULE_16:g2:a0:s_1\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:rx_postpoll\' (cost = 72):
\UART_DEBUG:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_13 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_13 and not MODIN1_1 and not \UART_DEBUG:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_DEBUG:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_DEBUG:BUART:rx_parity_bit\)
	OR (Net_13 and MODIN1_0 and \UART_DEBUG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_13 and not MODIN1_1 and not \UART_DEBUG:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_DEBUG:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_DEBUG:BUART:rx_parity_bit\)
	OR (Net_13 and MODIN1_0 and \UART_DEBUG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_postpoll\' (cost = 72):
\UART_GPS:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_175 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_175 and not MODIN5_1 and not \UART_GPS:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_GPS:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_GPS:BUART:rx_parity_bit\)
	OR (Net_175 and MODIN5_0 and \UART_GPS:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_GPS:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_175 and not MODIN5_1 and not \UART_GPS:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_GPS:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_GPS:BUART:rx_parity_bit\)
	OR (Net_175 and MODIN5_0 and \UART_GPS:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_VMON:BUART:rx_postpoll\' (cost = 72):
\UART_VMON:BUART:rx_postpoll\ <= (\UART_VMON:BUART:pollcount_1\
	OR (Net_43 and \UART_VMON:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_VMON:BUART:pollcount_1\ and not Net_43 and not \UART_VMON:BUART:rx_parity_bit\)
	OR (not \UART_VMON:BUART:pollcount_1\ and not \UART_VMON:BUART:pollcount_0\ and not \UART_VMON:BUART:rx_parity_bit\)
	OR (\UART_VMON:BUART:pollcount_1\ and \UART_VMON:BUART:rx_parity_bit\)
	OR (Net_43 and \UART_VMON:BUART:pollcount_0\ and \UART_VMON:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_VMON:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_VMON:BUART:pollcount_1\ and not Net_43 and not \UART_VMON:BUART:rx_parity_bit\)
	OR (not \UART_VMON:BUART:pollcount_1\ and not \UART_VMON:BUART:pollcount_0\ and not \UART_VMON:BUART:rx_parity_bit\)
	OR (\UART_VMON:BUART:pollcount_1\ and \UART_VMON:BUART:rx_parity_bit\)
	OR (Net_43 and \UART_VMON:BUART:pollcount_0\ and \UART_VMON:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:s_2\' (cost = 30):
\FreqDiv_1:MODULE_16:g2:a0:s_2\ <= ((not \FreqDiv_1:count_1\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:s_3\' (cost = 40):
\FreqDiv_1:MODULE_16:g2:a0:s_3\ <= ((not \FreqDiv_1:count_2\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:s_4\' (cost = 50):
\FreqDiv_1:MODULE_16:g2:a0:s_4\ <= ((not \FreqDiv_1:count_3\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:s_5\' (cost = 60):
\FreqDiv_1:MODULE_16:g2:a0:s_5\ <= ((not \FreqDiv_1:count_4\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:s_6\' (cost = 70):
\FreqDiv_1:MODULE_16:g2:a0:s_6\ <= ((not \FreqDiv_1:count_5\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_16:g2:a0:s_7\' (cost = 80):
\FreqDiv_1:MODULE_16:g2:a0:s_7\ <= ((not \FreqDiv_1:count_6\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_5\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_7\ and \FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 143 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_DEBUG:BUART:rx_status_0\ to zero
Aliasing \UART_DEBUG:BUART:rx_status_6\ to zero
Aliasing \UART_GPS:BUART:rx_status_0\ to zero
Aliasing \UART_GPS:BUART:rx_status_6\ to zero
Aliasing \UART_VMON:BUART:rx_status_0\ to zero
Aliasing \UART_VMON:BUART:rx_status_6\ to zero
Aliasing \Timer1:CounterUDB:hwCapture\ to zero
Aliasing \Timer1:CounterUDB:overflow_status\ to zero
Aliasing \Timer1:CounterUDB:overflow\ to zero
Aliasing \Timer2:CounterUDB:hwCapture\ to zero
Aliasing \Timer2:CounterUDB:overflow_status\ to zero
Aliasing \Timer2:CounterUDB:overflow\ to zero
Aliasing \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \UART_DEBUG:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_DEBUG:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_DEBUG:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_GPS:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_GPS:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_GPS:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_VMON:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_VMON:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_VMON:BUART:rx_addr_match_status\\D\ to zero
Aliasing \FreqDiv_1:not_last_reset\\D\ to tmpOE__SPI_MISO_net_0
Removing Rhs of wire \UART_DEBUG:BUART:rx_bitclk_enable\[123] = \UART_DEBUG:BUART:rx_bitclk\[171]
Removing Lhs of wire \UART_DEBUG:BUART:rx_status_0\[222] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:rx_status_6\[231] = zero[2]
Removing Rhs of wire \UART_GPS:BUART:rx_bitclk_enable\[422] = \UART_GPS:BUART:rx_bitclk\[470]
Removing Lhs of wire \UART_GPS:BUART:rx_status_0\[521] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:rx_status_6\[530] = zero[2]
Removing Rhs of wire \UART_VMON:BUART:rx_bitclk_enable\[721] = \UART_VMON:BUART:rx_bitclk\[769]
Removing Lhs of wire \UART_VMON:BUART:rx_status_0\[820] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:rx_status_6\[829] = zero[2]
Removing Lhs of wire \Timer1:CounterUDB:hwCapture\[1337] = zero[2]
Removing Lhs of wire \Timer1:CounterUDB:overflow_status\[1343] = zero[2]
Removing Lhs of wire \Timer1:CounterUDB:overflow\[1358] = zero[2]
Removing Lhs of wire \Timer2:CounterUDB:hwCapture\[1486] = zero[2]
Removing Lhs of wire \Timer2:CounterUDB:overflow_status\[1492] = zero[2]
Removing Lhs of wire \Timer2:CounterUDB:overflow\[1507] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_24\[1844] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_16\[1854] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:tx_ctrl_mark_last\\D\[1906] = \UART_DEBUG:BUART:tx_ctrl_mark_last\[114]
Removing Lhs of wire \UART_DEBUG:BUART:rx_markspace_status\\D\[1918] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:rx_parity_error_status\\D\[1919] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:rx_addr_match_status\\D\[1921] = zero[2]
Removing Lhs of wire \UART_DEBUG:BUART:rx_markspace_pre\\D\[1922] = \UART_DEBUG:BUART:rx_markspace_pre\[235]
Removing Lhs of wire \UART_DEBUG:BUART:rx_parity_bit\\D\[1927] = \UART_DEBUG:BUART:rx_parity_bit\[241]
Removing Lhs of wire \UART_GPS:BUART:tx_ctrl_mark_last\\D\[1935] = \UART_GPS:BUART:tx_ctrl_mark_last\[413]
Removing Lhs of wire \UART_GPS:BUART:rx_markspace_status\\D\[1947] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:rx_parity_error_status\\D\[1948] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:rx_addr_match_status\\D\[1950] = zero[2]
Removing Lhs of wire \UART_GPS:BUART:rx_markspace_pre\\D\[1951] = \UART_GPS:BUART:rx_markspace_pre\[534]
Removing Lhs of wire \UART_GPS:BUART:rx_parity_bit\\D\[1956] = \UART_GPS:BUART:rx_parity_bit\[540]
Removing Lhs of wire \UART_VMON:BUART:tx_ctrl_mark_last\\D\[1964] = \UART_VMON:BUART:tx_ctrl_mark_last\[712]
Removing Lhs of wire \UART_VMON:BUART:rx_markspace_status\\D\[1976] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:rx_parity_error_status\\D\[1977] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:rx_addr_match_status\\D\[1979] = zero[2]
Removing Lhs of wire \UART_VMON:BUART:rx_markspace_pre\\D\[1980] = \UART_VMON:BUART:rx_markspace_pre\[833]
Removing Lhs of wire \UART_VMON:BUART:rx_parity_bit\\D\[1985] = \UART_VMON:BUART:rx_parity_bit\[839]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[2042] = tmpOE__SPI_MISO_net_0[1]

------------------------------------------------------
Aliased 0 equations, 36 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_DEBUG:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_DEBUG:BUART:rx_parity_bit\ and Net_13 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_DEBUG:BUART:rx_parity_bit\)
	OR (not Net_13 and not MODIN1_1 and \UART_DEBUG:BUART:rx_parity_bit\)
	OR (not \UART_DEBUG:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_GPS:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_GPS:BUART:rx_parity_bit\ and Net_175 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \UART_GPS:BUART:rx_parity_bit\)
	OR (not Net_175 and not MODIN5_1 and \UART_GPS:BUART:rx_parity_bit\)
	OR (not \UART_GPS:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\UART_VMON:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \UART_VMON:BUART:rx_parity_bit\ and Net_43 and \UART_VMON:BUART:pollcount_0\)
	OR (not \UART_VMON:BUART:pollcount_1\ and not \UART_VMON:BUART:pollcount_0\ and \UART_VMON:BUART:rx_parity_bit\)
	OR (not \UART_VMON:BUART:pollcount_1\ and not Net_43 and \UART_VMON:BUART:rx_parity_bit\)
	OR (not \UART_VMON:BUART:rx_parity_bit\ and \UART_VMON:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dropbox\Public\PSoC_Creator\GPS_Logger\GPS_Logger.cydsn\GPS_Logger.cyprj -dcpsoc3 GPS_Logger.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.332ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Saturday, 14 July 2018 19:02:57
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dropbox\Public\PSoC_Creator\GPS_Logger\GPS_Logger.cydsn\GPS_Logger.cyprj -d CY8C5888LTI-LP097 GPS_Logger.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.049ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\
    Converted constant MacroCell: \UART_DEBUG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_10 from registered to combinatorial
    Converted constant MacroCell: \UART_DEBUG:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_DEBUG:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_DEBUG:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_DEBUG:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_27 from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_VMON:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_40 from registered to combinatorial
    Converted constant MacroCell: \UART_VMON:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_VMON:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_VMON:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_VMON:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PERI_SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \PERI_SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \PERI_SPIM:BSPIM:ld_ident\ from registered to combinatorial
    Converted constant MacroCell: \SD_SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SAKURA_SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SAKURA_SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \Timer1:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Timer1:CounterUDB:overflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timer2:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Timer2:CounterUDB:overflow_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_104
    Digital Clock 1: Automatic-assigning  clock 'Clock_4'. Fanout=16, Signal=Net_1022
    Digital Clock 2: Automatic-assigning  clock 'UART_VMON_IntClock'. Fanout=1, Signal=\UART_VMON:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'UART_DEBUG_IntClock'. Fanout=1, Signal=\UART_DEBUG:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'SAKURA_SPIM_IntClock'. Fanout=1, Signal=\SAKURA_SPIM:Net_276\
    Digital Clock 5: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_90
    Digital Clock 6: Automatic-assigning  clock 'UART_GPS_IntClock'. Fanout=1, Signal=\UART_GPS:Net_9\
    Digital Clock 7: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_126
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_DEBUG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_DEBUG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_DEBUG_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_GPS:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_GPS_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_GPS_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_VMON:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_VMON_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_VMON_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PERI_SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \SD_SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \SAKURA_SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SAKURA_SPIM_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SAKURA_SPIM_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer1:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Timer1:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Timer2:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Timer2:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: ACC_Sleep(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Timer2:CounterUDB:count_stored_i\, Duplicate of \Timer1:CounterUDB:count_stored_i\ 
    MacroCell: Name=\Timer2:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_957
        );
        Output = \Timer2:CounterUDB:count_stored_i\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_VMON:BUART:rx_parity_bit\, Duplicate of \UART_VMON:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_VMON:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_VMON:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_VMON:BUART:rx_address_detected\, Duplicate of \UART_VMON:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_VMON:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_VMON:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_VMON:BUART:rx_parity_error_pre\, Duplicate of \UART_VMON:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_VMON:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_VMON:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_VMON:BUART:rx_markspace_pre\, Duplicate of \UART_VMON:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_VMON:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_VMON:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_VMON:BUART:rx_state_1\, Duplicate of \UART_VMON:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_VMON:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_VMON:BUART:rx_state_1\ (fanout=8)

    Removing \UART_VMON:BUART:tx_parity_bit\, Duplicate of \UART_VMON:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_VMON:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_VMON:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_VMON:BUART:tx_mark\, Duplicate of \UART_VMON:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_VMON:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_VMON:BUART:tx_mark\ (fanout=0)

    Removing \UART_GPS:BUART:rx_parity_bit\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_GPS:BUART:rx_address_detected\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_GPS:BUART:rx_parity_error_pre\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_GPS:BUART:rx_markspace_pre\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_GPS:BUART:rx_state_1\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_state_1\ (fanout=8)

    Removing \UART_GPS:BUART:tx_parity_bit\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_GPS:BUART:tx_mark\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:tx_mark\ (fanout=0)

    Removing \UART_DEBUG:BUART:rx_parity_bit\, Duplicate of \UART_DEBUG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_DEBUG:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_DEBUG:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_DEBUG:BUART:rx_address_detected\, Duplicate of \UART_DEBUG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_DEBUG:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_DEBUG:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_DEBUG:BUART:rx_parity_error_pre\, Duplicate of \UART_DEBUG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_DEBUG:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_DEBUG:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_DEBUG:BUART:rx_markspace_pre\, Duplicate of \UART_DEBUG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_DEBUG:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_DEBUG:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_DEBUG:BUART:rx_state_1\, Duplicate of \UART_DEBUG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_DEBUG:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_DEBUG:BUART:rx_state_1\ (fanout=8)

    Removing \UART_DEBUG:BUART:tx_parity_bit\, Duplicate of \UART_DEBUG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_DEBUG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_DEBUG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_DEBUG:BUART:tx_mark\, Duplicate of \UART_DEBUG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_DEBUG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_DEBUG:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SPI_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_MISO(0)__PA ,
            fb => Net_16 ,
            pad => SPI_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_SCLK(0)__PA ,
            pin_input => Net_94 ,
            pad => SPI_SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_MOSI(0)__PA ,
            pin_input => Net_20 ,
            pad => SPI_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_MISO(0)__PA ,
            fb => Net_99 ,
            pad => SD_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DBG_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DBG_Rx(0)__PA ,
            fb => Net_13 ,
            pad => DBG_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DBG_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DBG_Tx(0)__PA ,
            pin_input => Net_8 ,
            pad => DBG_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPS_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GPS_Rx(0)__PA ,
            fb => Net_175 ,
            pad => GPS_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPS_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GPS_Tx(0)__PA ,
            pin_input => Net_25 ,
            pad => GPS_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VMON_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => VMON_Rx(0)__PA ,
            fb => Net_43 ,
            pad => VMON_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VMON_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => VMON_Tx(0)__PA ,
            pin_input => Net_38 ,
            pad => VMON_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BME280_CSn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BME280_CSn(0)__PA ,
            pad => BME280_CSn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MPU9250_CSn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MPU9250_CSn(0)__PA ,
            pad => MPU9250_CSn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MPU9250_INTn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MPU9250_INTn(0)__PA ,
            fb => Net_52 ,
            pad => MPU9250_INTn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SakuraIO_WAKE_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SakuraIO_WAKE_IN(0)__PA ,
            pad => SakuraIO_WAKE_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SakuraIO_WAKE_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SakuraIO_WAKE_OUT(0)__PA ,
            pad => SakuraIO_WAKE_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_MOSI(0)__PA ,
            pin_input => Net_100 ,
            pad => SD_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_SCLK(0)__PA ,
            pin_input => Net_102 ,
            pad => SD_SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_CSn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_CSn(0)__PA ,
            pad => SD_CSn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED0(0)__PA ,
            pad => LED0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SAKURA_SPI_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SAKURA_SPI_MOSI(0)__PA ,
            pin_input => Net_183 ,
            pad => SAKURA_SPI_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SAKURA_SPI_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SAKURA_SPI_MISO(0)__PA ,
            fb => Net_182 ,
            pad => SAKURA_SPI_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SAKURA_CSn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SAKURA_CSn(0)__PA ,
            pad => SAKURA_CSn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SAKURA_SPI_SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SAKURA_SPI_SCLK(0)__PA ,
            pin_input => Net_185 ,
            pad => SAKURA_SPI_SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACC_Sleep(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ACC_Sleep(0)__PA ,
            pad => ACC_Sleep(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\SD_SPIM:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:count_4\ * !\SD_SPIM:BSPIM:count_3\ * 
              !\SD_SPIM:BSPIM:count_2\ * !\SD_SPIM:BSPIM:count_0\ * 
              !\SD_SPIM:BSPIM:ld_ident\
            + !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_0\
            + !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:mosi_pre_reg\
            + \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\
            + \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:mosi_from_dp\
            + \SD_SPIM:BSPIM:state_1\ * !\SD_SPIM:BSPIM:state_0\
        );
        Output = \SD_SPIM:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=Net_8, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_DEBUG:BUART:txn\
        );
        Output = Net_8 (fanout=1)

    MacroCell: Name=\UART_DEBUG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\
            + !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_state_2\
        );
        Output = \UART_DEBUG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_DEBUG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_fifo_empty\ * 
              \UART_DEBUG:BUART:tx_state_2\
        );
        Output = \UART_DEBUG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_DEBUG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_DEBUG:BUART:tx_fifo_notfull\
        );
        Output = \UART_DEBUG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_DEBUG:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\
        );
        Output = \UART_DEBUG:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_DEBUG:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_13_SYNCOUT
        );
        Output = \UART_DEBUG:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_DEBUG:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_DEBUG:BUART:rx_load_fifo\ * 
              \UART_DEBUG:BUART:rx_fifofull\
        );
        Output = \UART_DEBUG:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_DEBUG:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_DEBUG:BUART:rx_fifonotempty\ * 
              \UART_DEBUG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_DEBUG:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_25, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:txn\
        );
        Output = Net_25 (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\
            + !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\
        );
        Output = \UART_GPS:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_state_2\
        );
        Output = \UART_GPS:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_fifo_notfull\
        );
        Output = \UART_GPS:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\
        );
        Output = \UART_GPS:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN5_1
            + MODIN5_0 * Net_175_SYNCOUT
        );
        Output = \UART_GPS:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GPS:BUART:rx_load_fifo\ * \UART_GPS:BUART:rx_fifofull\
        );
        Output = \UART_GPS:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GPS:BUART:rx_fifonotempty\ * 
              \UART_GPS:BUART:rx_state_stop1_reg\
        );
        Output = \UART_GPS:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_38, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_VMON:BUART:txn\
        );
        Output = Net_38 (fanout=1)

    MacroCell: Name=\UART_VMON:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_0\ * 
              \UART_VMON:BUART:tx_bitclk_enable_pre\
            + !\UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_0\ * 
              !\UART_VMON:BUART:tx_state_2\
        );
        Output = \UART_VMON:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_VMON:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_0\ * 
              \UART_VMON:BUART:tx_bitclk_enable_pre\ * 
              \UART_VMON:BUART:tx_fifo_empty\ * \UART_VMON:BUART:tx_state_2\
        );
        Output = \UART_VMON:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_VMON:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_VMON:BUART:tx_fifo_notfull\
        );
        Output = \UART_VMON:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_VMON:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\
        );
        Output = \UART_VMON:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_VMON:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_VMON:BUART:pollcount_1\
            + \UART_VMON:BUART:pollcount_0\ * Net_43_SYNCOUT
        );
        Output = \UART_VMON:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_VMON:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_VMON:BUART:rx_load_fifo\ * \UART_VMON:BUART:rx_fifofull\
        );
        Output = \UART_VMON:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_VMON:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_VMON:BUART:rx_fifonotempty\ * 
              \UART_VMON:BUART:rx_state_stop1_reg\
        );
        Output = \UART_VMON:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PERI_SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PERI_SPIM:BSPIM:count_4\ * !\PERI_SPIM:BSPIM:count_3\ * 
              !\PERI_SPIM:BSPIM:count_2\ * !\PERI_SPIM:BSPIM:count_1\ * 
              \PERI_SPIM:BSPIM:count_0\
        );
        Output = \PERI_SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\PERI_SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              \PERI_SPIM:BSPIM:state_0\
        );
        Output = \PERI_SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\PERI_SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              !\PERI_SPIM:BSPIM:state_0\
        );
        Output = \PERI_SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\PERI_SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PERI_SPIM:BSPIM:count_4\ * !\PERI_SPIM:BSPIM:count_3\ * 
              !\PERI_SPIM:BSPIM:count_2\ * !\PERI_SPIM:BSPIM:count_1\ * 
              \PERI_SPIM:BSPIM:count_0\ * \PERI_SPIM:BSPIM:rx_status_4\
        );
        Output = \PERI_SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\SD_SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPIM:BSPIM:count_4\ * !\SD_SPIM:BSPIM:count_3\ * 
              !\SD_SPIM:BSPIM:count_2\ * !\SD_SPIM:BSPIM:count_1\ * 
              \SD_SPIM:BSPIM:count_0\
        );
        Output = \SD_SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=Net_100, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD_SPIM:BSPIM:state_2\ * !Net_103 * 
              \SD_SPIM:BSPIM:mosi_hs_reg\
            + \SD_SPIM:BSPIM:state_1\ * !Net_103 * 
              \SD_SPIM:BSPIM:mosi_hs_reg\
            + !\SD_SPIM:BSPIM:state_0\ * !Net_103 * 
              \SD_SPIM:BSPIM:mosi_hs_reg\
        );
        Output = Net_100 (fanout=1)

    MacroCell: Name=\SD_SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\
        );
        Output = \SD_SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SD_SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\
        );
        Output = \SD_SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SD_SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPIM:BSPIM:count_4\ * !\SD_SPIM:BSPIM:count_3\ * 
              !\SD_SPIM:BSPIM:count_2\ * !\SD_SPIM:BSPIM:count_1\ * 
              \SD_SPIM:BSPIM:count_0\ * \SD_SPIM:BSPIM:rx_status_4\
        );
        Output = \SD_SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\SAKURA_SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SAKURA_SPIM:BSPIM:count_4\ * !\SAKURA_SPIM:BSPIM:count_3\ * 
              !\SAKURA_SPIM:BSPIM:count_2\ * !\SAKURA_SPIM:BSPIM:count_1\ * 
              \SAKURA_SPIM:BSPIM:count_0\
        );
        Output = \SAKURA_SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SAKURA_SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              \SAKURA_SPIM:BSPIM:state_0\
        );
        Output = \SAKURA_SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SAKURA_SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\
        );
        Output = \SAKURA_SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SAKURA_SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SAKURA_SPIM:BSPIM:count_4\ * !\SAKURA_SPIM:BSPIM:count_3\ * 
              !\SAKURA_SPIM:BSPIM:count_2\ * !\SAKURA_SPIM:BSPIM:count_1\ * 
              \SAKURA_SPIM:BSPIM:count_0\ * \SAKURA_SPIM:BSPIM:rx_status_4\
        );
        Output = \SAKURA_SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\Timer1:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_917 * !\Timer1:CounterUDB:status_1\
        );
        Output = \Timer1:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Timer1:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:CounterUDB:cmp_out_i\ * 
              !\Timer1:CounterUDB:prevCompare\
        );
        Output = \Timer1:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Timer1:CounterUDB:underflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:CounterUDB:status_1\ * 
              !\Timer1:CounterUDB:underflow_reg_i\
        );
        Output = \Timer1:CounterUDB:underflow_status\ (fanout=1)

    MacroCell: Name=\Timer1:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:CounterUDB:control_7\ * 
              !\Timer1:CounterUDB:disable_run_i\ * 
              !\Timer1:CounterUDB:count_stored_i\ * Net_957
        );
        Output = \Timer1:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Timer2:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_928 * !\Timer2:CounterUDB:status_1\
        );
        Output = \Timer2:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Timer2:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer2:CounterUDB:cmp_out_i\ * 
              !\Timer2:CounterUDB:prevCompare\
        );
        Output = \Timer2:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Timer2:CounterUDB:underflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer2:CounterUDB:status_1\ * 
              !\Timer2:CounterUDB:underflow_reg_i\
        );
        Output = \Timer2:CounterUDB:underflow_status\ (fanout=1)

    MacroCell: Name=\Timer2:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Timer1:CounterUDB:count_stored_i\ * Net_957 * 
              \Timer2:CounterUDB:control_7\ * 
              !\Timer2:CounterUDB:disable_run_i\
        );
        Output = \Timer2:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=Net_94, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_1\ * 
              !\PERI_SPIM:BSPIM:state_0\
        );
        Output = Net_94 (fanout=1)

    MacroCell: Name=\UART_DEBUG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_DEBUG:BUART:txn\ * \UART_DEBUG:BUART:tx_state_1\ * 
              !\UART_DEBUG:BUART:tx_bitclk\
            + \UART_DEBUG:BUART:txn\ * \UART_DEBUG:BUART:tx_state_2\
            + !\UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_shift_out\ * 
              !\UART_DEBUG:BUART:tx_state_2\
            + !\UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_state_2\ * !\UART_DEBUG:BUART:tx_bitclk\
            + \UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_shift_out\ * 
              !\UART_DEBUG:BUART:tx_state_2\ * 
              !\UART_DEBUG:BUART:tx_counter_dp\ * 
              \UART_DEBUG:BUART:tx_bitclk\
        );
        Output = \UART_DEBUG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_DEBUG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_2\ * 
              \UART_DEBUG:BUART:tx_counter_dp\ * \UART_DEBUG:BUART:tx_bitclk\
            + \UART_DEBUG:BUART:tx_state_0\ * !\UART_DEBUG:BUART:tx_state_2\ * 
              \UART_DEBUG:BUART:tx_bitclk\
        );
        Output = \UART_DEBUG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_DEBUG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_DEBUG:BUART:tx_fifo_empty\
            + !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_fifo_empty\ * 
              !\UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_fifo_empty\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_0\ * !\UART_DEBUG:BUART:tx_state_2\ * 
              \UART_DEBUG:BUART:tx_bitclk\
        );
        Output = \UART_DEBUG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_DEBUG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_state_2\ * \UART_DEBUG:BUART:tx_bitclk\
            + \UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_2\ * 
              \UART_DEBUG:BUART:tx_counter_dp\ * \UART_DEBUG:BUART:tx_bitclk\
        );
        Output = \UART_DEBUG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_DEBUG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + !\UART_DEBUG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_DEBUG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_DEBUG:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_DEBUG:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_DEBUG:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * 
              \UART_DEBUG:BUART:rx_bitclk_enable\ * 
              !\UART_DEBUG:BUART:rx_state_3\ * \UART_DEBUG:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * 
              \UART_DEBUG:BUART:rx_bitclk_enable\ * 
              !\UART_DEBUG:BUART:rx_state_3\ * \UART_DEBUG:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_13_SYNCOUT
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              \UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              \UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_DEBUG:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_DEBUG:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * 
              \UART_DEBUG:BUART:rx_bitclk_enable\ * 
              \UART_DEBUG:BUART:rx_state_3\ * !\UART_DEBUG:BUART:rx_state_2\
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              \UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              \UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_DEBUG:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_DEBUG:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * 
              \UART_DEBUG:BUART:rx_bitclk_enable\ * 
              \UART_DEBUG:BUART:rx_state_3\ * \UART_DEBUG:BUART:rx_state_2\
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              \UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              \UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_DEBUG:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_DEBUG:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * 
              \UART_DEBUG:BUART:rx_bitclk_enable\ * 
              \UART_DEBUG:BUART:rx_state_3\
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * 
              \UART_DEBUG:BUART:rx_bitclk_enable\ * 
              \UART_DEBUG:BUART:rx_state_2\
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * \UART_DEBUG:BUART:rx_last\ * 
              !Net_13_SYNCOUT
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              \UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              \UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_DEBUG:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_DEBUG:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_DEBUG:BUART:rx_count_2\ * !\UART_DEBUG:BUART:rx_count_1\ * 
              !\UART_DEBUG:BUART:rx_count_0\
        );
        Output = \UART_DEBUG:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_DEBUG:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * \UART_DEBUG:BUART:rx_state_3\ * 
              \UART_DEBUG:BUART:rx_state_2\
        );
        Output = \UART_DEBUG:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_DEBUG:BUART:rx_count_2\ * !\UART_DEBUG:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_13_SYNCOUT
            + !\UART_DEBUG:BUART:rx_count_2\ * !\UART_DEBUG:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\UART_DEBUG:BUART:rx_count_2\ * !\UART_DEBUG:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_13_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_DEBUG:BUART:rx_count_2\ * !\UART_DEBUG:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_13_SYNCOUT
            + !\UART_DEBUG:BUART:rx_count_2\ * !\UART_DEBUG:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_13_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_DEBUG:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * 
              \UART_DEBUG:BUART:rx_bitclk_enable\ * 
              \UART_DEBUG:BUART:rx_state_3\ * \UART_DEBUG:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * 
              \UART_DEBUG:BUART:rx_bitclk_enable\ * 
              \UART_DEBUG:BUART:rx_state_3\ * \UART_DEBUG:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_13_SYNCOUT
        );
        Output = \UART_DEBUG:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_DEBUG:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13_SYNCOUT
        );
        Output = \UART_DEBUG:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_GPS:BUART:txn\ * \UART_GPS:BUART:tx_state_1\ * 
              !\UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:txn\ * \UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_shift_out\ * !\UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\ * !\UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_shift_out\ * !\UART_GPS:BUART:tx_state_2\ * 
              !\UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_GPS:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_0\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_GPS:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              !\UART_GPS:BUART:tx_fifo_empty\
            + !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_fifo_empty\ * !\UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_0\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_GPS:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_GPS:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_GPS:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_GPS:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_GPS:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * 
              !\UART_GPS:BUART:rx_state_3\ * \UART_GPS:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * 
              !\UART_GPS:BUART:rx_state_3\ * \UART_GPS:BUART:rx_state_2\ * 
              !MODIN5_1 * !Net_175_SYNCOUT
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_GPS:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_GPS:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_GPS:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_GPS:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_GPS:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_GPS:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * \UART_GPS:BUART:rx_last\ * 
              !Net_175_SYNCOUT
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_GPS:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_GPS:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              !\UART_GPS:BUART:rx_count_0\
        );
        Output = \UART_GPS:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_GPS:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\
        );
        Output = \UART_GPS:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              !MODIN5_1 * MODIN5_0 * Net_175_SYNCOUT
            + !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
            + !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              MODIN5_1 * !Net_175_SYNCOUT
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              !MODIN5_0 * Net_175_SYNCOUT
            + !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              MODIN5_0 * !Net_175_SYNCOUT
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\UART_GPS:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\ * !MODIN5_1 * !Net_175_SYNCOUT
        );
        Output = \UART_GPS:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_175_SYNCOUT
        );
        Output = \UART_GPS:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_VMON:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_VMON:BUART:txn\ * \UART_VMON:BUART:tx_state_1\ * 
              !\UART_VMON:BUART:tx_bitclk\
            + \UART_VMON:BUART:txn\ * \UART_VMON:BUART:tx_state_2\
            + !\UART_VMON:BUART:tx_state_1\ * \UART_VMON:BUART:tx_state_0\ * 
              !\UART_VMON:BUART:tx_shift_out\ * !\UART_VMON:BUART:tx_state_2\
            + !\UART_VMON:BUART:tx_state_1\ * \UART_VMON:BUART:tx_state_0\ * 
              !\UART_VMON:BUART:tx_state_2\ * !\UART_VMON:BUART:tx_bitclk\
            + \UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_0\ * 
              !\UART_VMON:BUART:tx_shift_out\ * !\UART_VMON:BUART:tx_state_2\ * 
              !\UART_VMON:BUART:tx_counter_dp\ * \UART_VMON:BUART:tx_bitclk\
        );
        Output = \UART_VMON:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_VMON:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_VMON:BUART:tx_state_1\ * \UART_VMON:BUART:tx_state_0\ * 
              \UART_VMON:BUART:tx_bitclk_enable_pre\ * 
              \UART_VMON:BUART:tx_state_2\
            + \UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_2\ * 
              \UART_VMON:BUART:tx_counter_dp\ * \UART_VMON:BUART:tx_bitclk\
            + \UART_VMON:BUART:tx_state_0\ * !\UART_VMON:BUART:tx_state_2\ * 
              \UART_VMON:BUART:tx_bitclk\
        );
        Output = \UART_VMON:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_VMON:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_0\ * 
              \UART_VMON:BUART:tx_bitclk_enable_pre\ * 
              !\UART_VMON:BUART:tx_fifo_empty\
            + !\UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_0\ * 
              !\UART_VMON:BUART:tx_fifo_empty\ * 
              !\UART_VMON:BUART:tx_state_2\
            + \UART_VMON:BUART:tx_state_1\ * \UART_VMON:BUART:tx_state_0\ * 
              \UART_VMON:BUART:tx_bitclk_enable_pre\ * 
              \UART_VMON:BUART:tx_fifo_empty\ * \UART_VMON:BUART:tx_state_2\
            + \UART_VMON:BUART:tx_state_0\ * !\UART_VMON:BUART:tx_state_2\ * 
              \UART_VMON:BUART:tx_bitclk\
        );
        Output = \UART_VMON:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_VMON:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_0\ * 
              \UART_VMON:BUART:tx_bitclk_enable_pre\ * 
              \UART_VMON:BUART:tx_state_2\
            + \UART_VMON:BUART:tx_state_1\ * \UART_VMON:BUART:tx_state_0\ * 
              \UART_VMON:BUART:tx_bitclk_enable_pre\ * 
              \UART_VMON:BUART:tx_state_2\
            + \UART_VMON:BUART:tx_state_1\ * \UART_VMON:BUART:tx_state_0\ * 
              !\UART_VMON:BUART:tx_state_2\ * \UART_VMON:BUART:tx_bitclk\
            + \UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_2\ * 
              \UART_VMON:BUART:tx_counter_dp\ * \UART_VMON:BUART:tx_bitclk\
        );
        Output = \UART_VMON:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_VMON:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_0\ * 
              \UART_VMON:BUART:tx_state_2\
            + !\UART_VMON:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_VMON:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_VMON:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_VMON:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_VMON:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * 
              \UART_VMON:BUART:rx_bitclk_enable\ * 
              !\UART_VMON:BUART:rx_state_3\ * \UART_VMON:BUART:rx_state_2\ * 
              !\UART_VMON:BUART:pollcount_1\ * !\UART_VMON:BUART:pollcount_0\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * 
              \UART_VMON:BUART:rx_bitclk_enable\ * 
              !\UART_VMON:BUART:rx_state_3\ * \UART_VMON:BUART:rx_state_2\ * 
              !\UART_VMON:BUART:pollcount_1\ * !Net_43_SYNCOUT
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              \UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * !\UART_VMON:BUART:rx_count_6\ * 
              !\UART_VMON:BUART:rx_count_5\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              \UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * !\UART_VMON:BUART:rx_count_6\ * 
              !\UART_VMON:BUART:rx_count_4\
        );
        Output = \UART_VMON:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_VMON:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * 
              \UART_VMON:BUART:rx_bitclk_enable\ * 
              \UART_VMON:BUART:rx_state_3\ * !\UART_VMON:BUART:rx_state_2\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              \UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * !\UART_VMON:BUART:rx_count_6\ * 
              !\UART_VMON:BUART:rx_count_5\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              \UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * !\UART_VMON:BUART:rx_count_6\ * 
              !\UART_VMON:BUART:rx_count_4\
        );
        Output = \UART_VMON:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_VMON:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * 
              \UART_VMON:BUART:rx_bitclk_enable\ * 
              \UART_VMON:BUART:rx_state_3\ * \UART_VMON:BUART:rx_state_2\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              \UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * !\UART_VMON:BUART:rx_count_6\ * 
              !\UART_VMON:BUART:rx_count_5\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              \UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * !\UART_VMON:BUART:rx_count_6\ * 
              !\UART_VMON:BUART:rx_count_4\
        );
        Output = \UART_VMON:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_VMON:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * 
              \UART_VMON:BUART:rx_bitclk_enable\ * 
              \UART_VMON:BUART:rx_state_3\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * 
              \UART_VMON:BUART:rx_bitclk_enable\ * 
              \UART_VMON:BUART:rx_state_2\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * \UART_VMON:BUART:rx_last\ * 
              !Net_43_SYNCOUT
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              \UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * !\UART_VMON:BUART:rx_count_6\ * 
              !\UART_VMON:BUART:rx_count_5\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              \UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * !\UART_VMON:BUART:rx_count_6\ * 
              !\UART_VMON:BUART:rx_count_4\
        );
        Output = \UART_VMON:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_VMON:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_VMON:BUART:rx_count_2\ * !\UART_VMON:BUART:rx_count_1\ * 
              !\UART_VMON:BUART:rx_count_0\
        );
        Output = \UART_VMON:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_VMON:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * \UART_VMON:BUART:rx_state_3\ * 
              \UART_VMON:BUART:rx_state_2\
        );
        Output = \UART_VMON:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_VMON:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_VMON:BUART:rx_count_2\ * !\UART_VMON:BUART:rx_count_1\ * 
              !\UART_VMON:BUART:pollcount_1\ * \UART_VMON:BUART:pollcount_0\ * 
              Net_43_SYNCOUT
            + !\UART_VMON:BUART:rx_count_2\ * !\UART_VMON:BUART:rx_count_1\ * 
              \UART_VMON:BUART:pollcount_1\ * !\UART_VMON:BUART:pollcount_0\
            + !\UART_VMON:BUART:rx_count_2\ * !\UART_VMON:BUART:rx_count_1\ * 
              \UART_VMON:BUART:pollcount_1\ * !Net_43_SYNCOUT
        );
        Output = \UART_VMON:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_VMON:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_VMON:BUART:rx_count_2\ * !\UART_VMON:BUART:rx_count_1\ * 
              !\UART_VMON:BUART:pollcount_0\ * Net_43_SYNCOUT
            + !\UART_VMON:BUART:rx_count_2\ * !\UART_VMON:BUART:rx_count_1\ * 
              \UART_VMON:BUART:pollcount_0\ * !Net_43_SYNCOUT
        );
        Output = \UART_VMON:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_VMON:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * 
              \UART_VMON:BUART:rx_bitclk_enable\ * 
              \UART_VMON:BUART:rx_state_3\ * \UART_VMON:BUART:rx_state_2\ * 
              !\UART_VMON:BUART:pollcount_1\ * !\UART_VMON:BUART:pollcount_0\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * 
              \UART_VMON:BUART:rx_bitclk_enable\ * 
              \UART_VMON:BUART:rx_state_3\ * \UART_VMON:BUART:rx_state_2\ * 
              !\UART_VMON:BUART:pollcount_1\ * !Net_43_SYNCOUT
        );
        Output = \UART_VMON:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_VMON:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_43_SYNCOUT
        );
        Output = \UART_VMON:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_20, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_20 * !\PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_0\
            + Net_20 * \PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              !\PERI_SPIM:BSPIM:state_0\
            + !\PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_1\ * 
              !\PERI_SPIM:BSPIM:state_0\ * \PERI_SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_20 (fanout=2)

    MacroCell: Name=\PERI_SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_1\ * 
              !\PERI_SPIM:BSPIM:state_0\ * !\PERI_SPIM:BSPIM:count_4\ * 
              !\PERI_SPIM:BSPIM:count_3\ * !\PERI_SPIM:BSPIM:count_2\ * 
              \PERI_SPIM:BSPIM:count_1\ * !\PERI_SPIM:BSPIM:count_0\ * 
              !\PERI_SPIM:BSPIM:tx_status_1\
            + !\PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_1\ * 
              \PERI_SPIM:BSPIM:state_0\ * !\PERI_SPIM:BSPIM:count_4\ * 
              !\PERI_SPIM:BSPIM:count_3\ * !\PERI_SPIM:BSPIM:count_2\ * 
              !\PERI_SPIM:BSPIM:count_1\ * \PERI_SPIM:BSPIM:count_0\
        );
        Output = \PERI_SPIM:BSPIM:state_2\ (fanout=11)

    MacroCell: Name=\PERI_SPIM:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              !\PERI_SPIM:BSPIM:state_0\
            + !\PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_0\ * 
              !\PERI_SPIM:BSPIM:count_4\ * !\PERI_SPIM:BSPIM:count_3\ * 
              !\PERI_SPIM:BSPIM:count_2\ * \PERI_SPIM:BSPIM:count_1\ * 
              !\PERI_SPIM:BSPIM:count_0\ * !\PERI_SPIM:BSPIM:tx_status_1\
            + \PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_1\
            + \PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_0\
            + \PERI_SPIM:BSPIM:state_1\ * \PERI_SPIM:BSPIM:state_0\ * 
              !\PERI_SPIM:BSPIM:count_4\ * !\PERI_SPIM:BSPIM:count_3\ * 
              !\PERI_SPIM:BSPIM:count_2\ * !\PERI_SPIM:BSPIM:count_1\ * 
              \PERI_SPIM:BSPIM:count_0\
        );
        Output = \PERI_SPIM:BSPIM:state_1\ (fanout=11)

    MacroCell: Name=\PERI_SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_1\ * 
              \PERI_SPIM:BSPIM:state_0\ * !\PERI_SPIM:BSPIM:count_4\ * 
              !\PERI_SPIM:BSPIM:count_3\ * !\PERI_SPIM:BSPIM:count_2\ * 
              !\PERI_SPIM:BSPIM:count_1\ * \PERI_SPIM:BSPIM:count_0\
            + \PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_0\
            + !\PERI_SPIM:BSPIM:state_1\ * !\PERI_SPIM:BSPIM:state_0\ * 
              \PERI_SPIM:BSPIM:tx_status_1\
            + \PERI_SPIM:BSPIM:state_1\ * !\PERI_SPIM:BSPIM:state_0\ * 
              !\PERI_SPIM:BSPIM:count_4\ * !\PERI_SPIM:BSPIM:count_3\ * 
              !\PERI_SPIM:BSPIM:count_2\ * \PERI_SPIM:BSPIM:count_1\ * 
              !\PERI_SPIM:BSPIM:count_0\ * !\PERI_SPIM:BSPIM:tx_status_1\
        );
        Output = \PERI_SPIM:BSPIM:state_0\ (fanout=11)

    MacroCell: Name=Net_89, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              \PERI_SPIM:BSPIM:state_0\
            + !\PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_1\ * 
              !Net_89
            + \PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              !Net_89
        );
        Output = Net_89 (fanout=1)

    MacroCell: Name=\PERI_SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:count_4\ * 
              !\PERI_SPIM:BSPIM:count_3\ * !\PERI_SPIM:BSPIM:count_2\ * 
              !\PERI_SPIM:BSPIM:count_1\ * !\PERI_SPIM:BSPIM:count_0\ * 
              \PERI_SPIM:BSPIM:load_cond\
            + \PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              !\PERI_SPIM:BSPIM:state_0\ * !\PERI_SPIM:BSPIM:load_cond\
            + \PERI_SPIM:BSPIM:state_1\ * !\PERI_SPIM:BSPIM:count_4\ * 
              !\PERI_SPIM:BSPIM:count_3\ * !\PERI_SPIM:BSPIM:count_2\ * 
              !\PERI_SPIM:BSPIM:count_1\ * !\PERI_SPIM:BSPIM:count_0\ * 
              \PERI_SPIM:BSPIM:load_cond\
            + \PERI_SPIM:BSPIM:state_0\ * !\PERI_SPIM:BSPIM:count_4\ * 
              !\PERI_SPIM:BSPIM:count_3\ * !\PERI_SPIM:BSPIM:count_2\ * 
              !\PERI_SPIM:BSPIM:count_1\ * !\PERI_SPIM:BSPIM:count_0\ * 
              \PERI_SPIM:BSPIM:load_cond\
        );
        Output = \PERI_SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\PERI_SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              !\PERI_SPIM:BSPIM:state_0\ * \PERI_SPIM:BSPIM:cnt_enable\
            + !\PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              \PERI_SPIM:BSPIM:state_0\ * !\PERI_SPIM:BSPIM:cnt_enable\
            + \PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_1\ * 
              \PERI_SPIM:BSPIM:cnt_enable\
            + \PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_0\ * 
              \PERI_SPIM:BSPIM:cnt_enable\
            + \PERI_SPIM:BSPIM:state_1\ * \PERI_SPIM:BSPIM:state_0\ * 
              !\PERI_SPIM:BSPIM:count_4\ * !\PERI_SPIM:BSPIM:count_3\ * 
              !\PERI_SPIM:BSPIM:count_2\ * !\PERI_SPIM:BSPIM:count_1\ * 
              \PERI_SPIM:BSPIM:count_0\ * \PERI_SPIM:BSPIM:cnt_enable\
        );
        Output = \PERI_SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SD_SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\
            + \SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\
            + \SD_SPIM:BSPIM:state_1\ * \SD_SPIM:BSPIM:state_0\ * 
              !\SD_SPIM:BSPIM:count_4\ * !\SD_SPIM:BSPIM:count_3\ * 
              !\SD_SPIM:BSPIM:count_2\ * \SD_SPIM:BSPIM:count_1\ * 
              !\SD_SPIM:BSPIM:count_0\ * !\SD_SPIM:BSPIM:ld_ident\
            + \SD_SPIM:BSPIM:state_1\ * \SD_SPIM:BSPIM:state_0\ * 
              !\SD_SPIM:BSPIM:count_4\ * !\SD_SPIM:BSPIM:count_3\ * 
              \SD_SPIM:BSPIM:count_2\ * \SD_SPIM:BSPIM:count_1\ * 
              !\SD_SPIM:BSPIM:count_0\ * !\SD_SPIM:BSPIM:tx_status_1\
        );
        Output = \SD_SPIM:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\SD_SPIM:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\
            + !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\ * !\SD_SPIM:BSPIM:count_4\ * 
              !\SD_SPIM:BSPIM:count_3\ * !\SD_SPIM:BSPIM:count_2\ * 
              \SD_SPIM:BSPIM:count_1\ * !\SD_SPIM:BSPIM:count_0\ * 
              !\SD_SPIM:BSPIM:ld_ident\
            + !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\ * !\SD_SPIM:BSPIM:count_4\ * 
              !\SD_SPIM:BSPIM:count_3\ * \SD_SPIM:BSPIM:count_2\ * 
              \SD_SPIM:BSPIM:count_1\ * !\SD_SPIM:BSPIM:count_0\ * 
              !\SD_SPIM:BSPIM:tx_status_1\
            + \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\
        );
        Output = \SD_SPIM:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\SD_SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\
            + !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:tx_status_1\
            + !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_0\ * 
              !\SD_SPIM:BSPIM:count_4\ * !\SD_SPIM:BSPIM:count_3\ * 
              !\SD_SPIM:BSPIM:count_2\ * \SD_SPIM:BSPIM:count_1\ * 
              !\SD_SPIM:BSPIM:count_0\ * !\SD_SPIM:BSPIM:ld_ident\
        );
        Output = \SD_SPIM:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=Net_103, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\
            + \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_0\ * !Net_103
            + \SD_SPIM:BSPIM:state_1\ * !Net_103
        );
        Output = Net_103 (fanout=2)

    MacroCell: Name=\SD_SPIM:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_from_dp_reg\
            + \SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_from_dp\
            + !\SD_SPIM:BSPIM:state_1\ * \SD_SPIM:BSPIM:mosi_hs_reg\
            + !\SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_hs_reg\
        );
        Output = \SD_SPIM:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\SD_SPIM:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SD_SPIM:BSPIM:mosi_pre_reg_split\ * 
              !\SD_SPIM:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SD_SPIM:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\SD_SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:count_4\ * 
              !\SD_SPIM:BSPIM:count_3\ * !\SD_SPIM:BSPIM:count_2\ * 
              !\SD_SPIM:BSPIM:count_1\ * !\SD_SPIM:BSPIM:count_0\ * 
              \SD_SPIM:BSPIM:load_cond\
            + \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * !\SD_SPIM:BSPIM:load_cond\
            + \SD_SPIM:BSPIM:state_1\ * !\SD_SPIM:BSPIM:count_4\ * 
              !\SD_SPIM:BSPIM:count_3\ * !\SD_SPIM:BSPIM:count_2\ * 
              !\SD_SPIM:BSPIM:count_1\ * !\SD_SPIM:BSPIM:count_0\ * 
              \SD_SPIM:BSPIM:load_cond\
            + \SD_SPIM:BSPIM:state_0\ * !\SD_SPIM:BSPIM:count_4\ * 
              !\SD_SPIM:BSPIM:count_3\ * !\SD_SPIM:BSPIM:count_2\ * 
              !\SD_SPIM:BSPIM:count_1\ * !\SD_SPIM:BSPIM:count_0\ * 
              \SD_SPIM:BSPIM:load_cond\
        );
        Output = \SD_SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SD_SPIM:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD_SPIM:BSPIM:mosi_from_dp\
        );
        Output = \SD_SPIM:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SD_SPIM:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * !\SD_SPIM:BSPIM:count_4\ * 
              !\SD_SPIM:BSPIM:count_3\ * !\SD_SPIM:BSPIM:count_2\ * 
              !\SD_SPIM:BSPIM:count_1\ * \SD_SPIM:BSPIM:count_0\ * 
              \SD_SPIM:BSPIM:ld_ident\
            + \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * !\SD_SPIM:BSPIM:ld_ident\
        );
        Output = \SD_SPIM:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\SD_SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:cnt_enable\
            + \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:cnt_enable\
            + \SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * !\SD_SPIM:BSPIM:cnt_enable\
        );
        Output = \SD_SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_102, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * Net_102
            + \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_0\
            + \SD_SPIM:BSPIM:state_1\ * !\SD_SPIM:BSPIM:state_0\
        );
        Output = Net_102 (fanout=2)

    MacroCell: Name=Net_183, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_183 * !\SAKURA_SPIM:BSPIM:state_2\ * 
              \SAKURA_SPIM:BSPIM:state_0\
            + !\SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\
            + !\SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_0\ * 
              !\SAKURA_SPIM:BSPIM:count_4\ * !\SAKURA_SPIM:BSPIM:count_3\ * 
              !\SAKURA_SPIM:BSPIM:count_2\ * \SAKURA_SPIM:BSPIM:count_1\ * 
              !\SAKURA_SPIM:BSPIM:count_0\ * !\SAKURA_SPIM:BSPIM:ld_ident\
            + \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              \SAKURA_SPIM:BSPIM:state_0\
            + \SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\
            + \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:mosi_from_dp\
            + !\SAKURA_SPIM:BSPIM:state_0\ * 
              !\SAKURA_SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_183 (fanout=2)

    MacroCell: Name=\SAKURA_SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              \SAKURA_SPIM:BSPIM:state_0\
            + !\SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\ * !\SAKURA_SPIM:BSPIM:count_4\ * 
              !\SAKURA_SPIM:BSPIM:count_3\ * !\SAKURA_SPIM:BSPIM:count_2\ * 
              \SAKURA_SPIM:BSPIM:count_1\ * !\SAKURA_SPIM:BSPIM:count_0\ * 
              !\SAKURA_SPIM:BSPIM:ld_ident\
            + !\SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_0\ * 
              !\SAKURA_SPIM:BSPIM:count_4\ * !\SAKURA_SPIM:BSPIM:count_3\ * 
              \SAKURA_SPIM:BSPIM:count_2\ * !\SAKURA_SPIM:BSPIM:count_1\ * 
              \SAKURA_SPIM:BSPIM:count_0\ * !\SAKURA_SPIM:BSPIM:tx_status_1\
        );
        Output = \SAKURA_SPIM:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SAKURA_SPIM:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              \SAKURA_SPIM:BSPIM:state_0\
            + !\SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_0\ * 
              !\SAKURA_SPIM:BSPIM:count_4\ * !\SAKURA_SPIM:BSPIM:count_3\ * 
              \SAKURA_SPIM:BSPIM:count_2\ * !\SAKURA_SPIM:BSPIM:count_1\ * 
              \SAKURA_SPIM:BSPIM:count_0\ * !\SAKURA_SPIM:BSPIM:tx_status_1\
            + \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_0\
            + \SAKURA_SPIM:BSPIM:state_1\ * !\SAKURA_SPIM:BSPIM:state_0\ * 
              !\SAKURA_SPIM:BSPIM:count_4\ * !\SAKURA_SPIM:BSPIM:count_3\ * 
              !\SAKURA_SPIM:BSPIM:count_2\ * \SAKURA_SPIM:BSPIM:count_1\ * 
              !\SAKURA_SPIM:BSPIM:count_0\ * !\SAKURA_SPIM:BSPIM:ld_ident\
        );
        Output = \SAKURA_SPIM:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SAKURA_SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_1\
            + \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\
            + !\SAKURA_SPIM:BSPIM:state_1\ * !\SAKURA_SPIM:BSPIM:state_0\ * 
              !\SAKURA_SPIM:BSPIM:tx_status_1\
        );
        Output = \SAKURA_SPIM:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_186, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              \SAKURA_SPIM:BSPIM:state_0\
            + !\SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_1\ * 
              !Net_186
            + \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\ * !Net_186
            + \SAKURA_SPIM:BSPIM:state_1\ * \SAKURA_SPIM:BSPIM:state_0\ * 
              !Net_186
        );
        Output = Net_186 (fanout=1)

    MacroCell: Name=\SAKURA_SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:count_4\ * 
              !\SAKURA_SPIM:BSPIM:count_3\ * !\SAKURA_SPIM:BSPIM:count_2\ * 
              !\SAKURA_SPIM:BSPIM:count_1\ * !\SAKURA_SPIM:BSPIM:count_0\ * 
              \SAKURA_SPIM:BSPIM:load_cond\
            + \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\ * !\SAKURA_SPIM:BSPIM:load_cond\
            + \SAKURA_SPIM:BSPIM:state_1\ * !\SAKURA_SPIM:BSPIM:count_4\ * 
              !\SAKURA_SPIM:BSPIM:count_3\ * !\SAKURA_SPIM:BSPIM:count_2\ * 
              !\SAKURA_SPIM:BSPIM:count_1\ * !\SAKURA_SPIM:BSPIM:count_0\ * 
              \SAKURA_SPIM:BSPIM:load_cond\
            + \SAKURA_SPIM:BSPIM:state_0\ * !\SAKURA_SPIM:BSPIM:count_4\ * 
              !\SAKURA_SPIM:BSPIM:count_3\ * !\SAKURA_SPIM:BSPIM:count_2\ * 
              !\SAKURA_SPIM:BSPIM:count_1\ * !\SAKURA_SPIM:BSPIM:count_0\ * 
              \SAKURA_SPIM:BSPIM:load_cond\
        );
        Output = \SAKURA_SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SAKURA_SPIM:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\ * !\SAKURA_SPIM:BSPIM:ld_ident\
            + \SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\ * \SAKURA_SPIM:BSPIM:ld_ident\
            + \SAKURA_SPIM:BSPIM:state_1\ * !\SAKURA_SPIM:BSPIM:state_0\ * 
              !\SAKURA_SPIM:BSPIM:count_4\ * !\SAKURA_SPIM:BSPIM:count_3\ * 
              !\SAKURA_SPIM:BSPIM:count_2\ * \SAKURA_SPIM:BSPIM:count_1\ * 
              !\SAKURA_SPIM:BSPIM:count_0\ * \SAKURA_SPIM:BSPIM:ld_ident\
        );
        Output = \SAKURA_SPIM:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SAKURA_SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\ * \SAKURA_SPIM:BSPIM:cnt_enable\
            + !\SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_1\ * 
              \SAKURA_SPIM:BSPIM:state_0\ * !\SAKURA_SPIM:BSPIM:cnt_enable\
            + \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              \SAKURA_SPIM:BSPIM:state_0\ * \SAKURA_SPIM:BSPIM:cnt_enable\
            + \SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\ * \SAKURA_SPIM:BSPIM:cnt_enable\
        );
        Output = \SAKURA_SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_185, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_1\ * 
              \SAKURA_SPIM:BSPIM:state_0\
            + \SAKURA_SPIM:BSPIM:state_1\ * \SAKURA_SPIM:BSPIM:state_0\ * 
              Net_185
        );
        Output = Net_185 (fanout=2)

    MacroCell: Name=\Timer1:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_917 * \Timer1:CounterUDB:disable_run_i\
            + !Net_917 * \Timer1:CounterUDB:status_1\ * 
              !\Timer1:CounterUDB:underflow_reg_i\
        );
        Output = \Timer1:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Timer1:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:CounterUDB:status_1\
        );
        Output = \Timer1:CounterUDB:underflow_reg_i\ (fanout=2)

    MacroCell: Name=\Timer1:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:CounterUDB:cmp_out_i\
        );
        Output = \Timer1:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Timer1:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_957
        );
        Output = \Timer1:CounterUDB:count_stored_i\ (fanout=2)

    MacroCell: Name=Net_957, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_957 * !\FreqDiv_1:not_last_reset\
            + !Net_957 * \FreqDiv_1:count_9\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + Net_957 * \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = Net_957 (fanout=4)

    MacroCell: Name=\Timer2:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_928 * \Timer2:CounterUDB:disable_run_i\
            + !Net_928 * \Timer2:CounterUDB:status_1\ * 
              !\Timer2:CounterUDB:underflow_reg_i\
        );
        Output = \Timer2:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Timer2:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer2:CounterUDB:status_1\
        );
        Output = \Timer2:CounterUDB:underflow_reg_i\ (fanout=2)

    MacroCell: Name=\Timer2:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer2:CounterUDB:cmp_out_i\
        );
        Output = \Timer2:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\SD_SPIM:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_from_dp\ * 
              \SD_SPIM:BSPIM:count_4\
            + !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_from_dp\ * 
              \SD_SPIM:BSPIM:count_3\
            + !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_from_dp\ * 
              \SD_SPIM:BSPIM:count_2\
            + !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_from_dp\ * 
              \SD_SPIM:BSPIM:count_1\
            + !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_from_dp\ * 
              !\SD_SPIM:BSPIM:count_0\
            + \SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_pre_reg\
            + \SD_SPIM:BSPIM:state_1\ * !\SD_SPIM:BSPIM:state_0\ * 
              !\SD_SPIM:BSPIM:count_4\ * !\SD_SPIM:BSPIM:count_3\ * 
              !\SD_SPIM:BSPIM:count_2\ * !\SD_SPIM:BSPIM:count_1\ * 
              \SD_SPIM:BSPIM:count_0\ * \SD_SPIM:BSPIM:mosi_pre_reg\
            + \SD_SPIM:BSPIM:state_1\ * \SD_SPIM:BSPIM:state_0\ * 
              \SD_SPIM:BSPIM:mosi_from_dp\ * !\SD_SPIM:BSPIM:count_4\ * 
              !\SD_SPIM:BSPIM:count_3\ * !\SD_SPIM:BSPIM:count_2\ * 
              !\SD_SPIM:BSPIM:count_1\ * !\SD_SPIM:BSPIM:count_0\ * 
              !\SD_SPIM:BSPIM:ld_ident\
        );
        Output = \SD_SPIM:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=11)

    MacroCell: Name=\FreqDiv_1:count_9\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_1:count_9\ (fanout=7)

    MacroCell: Name=\FreqDiv_1:count_8\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * 
              \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_1:count_8\ (fanout=7)

    MacroCell: Name=\FreqDiv_1:count_7\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_7\ (fanout=8)

    MacroCell: Name=\FreqDiv_1:count_6\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_6\ (fanout=8)

    MacroCell: Name=\FreqDiv_1:count_5\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_5\ (fanout=8)

    MacroCell: Name=\FreqDiv_1:count_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_4\ (fanout=8)

    MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\FreqDiv_1:not_last_reset\
            + \FreqDiv_1:count_9\ * \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * 
              \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\
            + !\FreqDiv_1:count_2\
            + !\FreqDiv_1:count_1\
            + !\FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=9)

    MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=9)

    MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=10)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=11)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_DEBUG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_DEBUG:Net_9\ ,
            cs_addr_2 => \UART_DEBUG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_DEBUG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_DEBUG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_DEBUG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_DEBUG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_DEBUG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_DEBUG:Net_9\ ,
            cs_addr_0 => \UART_DEBUG:BUART:counter_load_not\ ,
            ce0_reg => \UART_DEBUG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_DEBUG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_DEBUG:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_DEBUG:Net_9\ ,
            cs_addr_2 => \UART_DEBUG:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_DEBUG:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_DEBUG:BUART:rx_bitclk_enable\ ,
            route_si => \UART_DEBUG:BUART:rx_postpoll\ ,
            f0_load => \UART_DEBUG:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_DEBUG:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_DEBUG:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_GPS:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_GPS:Net_9\ ,
            cs_addr_2 => \UART_GPS:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_GPS:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_GPS:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_GPS:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_GPS:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_GPS:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_GPS:Net_9\ ,
            cs_addr_0 => \UART_GPS:BUART:counter_load_not\ ,
            ce0_reg => \UART_GPS:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_GPS:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_GPS:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_GPS:Net_9\ ,
            cs_addr_2 => \UART_GPS:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_GPS:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_GPS:BUART:rx_bitclk_enable\ ,
            route_si => \UART_GPS:BUART:rx_postpoll\ ,
            f0_load => \UART_GPS:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_GPS:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_GPS:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_VMON:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_VMON:Net_9\ ,
            cs_addr_2 => \UART_VMON:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_VMON:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_VMON:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_VMON:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_VMON:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_VMON:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_VMON:Net_9\ ,
            cs_addr_0 => \UART_VMON:BUART:counter_load_not\ ,
            ce0_reg => \UART_VMON:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_VMON:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_VMON:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_VMON:Net_9\ ,
            cs_addr_2 => \UART_VMON:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_VMON:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_VMON:BUART:rx_bitclk_enable\ ,
            route_si => \UART_VMON:BUART:rx_postpoll\ ,
            f0_load => \UART_VMON:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_VMON:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_VMON:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PERI_SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_90 ,
            cs_addr_2 => \PERI_SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \PERI_SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \PERI_SPIM:BSPIM:state_0\ ,
            route_si => Net_16 ,
            f1_load => \PERI_SPIM:BSPIM:load_rx_data\ ,
            so_comb => \PERI_SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \PERI_SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \PERI_SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \PERI_SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \PERI_SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SD_SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_104 ,
            cs_addr_2 => \SD_SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SD_SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SD_SPIM:BSPIM:state_0\ ,
            route_si => Net_99 ,
            f1_load => \SD_SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SD_SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SD_SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SD_SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SD_SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SD_SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SAKURA_SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SAKURA_SPIM:Net_276\ ,
            cs_addr_2 => \SAKURA_SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SAKURA_SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SAKURA_SPIM:BSPIM:state_0\ ,
            route_si => Net_182 ,
            f1_load => \SAKURA_SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SAKURA_SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SAKURA_SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SAKURA_SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SAKURA_SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SAKURA_SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer1:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1022 ,
            cs_addr_1 => \Timer1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Timer1:CounterUDB:reload\ ,
            chain_out => \Timer1:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer1:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Timer1:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1022 ,
            cs_addr_1 => \Timer1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Timer1:CounterUDB:reload\ ,
            z0_comb => \Timer1:CounterUDB:status_1\ ,
            cl1_comb => \Timer1:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Timer1:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Timer1:CounterUDB:status_5\ ,
            chain_in => \Timer1:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer1:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Timer2:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1022 ,
            cs_addr_1 => \Timer2:CounterUDB:count_enable\ ,
            cs_addr_0 => \Timer2:CounterUDB:reload\ ,
            chain_out => \Timer2:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer2:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Timer2:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1022 ,
            cs_addr_1 => \Timer2:CounterUDB:count_enable\ ,
            cs_addr_0 => \Timer2:CounterUDB:reload\ ,
            z0_comb => \Timer2:CounterUDB:status_1\ ,
            cl1_comb => \Timer2:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Timer2:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Timer2:CounterUDB:status_5\ ,
            chain_in => \Timer2:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer2:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_DEBUG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_DEBUG:Net_9\ ,
            status_3 => \UART_DEBUG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_DEBUG:BUART:tx_status_2\ ,
            status_1 => \UART_DEBUG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_DEBUG:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_DEBUG:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_DEBUG:Net_9\ ,
            status_5 => \UART_DEBUG:BUART:rx_status_5\ ,
            status_4 => \UART_DEBUG:BUART:rx_status_4\ ,
            status_3 => \UART_DEBUG:BUART:rx_status_3\ ,
            interrupt => Net_15 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_GPS:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_GPS:Net_9\ ,
            status_3 => \UART_GPS:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_GPS:BUART:tx_status_2\ ,
            status_1 => \UART_GPS:BUART:tx_fifo_empty\ ,
            status_0 => \UART_GPS:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_GPS:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_GPS:Net_9\ ,
            status_5 => \UART_GPS:BUART:rx_status_5\ ,
            status_4 => \UART_GPS:BUART:rx_status_4\ ,
            status_3 => \UART_GPS:BUART:rx_status_3\ ,
            interrupt => Net_32 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_VMON:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_VMON:Net_9\ ,
            status_3 => \UART_VMON:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_VMON:BUART:tx_status_2\ ,
            status_1 => \UART_VMON:BUART:tx_fifo_empty\ ,
            status_0 => \UART_VMON:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_VMON:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_VMON:Net_9\ ,
            status_5 => \UART_VMON:BUART:rx_status_5\ ,
            status_4 => \UART_VMON:BUART:rx_status_4\ ,
            status_3 => \UART_VMON:BUART:rx_status_3\ ,
            interrupt => Net_45 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PERI_SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_90 ,
            status_4 => \PERI_SPIM:BSPIM:tx_status_4\ ,
            status_3 => \PERI_SPIM:BSPIM:load_rx_data\ ,
            status_2 => \PERI_SPIM:BSPIM:tx_status_2\ ,
            status_1 => \PERI_SPIM:BSPIM:tx_status_1\ ,
            status_0 => \PERI_SPIM:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PERI_SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_90 ,
            status_6 => \PERI_SPIM:BSPIM:rx_status_6\ ,
            status_5 => \PERI_SPIM:BSPIM:rx_status_5\ ,
            status_4 => \PERI_SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SD_SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_104 ,
            status_4 => \SD_SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SD_SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SD_SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SD_SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SD_SPIM:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SD_SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_104 ,
            status_6 => \SD_SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SD_SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SD_SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SAKURA_SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SAKURA_SPIM:Net_276\ ,
            status_4 => \SAKURA_SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SAKURA_SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SAKURA_SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SAKURA_SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SAKURA_SPIM:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SAKURA_SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SAKURA_SPIM:Net_276\ ,
            status_6 => \SAKURA_SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SAKURA_SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SAKURA_SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer1:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_917 ,
            clock => Net_1022 ,
            status_6 => \Timer1:CounterUDB:status_6\ ,
            status_5 => \Timer1:CounterUDB:status_5\ ,
            status_3 => \Timer1:CounterUDB:underflow_status\ ,
            status_1 => \Timer1:CounterUDB:status_1\ ,
            status_0 => \Timer1:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer2:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_928 ,
            clock => Net_1022 ,
            status_6 => \Timer2:CounterUDB:status_6\ ,
            status_5 => \Timer2:CounterUDB:status_5\ ,
            status_3 => \Timer2:CounterUDB:underflow_status\ ,
            status_1 => \Timer2:CounterUDB:status_1\ ,
            status_0 => \Timer2:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =VMON_Rx(0)_SYNC
        PORT MAP (
            in => Net_43 ,
            out => Net_43_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =GPS_Rx(0)_SYNC
        PORT MAP (
            in => Net_175 ,
            out => Net_175_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =DBG_Rx(0)_SYNC
        PORT MAP (
            in => Net_13 ,
            out => Net_13_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer1:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1022 ,
            control_7 => \Timer1:CounterUDB:control_7\ ,
            control_6 => \Timer1:CounterUDB:control_6\ ,
            control_5 => \Timer1:CounterUDB:control_5\ ,
            control_4 => \Timer1:CounterUDB:control_4\ ,
            control_3 => \Timer1:CounterUDB:control_3\ ,
            control_2 => \Timer1:CounterUDB:control_2\ ,
            control_1 => \Timer1:CounterUDB:control_1\ ,
            control_0 => \Timer1:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer2:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1022 ,
            control_7 => \Timer2:CounterUDB:control_7\ ,
            control_6 => \Timer2:CounterUDB:control_6\ ,
            control_5 => \Timer2:CounterUDB:control_5\ ,
            control_4 => \Timer2:CounterUDB:control_4\ ,
            control_3 => \Timer2:CounterUDB:control_3\ ,
            control_2 => \Timer2:CounterUDB:control_2\ ,
            control_1 => \Timer2:CounterUDB:control_1\ ,
            control_0 => \Timer2:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer2_Reset:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Timer2_Reset:control_7\ ,
            control_6 => \Timer2_Reset:control_6\ ,
            control_5 => \Timer2_Reset:control_5\ ,
            control_4 => \Timer2_Reset:control_4\ ,
            control_3 => \Timer2_Reset:control_3\ ,
            control_2 => \Timer2_Reset:control_2\ ,
            control_1 => \Timer2_Reset:control_1\ ,
            control_0 => Net_928 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer1_Reset:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Timer1_Reset:control_7\ ,
            control_6 => \Timer1_Reset:control_6\ ,
            control_5 => \Timer1_Reset:control_5\ ,
            control_4 => \Timer1_Reset:control_4\ ,
            control_3 => \Timer1_Reset:control_3\ ,
            control_2 => \Timer1_Reset:control_2\ ,
            control_1 => \Timer1_Reset:control_1\ ,
            control_0 => Net_917 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_DEBUG:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_DEBUG:Net_9\ ,
            load => \UART_DEBUG:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_DEBUG:BUART:rx_count_2\ ,
            count_1 => \UART_DEBUG:BUART:rx_count_1\ ,
            count_0 => \UART_DEBUG:BUART:rx_count_0\ ,
            tc => \UART_DEBUG:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_GPS:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_GPS:Net_9\ ,
            load => \UART_GPS:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \UART_GPS:BUART:rx_count_2\ ,
            count_1 => \UART_GPS:BUART:rx_count_1\ ,
            count_0 => \UART_GPS:BUART:rx_count_0\ ,
            tc => \UART_GPS:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_VMON:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_VMON:Net_9\ ,
            load => \UART_VMON:BUART:rx_counter_load\ ,
            count_6 => \UART_VMON:BUART:rx_count_6\ ,
            count_5 => \UART_VMON:BUART:rx_count_5\ ,
            count_4 => \UART_VMON:BUART:rx_count_4\ ,
            count_3 => \UART_VMON:BUART:rx_count_3\ ,
            count_2 => \UART_VMON:BUART:rx_count_2\ ,
            count_1 => \UART_VMON:BUART:rx_count_1\ ,
            count_0 => \UART_VMON:BUART:rx_count_0\ ,
            tc => \UART_VMON:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\PERI_SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_90 ,
            enable => \PERI_SPIM:BSPIM:cnt_enable\ ,
            count_6 => \PERI_SPIM:BSPIM:count_6\ ,
            count_5 => \PERI_SPIM:BSPIM:count_5\ ,
            count_4 => \PERI_SPIM:BSPIM:count_4\ ,
            count_3 => \PERI_SPIM:BSPIM:count_3\ ,
            count_2 => \PERI_SPIM:BSPIM:count_2\ ,
            count_1 => \PERI_SPIM:BSPIM:count_1\ ,
            count_0 => \PERI_SPIM:BSPIM:count_0\ ,
            tc => \PERI_SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SD_SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_104 ,
            enable => \SD_SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SD_SPIM:BSPIM:count_6\ ,
            count_5 => \SD_SPIM:BSPIM:count_5\ ,
            count_4 => \SD_SPIM:BSPIM:count_4\ ,
            count_3 => \SD_SPIM:BSPIM:count_3\ ,
            count_2 => \SD_SPIM:BSPIM:count_2\ ,
            count_1 => \SD_SPIM:BSPIM:count_1\ ,
            count_0 => \SD_SPIM:BSPIM:count_0\ ,
            tc => \SD_SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SAKURA_SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => \SAKURA_SPIM:Net_276\ ,
            enable => \SAKURA_SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SAKURA_SPIM:BSPIM:count_6\ ,
            count_5 => \SAKURA_SPIM:BSPIM:count_5\ ,
            count_4 => \SAKURA_SPIM:BSPIM:count_4\ ,
            count_3 => \SAKURA_SPIM:BSPIM:count_3\ ,
            count_2 => \SAKURA_SPIM:BSPIM:count_2\ ,
            count_1 => \SAKURA_SPIM:BSPIM:count_1\ ,
            count_0 => \SAKURA_SPIM:BSPIM:count_0\ ,
            tc => \SAKURA_SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_DEBUG:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_15 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_GPS:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_32 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_VMON:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_45 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_MPU9250_INTn
        PORT MAP (
            interrupt => Net_52 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Tick_Timer
        PORT MAP (
            interrupt => Net_126_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_UART_DEBUG_RXI
        PORT MAP (
            interrupt => Net_15 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_UART_GPS_RXI
        PORT MAP (
            interrupt => Net_32 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_UART_VMON_RXI
        PORT MAP (
            interrupt => Net_45 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   26 :   22 :   48 : 54.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  143 :   49 :  192 : 74.48 %
  Unique P-terms              :  277 :  107 :  384 : 72.14 %
  Total P-terms               :  321 :      :      :        
  Datapath Cells              :   16 :    8 :   24 : 66.67 %
  Status Cells                :   21 :    3 :   24 : 87.50 %
    StatusI Registers         :   14 :      :      :        
    Sync Cells (x3)           :    1 :      :      :        
    Routed Count7 Load/Enable :    6 :      :      :        
  Control Cells               :   10 :   14 :   24 : 41.67 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    6 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.509ms
Tech Mapping phase: Elapsed time ==> 0s.613ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(1)][IoId=(5)] : BME280_CSn(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : DBG_Rx(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : DBG_Tx(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : GPS_Rx(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : GPS_Tx(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED0(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MPU9250_CSn(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : MPU9250_INTn(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : SAKURA_CSn(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SAKURA_SPI_MISO(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : SAKURA_SPI_MOSI(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : SAKURA_SPI_SCLK(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SD_CSn(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SD_MISO(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : SD_MOSI(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SD_SCLK(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SPI_MISO(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : SPI_MOSI(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SPI_SCLK(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : SakuraIO_WAKE_IN(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : SakuraIO_WAKE_OUT(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : VMON_Rx(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : VMON_Tx(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.057ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.455ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   47 :    1 :   48 :  97.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.72
                   Pterms :            6.30
               Macrocells :            3.04
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.306ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.88 :       5.96
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * 
              !\UART_GPS:BUART:rx_state_3\ * \UART_GPS:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * 
              !\UART_GPS:BUART:rx_state_3\ * \UART_GPS:BUART:rx_state_2\ * 
              !MODIN5_1 * !Net_175_SYNCOUT
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_GPS:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * \UART_GPS:BUART:rx_last\ * 
              !Net_175_SYNCOUT
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_GPS:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_GPS:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\ * !MODIN5_1 * !Net_175_SYNCOUT
        );
        Output = \UART_GPS:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\
        );
        Output = \UART_GPS:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_GPS:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_GPS:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\
        );
        Output = \UART_GPS:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_VMON:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_VMON:Net_9\ ,
        cs_addr_2 => \UART_VMON:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_VMON:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_VMON:BUART:rx_bitclk_enable\ ,
        route_si => \UART_VMON:BUART:rx_postpoll\ ,
        f0_load => \UART_VMON:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_VMON:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_VMON:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_GPS:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_GPS:Net_9\ ,
        load => \UART_GPS:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \UART_GPS:BUART:rx_count_2\ ,
        count_1 => \UART_GPS:BUART:rx_count_1\ ,
        count_0 => \UART_GPS:BUART:rx_count_0\ ,
        tc => \UART_GPS:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_VMON:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_VMON:BUART:rx_count_2\ * !\UART_VMON:BUART:rx_count_1\ * 
              !\UART_VMON:BUART:pollcount_1\ * \UART_VMON:BUART:pollcount_0\ * 
              Net_43_SYNCOUT
            + !\UART_VMON:BUART:rx_count_2\ * !\UART_VMON:BUART:rx_count_1\ * 
              \UART_VMON:BUART:pollcount_1\ * !\UART_VMON:BUART:pollcount_0\
            + !\UART_VMON:BUART:rx_count_2\ * !\UART_VMON:BUART:rx_count_1\ * 
              \UART_VMON:BUART:pollcount_1\ * !Net_43_SYNCOUT
        );
        Output = \UART_VMON:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_VMON:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_VMON:BUART:rx_count_2\ * !\UART_VMON:BUART:rx_count_1\ * 
              !\UART_VMON:BUART:pollcount_0\ * Net_43_SYNCOUT
            + !\UART_VMON:BUART:rx_count_2\ * !\UART_VMON:BUART:rx_count_1\ * 
              \UART_VMON:BUART:pollcount_0\ * !Net_43_SYNCOUT
        );
        Output = \UART_VMON:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_VMON:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_VMON:BUART:rx_count_2\ * !\UART_VMON:BUART:rx_count_1\ * 
              !\UART_VMON:BUART:rx_count_0\
        );
        Output = \UART_VMON:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_VMON:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_VMON:BUART:pollcount_1\
            + \UART_VMON:BUART:pollcount_0\ * Net_43_SYNCOUT
        );
        Output = \UART_VMON:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_VMON:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * 
              \UART_VMON:BUART:rx_bitclk_enable\ * 
              !\UART_VMON:BUART:rx_state_3\ * \UART_VMON:BUART:rx_state_2\ * 
              !\UART_VMON:BUART:pollcount_1\ * !\UART_VMON:BUART:pollcount_0\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * 
              \UART_VMON:BUART:rx_bitclk_enable\ * 
              !\UART_VMON:BUART:rx_state_3\ * \UART_VMON:BUART:rx_state_2\ * 
              !\UART_VMON:BUART:pollcount_1\ * !Net_43_SYNCOUT
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              \UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * !\UART_VMON:BUART:rx_count_6\ * 
              !\UART_VMON:BUART:rx_count_5\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              \UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * !\UART_VMON:BUART:rx_count_6\ * 
              !\UART_VMON:BUART:rx_count_4\
        );
        Output = \UART_VMON:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_VMON:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * 
              \UART_VMON:BUART:rx_bitclk_enable\ * 
              \UART_VMON:BUART:rx_state_3\ * \UART_VMON:BUART:rx_state_2\ * 
              !\UART_VMON:BUART:pollcount_1\ * !\UART_VMON:BUART:pollcount_0\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * 
              \UART_VMON:BUART:rx_bitclk_enable\ * 
              \UART_VMON:BUART:rx_state_3\ * \UART_VMON:BUART:rx_state_2\ * 
              !\UART_VMON:BUART:pollcount_1\ * !Net_43_SYNCOUT
        );
        Output = \UART_VMON:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_VMON:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_43_SYNCOUT
        );
        Output = \UART_VMON:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_VMON:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * 
              \UART_VMON:BUART:rx_bitclk_enable\ * 
              \UART_VMON:BUART:rx_state_3\ * !\UART_VMON:BUART:rx_state_2\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              \UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * !\UART_VMON:BUART:rx_count_6\ * 
              !\UART_VMON:BUART:rx_count_5\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              \UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * !\UART_VMON:BUART:rx_count_6\ * 
              !\UART_VMON:BUART:rx_count_4\
        );
        Output = \UART_VMON:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_VMON:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_VMON:Net_9\ ,
        status_5 => \UART_VMON:BUART:rx_status_5\ ,
        status_4 => \UART_VMON:BUART:rx_status_4\ ,
        status_3 => \UART_VMON:BUART:rx_status_3\ ,
        interrupt => Net_45 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              !MODIN5_1 * MODIN5_0 * Net_175_SYNCOUT
            + !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
            + !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              MODIN5_1 * !Net_175_SYNCOUT
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              !MODIN5_0 * Net_175_SYNCOUT
            + !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              MODIN5_0 * !Net_175_SYNCOUT
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN5_1
            + MODIN5_0 * Net_175_SYNCOUT
        );
        Output = \UART_GPS:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_GPS:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              !\UART_GPS:BUART:rx_count_0\
        );
        Output = \UART_GPS:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_VMON:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * 
              \UART_VMON:BUART:rx_bitclk_enable\ * 
              \UART_VMON:BUART:rx_state_3\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * 
              \UART_VMON:BUART:rx_bitclk_enable\ * 
              \UART_VMON:BUART:rx_state_2\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * \UART_VMON:BUART:rx_last\ * 
              !Net_43_SYNCOUT
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              \UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * !\UART_VMON:BUART:rx_count_6\ * 
              !\UART_VMON:BUART:rx_count_5\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              \UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * !\UART_VMON:BUART:rx_count_6\ * 
              !\UART_VMON:BUART:rx_count_4\
        );
        Output = \UART_VMON:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_VMON:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * \UART_VMON:BUART:rx_state_3\ * 
              \UART_VMON:BUART:rx_state_2\
        );
        Output = \UART_VMON:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_VMON:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * 
              \UART_VMON:BUART:rx_bitclk_enable\ * 
              \UART_VMON:BUART:rx_state_3\ * \UART_VMON:BUART:rx_state_2\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              \UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * !\UART_VMON:BUART:rx_count_6\ * 
              !\UART_VMON:BUART:rx_count_5\
            + !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              \UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\ * !\UART_VMON:BUART:rx_count_6\ * 
              !\UART_VMON:BUART:rx_count_4\
        );
        Output = \UART_VMON:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_VMON:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_VMON:BUART:tx_ctrl_mark_last\ * 
              !\UART_VMON:BUART:rx_state_0\ * !\UART_VMON:BUART:rx_state_3\ * 
              !\UART_VMON:BUART:rx_state_2\
        );
        Output = \UART_VMON:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_GPS:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_GPS:Net_9\ ,
        cs_addr_2 => \UART_GPS:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_GPS:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_GPS:BUART:rx_bitclk_enable\ ,
        route_si => \UART_GPS:BUART:rx_postpoll\ ,
        f0_load => \UART_GPS:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_GPS:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_GPS:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_VMON:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_VMON:Net_9\ ,
        load => \UART_VMON:BUART:rx_counter_load\ ,
        count_6 => \UART_VMON:BUART:rx_count_6\ ,
        count_5 => \UART_VMON:BUART:rx_count_5\ ,
        count_4 => \UART_VMON:BUART:rx_count_4\ ,
        count_3 => \UART_VMON:BUART:rx_count_3\ ,
        count_2 => \UART_VMON:BUART:rx_count_2\ ,
        count_1 => \UART_VMON:BUART:rx_count_1\ ,
        count_0 => \UART_VMON:BUART:rx_count_0\ ,
        tc => \UART_VMON:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_175_SYNCOUT
        );
        Output = \UART_GPS:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GPS:BUART:rx_fifonotempty\ * 
              \UART_GPS:BUART:rx_state_stop1_reg\
        );
        Output = \UART_GPS:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_VMON:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_VMON:BUART:rx_fifonotempty\ * 
              \UART_VMON:BUART:rx_state_stop1_reg\
        );
        Output = \UART_VMON:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_DEBUG:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_DEBUG:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GPS:BUART:rx_load_fifo\ * \UART_GPS:BUART:rx_fifofull\
        );
        Output = \UART_GPS:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\PERI_SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_90 ,
        status_4 => \PERI_SPIM:BSPIM:tx_status_4\ ,
        status_3 => \PERI_SPIM:BSPIM:load_rx_data\ ,
        status_2 => \PERI_SPIM:BSPIM:tx_status_2\ ,
        status_1 => \PERI_SPIM:BSPIM:tx_status_1\ ,
        status_0 => \PERI_SPIM:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_DEBUG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_state_2\ * \UART_DEBUG:BUART:tx_bitclk\
            + \UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_2\ * 
              \UART_DEBUG:BUART:tx_counter_dp\ * \UART_DEBUG:BUART:tx_bitclk\
        );
        Output = \UART_DEBUG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_DEBUG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + !\UART_DEBUG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_DEBUG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_DEBUG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\
            + !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_state_2\
        );
        Output = \UART_DEBUG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_DEBUG:BUART:txn\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_DEBUG:BUART:txn\ * \UART_DEBUG:BUART:tx_state_1\ * 
              !\UART_DEBUG:BUART:tx_bitclk\
            + \UART_DEBUG:BUART:txn\ * \UART_DEBUG:BUART:tx_state_2\
            + !\UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_shift_out\ * 
              !\UART_DEBUG:BUART:tx_state_2\
            + !\UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_state_2\ * !\UART_DEBUG:BUART:tx_bitclk\
            + \UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_shift_out\ * 
              !\UART_DEBUG:BUART:tx_state_2\ * 
              !\UART_DEBUG:BUART:tx_counter_dp\ * 
              \UART_DEBUG:BUART:tx_bitclk\
        );
        Output = \UART_DEBUG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_DEBUG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_2\ * 
              \UART_DEBUG:BUART:tx_counter_dp\ * \UART_DEBUG:BUART:tx_bitclk\
            + \UART_DEBUG:BUART:tx_state_0\ * !\UART_DEBUG:BUART:tx_state_2\ * 
              \UART_DEBUG:BUART:tx_bitclk\
        );
        Output = \UART_DEBUG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_DEBUG:Net_9\ ,
        cs_addr_0 => \UART_DEBUG:BUART:counter_load_not\ ,
        ce0_reg => \UART_DEBUG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_DEBUG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_GPS:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_GPS:Net_9\ ,
        status_5 => \UART_GPS:BUART:rx_status_5\ ,
        status_4 => \UART_GPS:BUART:rx_status_4\ ,
        status_3 => \UART_GPS:BUART:rx_status_3\ ,
        interrupt => Net_32 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_VMON:BUART:txn\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_VMON:BUART:txn\ * \UART_VMON:BUART:tx_state_1\ * 
              !\UART_VMON:BUART:tx_bitclk\
            + \UART_VMON:BUART:txn\ * \UART_VMON:BUART:tx_state_2\
            + !\UART_VMON:BUART:tx_state_1\ * \UART_VMON:BUART:tx_state_0\ * 
              !\UART_VMON:BUART:tx_shift_out\ * !\UART_VMON:BUART:tx_state_2\
            + !\UART_VMON:BUART:tx_state_1\ * \UART_VMON:BUART:tx_state_0\ * 
              !\UART_VMON:BUART:tx_state_2\ * !\UART_VMON:BUART:tx_bitclk\
            + \UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_0\ * 
              !\UART_VMON:BUART:tx_shift_out\ * !\UART_VMON:BUART:tx_state_2\ * 
              !\UART_VMON:BUART:tx_counter_dp\ * \UART_VMON:BUART:tx_bitclk\
        );
        Output = \UART_VMON:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_VMON:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_0\ * 
              \UART_VMON:BUART:tx_bitclk_enable_pre\ * 
              !\UART_VMON:BUART:tx_fifo_empty\
            + !\UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_0\ * 
              !\UART_VMON:BUART:tx_fifo_empty\ * 
              !\UART_VMON:BUART:tx_state_2\
            + \UART_VMON:BUART:tx_state_1\ * \UART_VMON:BUART:tx_state_0\ * 
              \UART_VMON:BUART:tx_bitclk_enable_pre\ * 
              \UART_VMON:BUART:tx_fifo_empty\ * \UART_VMON:BUART:tx_state_2\
            + \UART_VMON:BUART:tx_state_0\ * !\UART_VMON:BUART:tx_state_2\ * 
              \UART_VMON:BUART:tx_bitclk\
        );
        Output = \UART_VMON:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_VMON:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_0\ * 
              \UART_VMON:BUART:tx_bitclk_enable_pre\ * 
              \UART_VMON:BUART:tx_fifo_empty\ * \UART_VMON:BUART:tx_state_2\
        );
        Output = \UART_VMON:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_VMON:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_VMON:BUART:tx_fifo_notfull\
        );
        Output = \UART_VMON:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_VMON:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_0\ * 
              \UART_VMON:BUART:tx_state_2\
            + !\UART_VMON:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_VMON:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_VMON:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_VMON:Net_9\ ,
        cs_addr_2 => \UART_VMON:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_VMON:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_VMON:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_VMON:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_VMON:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_VMON:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_VMON:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_VMON:Net_9\ ,
        status_3 => \UART_VMON:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_VMON:BUART:tx_status_2\ ,
        status_1 => \UART_VMON:BUART:tx_fifo_empty\ ,
        status_0 => \UART_VMON:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_DEBUG:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_DEBUG:BUART:rx_fifonotempty\ * 
              \UART_DEBUG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_DEBUG:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_VMON:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_VMON:BUART:rx_load_fifo\ * \UART_VMON:BUART:rx_fifofull\
        );
        Output = \UART_VMON:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_DEBUG:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_DEBUG:BUART:rx_load_fifo\ * 
              \UART_DEBUG:BUART:rx_fifofull\
        );
        Output = \UART_DEBUG:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_VMON:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_VMON:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_DEBUG:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_DEBUG:Net_9\ ,
        status_5 => \UART_DEBUG:BUART:rx_status_5\ ,
        status_4 => \UART_DEBUG:BUART:rx_status_4\ ,
        status_3 => \UART_DEBUG:BUART:rx_status_3\ ,
        interrupt => Net_15 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_20, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_20 * !\PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_0\
            + Net_20 * \PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              !\PERI_SPIM:BSPIM:state_0\
            + !\PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_1\ * 
              !\PERI_SPIM:BSPIM:state_0\ * \PERI_SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_20 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PERI_SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              \PERI_SPIM:BSPIM:state_0\
        );
        Output = \PERI_SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_DEBUG:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_13_SYNCOUT
        );
        Output = \UART_DEBUG:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_DEBUG:BUART:rx_count_2\ * !\UART_DEBUG:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_13_SYNCOUT
            + !\UART_DEBUG:BUART:rx_count_2\ * !\UART_DEBUG:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\UART_DEBUG:BUART:rx_count_2\ * !\UART_DEBUG:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_13_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_DEBUG:BUART:rx_count_2\ * !\UART_DEBUG:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_13_SYNCOUT
            + !\UART_DEBUG:BUART:rx_count_2\ * !\UART_DEBUG:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_13_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_DEBUG:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_DEBUG:BUART:rx_count_2\ * !\UART_DEBUG:BUART:rx_count_1\ * 
              !\UART_DEBUG:BUART:rx_count_0\
        );
        Output = \UART_DEBUG:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_DEBUG:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13_SYNCOUT
        );
        Output = \UART_DEBUG:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_DEBUG:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_DEBUG:Net_9\ ,
        cs_addr_2 => \UART_DEBUG:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_DEBUG:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_DEBUG:BUART:rx_bitclk_enable\ ,
        route_si => \UART_DEBUG:BUART:rx_postpoll\ ,
        f0_load => \UART_DEBUG:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_DEBUG:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_DEBUG:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =GPS_Rx(0)_SYNC
    PORT MAP (
        in => Net_175 ,
        out => Net_175_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =DBG_Rx(0)_SYNC
    PORT MAP (
        in => Net_13 ,
        out => Net_13_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =VMON_Rx(0)_SYNC
    PORT MAP (
        in => Net_43 ,
        out => Net_43_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_DEBUG:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * 
              \UART_DEBUG:BUART:rx_bitclk_enable\ * 
              !\UART_DEBUG:BUART:rx_state_3\ * \UART_DEBUG:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * 
              \UART_DEBUG:BUART:rx_bitclk_enable\ * 
              !\UART_DEBUG:BUART:rx_state_3\ * \UART_DEBUG:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_13_SYNCOUT
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              \UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              \UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_DEBUG:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_DEBUG:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * 
              \UART_DEBUG:BUART:rx_bitclk_enable\ * 
              \UART_DEBUG:BUART:rx_state_3\
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * 
              \UART_DEBUG:BUART:rx_bitclk_enable\ * 
              \UART_DEBUG:BUART:rx_state_2\
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * \UART_DEBUG:BUART:rx_last\ * 
              !Net_13_SYNCOUT
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              \UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              \UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_DEBUG:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_DEBUG:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * 
              \UART_DEBUG:BUART:rx_bitclk_enable\ * 
              \UART_DEBUG:BUART:rx_state_3\ * \UART_DEBUG:BUART:rx_state_2\
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              \UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              \UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_DEBUG:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_DEBUG:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * 
              \UART_DEBUG:BUART:rx_bitclk_enable\ * 
              \UART_DEBUG:BUART:rx_state_3\ * \UART_DEBUG:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * 
              \UART_DEBUG:BUART:rx_bitclk_enable\ * 
              \UART_DEBUG:BUART:rx_state_3\ * \UART_DEBUG:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_13_SYNCOUT
        );
        Output = \UART_DEBUG:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_DEBUG:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * \UART_DEBUG:BUART:rx_state_3\ * 
              \UART_DEBUG:BUART:rx_state_2\
        );
        Output = \UART_DEBUG:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_DEBUG:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * 
              \UART_DEBUG:BUART:rx_bitclk_enable\ * 
              \UART_DEBUG:BUART:rx_state_3\ * !\UART_DEBUG:BUART:rx_state_2\
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              \UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              \UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_DEBUG:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_DEBUG:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_DEBUG:BUART:tx_ctrl_mark_last\ * 
              !\UART_DEBUG:BUART:rx_state_0\ * !\UART_DEBUG:BUART:rx_state_3\ * 
              !\UART_DEBUG:BUART:rx_state_2\
        );
        Output = \UART_DEBUG:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_DEBUG:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_DEBUG:Net_9\ ,
        load => \UART_DEBUG:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_DEBUG:BUART:rx_count_2\ ,
        count_1 => \UART_DEBUG:BUART:rx_count_1\ ,
        count_0 => \UART_DEBUG:BUART:rx_count_0\ ,
        tc => \UART_DEBUG:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PERI_SPIM:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              !\PERI_SPIM:BSPIM:state_0\
            + !\PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_0\ * 
              !\PERI_SPIM:BSPIM:count_4\ * !\PERI_SPIM:BSPIM:count_3\ * 
              !\PERI_SPIM:BSPIM:count_2\ * \PERI_SPIM:BSPIM:count_1\ * 
              !\PERI_SPIM:BSPIM:count_0\ * !\PERI_SPIM:BSPIM:tx_status_1\
            + \PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_1\
            + \PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_0\
            + \PERI_SPIM:BSPIM:state_1\ * \PERI_SPIM:BSPIM:state_0\ * 
              !\PERI_SPIM:BSPIM:count_4\ * !\PERI_SPIM:BSPIM:count_3\ * 
              !\PERI_SPIM:BSPIM:count_2\ * !\PERI_SPIM:BSPIM:count_1\ * 
              \PERI_SPIM:BSPIM:count_0\
        );
        Output = \PERI_SPIM:BSPIM:state_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PERI_SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_1\ * 
              !\PERI_SPIM:BSPIM:state_0\ * !\PERI_SPIM:BSPIM:count_4\ * 
              !\PERI_SPIM:BSPIM:count_3\ * !\PERI_SPIM:BSPIM:count_2\ * 
              \PERI_SPIM:BSPIM:count_1\ * !\PERI_SPIM:BSPIM:count_0\ * 
              !\PERI_SPIM:BSPIM:tx_status_1\
            + !\PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_1\ * 
              \PERI_SPIM:BSPIM:state_0\ * !\PERI_SPIM:BSPIM:count_4\ * 
              !\PERI_SPIM:BSPIM:count_3\ * !\PERI_SPIM:BSPIM:count_2\ * 
              !\PERI_SPIM:BSPIM:count_1\ * \PERI_SPIM:BSPIM:count_0\
        );
        Output = \PERI_SPIM:BSPIM:state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_94, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_1\ * 
              !\PERI_SPIM:BSPIM:state_0\
        );
        Output = Net_94 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PERI_SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              !\PERI_SPIM:BSPIM:state_0\
        );
        Output = \PERI_SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PERI_SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_1\ * 
              \PERI_SPIM:BSPIM:state_0\ * !\PERI_SPIM:BSPIM:count_4\ * 
              !\PERI_SPIM:BSPIM:count_3\ * !\PERI_SPIM:BSPIM:count_2\ * 
              !\PERI_SPIM:BSPIM:count_1\ * \PERI_SPIM:BSPIM:count_0\
            + \PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_0\
            + !\PERI_SPIM:BSPIM:state_1\ * !\PERI_SPIM:BSPIM:state_0\ * 
              \PERI_SPIM:BSPIM:tx_status_1\
            + \PERI_SPIM:BSPIM:state_1\ * !\PERI_SPIM:BSPIM:state_0\ * 
              !\PERI_SPIM:BSPIM:count_4\ * !\PERI_SPIM:BSPIM:count_3\ * 
              !\PERI_SPIM:BSPIM:count_2\ * \PERI_SPIM:BSPIM:count_1\ * 
              !\PERI_SPIM:BSPIM:count_0\ * !\PERI_SPIM:BSPIM:tx_status_1\
        );
        Output = \PERI_SPIM:BSPIM:state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PERI_SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:count_4\ * 
              !\PERI_SPIM:BSPIM:count_3\ * !\PERI_SPIM:BSPIM:count_2\ * 
              !\PERI_SPIM:BSPIM:count_1\ * !\PERI_SPIM:BSPIM:count_0\ * 
              \PERI_SPIM:BSPIM:load_cond\
            + \PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              !\PERI_SPIM:BSPIM:state_0\ * !\PERI_SPIM:BSPIM:load_cond\
            + \PERI_SPIM:BSPIM:state_1\ * !\PERI_SPIM:BSPIM:count_4\ * 
              !\PERI_SPIM:BSPIM:count_3\ * !\PERI_SPIM:BSPIM:count_2\ * 
              !\PERI_SPIM:BSPIM:count_1\ * !\PERI_SPIM:BSPIM:count_0\ * 
              \PERI_SPIM:BSPIM:load_cond\
            + \PERI_SPIM:BSPIM:state_0\ * !\PERI_SPIM:BSPIM:count_4\ * 
              !\PERI_SPIM:BSPIM:count_3\ * !\PERI_SPIM:BSPIM:count_2\ * 
              !\PERI_SPIM:BSPIM:count_1\ * !\PERI_SPIM:BSPIM:count_0\ * 
              \PERI_SPIM:BSPIM:load_cond\
        );
        Output = \PERI_SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PERI_SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_90 ,
        cs_addr_2 => \PERI_SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \PERI_SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \PERI_SPIM:BSPIM:state_0\ ,
        route_si => Net_16 ,
        f1_load => \PERI_SPIM:BSPIM:load_rx_data\ ,
        so_comb => \PERI_SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \PERI_SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \PERI_SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \PERI_SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \PERI_SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\PERI_SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_90 ,
        enable => \PERI_SPIM:BSPIM:cnt_enable\ ,
        count_6 => \PERI_SPIM:BSPIM:count_6\ ,
        count_5 => \PERI_SPIM:BSPIM:count_5\ ,
        count_4 => \PERI_SPIM:BSPIM:count_4\ ,
        count_3 => \PERI_SPIM:BSPIM:count_3\ ,
        count_2 => \PERI_SPIM:BSPIM:count_2\ ,
        count_1 => \PERI_SPIM:BSPIM:count_1\ ,
        count_0 => \PERI_SPIM:BSPIM:count_0\ ,
        tc => \PERI_SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_DEBUG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_DEBUG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_DEBUG:BUART:tx_fifo_empty\
            + !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              !\UART_DEBUG:BUART:tx_fifo_empty\ * 
              !\UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_1\ * \UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_fifo_empty\ * 
              \UART_DEBUG:BUART:tx_state_2\
            + \UART_DEBUG:BUART:tx_state_0\ * !\UART_DEBUG:BUART:tx_state_2\ * 
              \UART_DEBUG:BUART:tx_bitclk\
        );
        Output = \UART_DEBUG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_DEBUG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_DEBUG:BUART:tx_state_1\ * !\UART_DEBUG:BUART:tx_state_0\ * 
              \UART_DEBUG:BUART:tx_bitclk_enable_pre\ * 
              \UART_DEBUG:BUART:tx_fifo_empty\ * 
              \UART_DEBUG:BUART:tx_state_2\
        );
        Output = \UART_DEBUG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PERI_SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PERI_SPIM:BSPIM:count_4\ * !\PERI_SPIM:BSPIM:count_3\ * 
              !\PERI_SPIM:BSPIM:count_2\ * !\PERI_SPIM:BSPIM:count_1\ * 
              \PERI_SPIM:BSPIM:count_0\ * \PERI_SPIM:BSPIM:rx_status_4\
        );
        Output = \PERI_SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PERI_SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PERI_SPIM:BSPIM:count_4\ * !\PERI_SPIM:BSPIM:count_3\ * 
              !\PERI_SPIM:BSPIM:count_2\ * !\PERI_SPIM:BSPIM:count_1\ * 
              \PERI_SPIM:BSPIM:count_0\
        );
        Output = \PERI_SPIM:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PERI_SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              !\PERI_SPIM:BSPIM:state_0\ * \PERI_SPIM:BSPIM:cnt_enable\
            + !\PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              \PERI_SPIM:BSPIM:state_0\ * !\PERI_SPIM:BSPIM:cnt_enable\
            + \PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_1\ * 
              \PERI_SPIM:BSPIM:cnt_enable\
            + \PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_0\ * 
              \PERI_SPIM:BSPIM:cnt_enable\
            + \PERI_SPIM:BSPIM:state_1\ * \PERI_SPIM:BSPIM:state_0\ * 
              !\PERI_SPIM:BSPIM:count_4\ * !\PERI_SPIM:BSPIM:count_3\ * 
              !\PERI_SPIM:BSPIM:count_2\ * !\PERI_SPIM:BSPIM:count_1\ * 
              \PERI_SPIM:BSPIM:count_0\ * \PERI_SPIM:BSPIM:cnt_enable\
        );
        Output = \PERI_SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_89, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              \PERI_SPIM:BSPIM:state_0\
            + !\PERI_SPIM:BSPIM:state_2\ * \PERI_SPIM:BSPIM:state_1\ * 
              !Net_89
            + \PERI_SPIM:BSPIM:state_2\ * !\PERI_SPIM:BSPIM:state_1\ * 
              !Net_89
        );
        Output = Net_89 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_DEBUG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_DEBUG:Net_9\ ,
        cs_addr_2 => \UART_DEBUG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_DEBUG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_DEBUG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_DEBUG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_DEBUG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_DEBUG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PERI_SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_90 ,
        status_6 => \PERI_SPIM:BSPIM:rx_status_6\ ,
        status_5 => \PERI_SPIM:BSPIM:rx_status_5\ ,
        status_4 => \PERI_SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              !\UART_GPS:BUART:tx_fifo_empty\
            + !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_fifo_empty\ * !\UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_0\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_state_2\
        );
        Output = \UART_GPS:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_GPS:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_GPS:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_VMON:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_0\ * 
              \UART_VMON:BUART:tx_bitclk_enable_pre\ * 
              \UART_VMON:BUART:tx_state_2\
            + \UART_VMON:BUART:tx_state_1\ * \UART_VMON:BUART:tx_state_0\ * 
              \UART_VMON:BUART:tx_bitclk_enable_pre\ * 
              \UART_VMON:BUART:tx_state_2\
            + \UART_VMON:BUART:tx_state_1\ * \UART_VMON:BUART:tx_state_0\ * 
              !\UART_VMON:BUART:tx_state_2\ * \UART_VMON:BUART:tx_bitclk\
            + \UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_2\ * 
              \UART_VMON:BUART:tx_counter_dp\ * \UART_VMON:BUART:tx_bitclk\
        );
        Output = \UART_VMON:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_fifo_notfull\
        );
        Output = \UART_GPS:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_VMON:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_0\ * 
              \UART_VMON:BUART:tx_bitclk_enable_pre\
            + !\UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_0\ * 
              !\UART_VMON:BUART:tx_state_2\
        );
        Output = \UART_VMON:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_VMON:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_VMON:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_VMON:BUART:tx_state_1\ * \UART_VMON:BUART:tx_state_0\ * 
              \UART_VMON:BUART:tx_bitclk_enable_pre\ * 
              \UART_VMON:BUART:tx_state_2\
            + \UART_VMON:BUART:tx_state_1\ * !\UART_VMON:BUART:tx_state_2\ * 
              \UART_VMON:BUART:tx_counter_dp\ * \UART_VMON:BUART:tx_bitclk\
            + \UART_VMON:BUART:tx_state_0\ * !\UART_VMON:BUART:tx_state_2\ * 
              \UART_VMON:BUART:tx_bitclk\
        );
        Output = \UART_VMON:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_VMON:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_VMON:Net_9\ ,
        cs_addr_0 => \UART_VMON:BUART:counter_load_not\ ,
        ce0_reg => \UART_VMON:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_VMON:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_GPS:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_GPS:Net_9\ ,
        status_3 => \UART_GPS:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_GPS:BUART:tx_status_2\ ,
        status_1 => \UART_GPS:BUART:tx_fifo_empty\ ,
        status_0 => \UART_GPS:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_4\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_4\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Timer1:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:CounterUDB:cmp_out_i\
        );
        Output = \Timer1:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer1:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:CounterUDB:cmp_out_i\ * 
              !\Timer1:CounterUDB:prevCompare\
        );
        Output = \Timer1:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=11)
        Properties               : 
        {
        }
}

statusicell: Name =\SD_SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_104 ,
        status_6 => \SD_SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SD_SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SD_SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD_SPIM:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\
            + !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\ * !\SD_SPIM:BSPIM:count_4\ * 
              !\SD_SPIM:BSPIM:count_3\ * !\SD_SPIM:BSPIM:count_2\ * 
              \SD_SPIM:BSPIM:count_1\ * !\SD_SPIM:BSPIM:count_0\ * 
              !\SD_SPIM:BSPIM:ld_ident\
            + !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\ * !\SD_SPIM:BSPIM:count_4\ * 
              !\SD_SPIM:BSPIM:count_3\ * \SD_SPIM:BSPIM:count_2\ * 
              \SD_SPIM:BSPIM:count_1\ * !\SD_SPIM:BSPIM:count_0\ * 
              !\SD_SPIM:BSPIM:tx_status_1\
            + \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\
        );
        Output = \SD_SPIM:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD_SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\
            + !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:tx_status_1\
            + !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_0\ * 
              !\SD_SPIM:BSPIM:count_4\ * !\SD_SPIM:BSPIM:count_3\ * 
              !\SD_SPIM:BSPIM:count_2\ * \SD_SPIM:BSPIM:count_1\ * 
              !\SD_SPIM:BSPIM:count_0\ * !\SD_SPIM:BSPIM:ld_ident\
        );
        Output = \SD_SPIM:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD_SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPIM:BSPIM:count_4\ * !\SD_SPIM:BSPIM:count_3\ * 
              !\SD_SPIM:BSPIM:count_2\ * !\SD_SPIM:BSPIM:count_1\ * 
              \SD_SPIM:BSPIM:count_0\ * \SD_SPIM:BSPIM:rx_status_4\
        );
        Output = \SD_SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SD_SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\
        );
        Output = \SD_SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD_SPIM:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * !\SD_SPIM:BSPIM:count_4\ * 
              !\SD_SPIM:BSPIM:count_3\ * !\SD_SPIM:BSPIM:count_2\ * 
              !\SD_SPIM:BSPIM:count_1\ * \SD_SPIM:BSPIM:count_0\ * 
              \SD_SPIM:BSPIM:ld_ident\
            + \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * !\SD_SPIM:BSPIM:ld_ident\
        );
        Output = \SD_SPIM:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD_SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\
            + \SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\
            + \SD_SPIM:BSPIM:state_1\ * \SD_SPIM:BSPIM:state_0\ * 
              !\SD_SPIM:BSPIM:count_4\ * !\SD_SPIM:BSPIM:count_3\ * 
              !\SD_SPIM:BSPIM:count_2\ * \SD_SPIM:BSPIM:count_1\ * 
              !\SD_SPIM:BSPIM:count_0\ * !\SD_SPIM:BSPIM:ld_ident\
            + \SD_SPIM:BSPIM:state_1\ * \SD_SPIM:BSPIM:state_0\ * 
              !\SD_SPIM:BSPIM:count_4\ * !\SD_SPIM:BSPIM:count_3\ * 
              \SD_SPIM:BSPIM:count_2\ * \SD_SPIM:BSPIM:count_1\ * 
              !\SD_SPIM:BSPIM:count_0\ * !\SD_SPIM:BSPIM:tx_status_1\
        );
        Output = \SD_SPIM:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD_SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD_SPIM:BSPIM:count_4\ * !\SD_SPIM:BSPIM:count_3\ * 
              !\SD_SPIM:BSPIM:count_2\ * !\SD_SPIM:BSPIM:count_1\ * 
              \SD_SPIM:BSPIM:count_0\
        );
        Output = \SD_SPIM:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SD_SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\
        );
        Output = \SD_SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\SD_SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_104 ,
        status_4 => \SD_SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SD_SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SD_SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SD_SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SD_SPIM:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SD_SPIM:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:count_4\ * !\SD_SPIM:BSPIM:count_3\ * 
              !\SD_SPIM:BSPIM:count_2\ * !\SD_SPIM:BSPIM:count_0\ * 
              !\SD_SPIM:BSPIM:ld_ident\
            + !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_0\
            + !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:mosi_pre_reg\
            + \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\
            + \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:mosi_from_dp\
            + \SD_SPIM:BSPIM:state_1\ * !\SD_SPIM:BSPIM:state_0\
        );
        Output = \SD_SPIM:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD_SPIM:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SD_SPIM:BSPIM:mosi_pre_reg_split\ * 
              !\SD_SPIM:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SD_SPIM:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD_SPIM:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_from_dp\ * 
              \SD_SPIM:BSPIM:count_4\
            + !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_from_dp\ * 
              \SD_SPIM:BSPIM:count_3\
            + !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_from_dp\ * 
              \SD_SPIM:BSPIM:count_2\
            + !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_from_dp\ * 
              \SD_SPIM:BSPIM:count_1\
            + !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_from_dp\ * 
              !\SD_SPIM:BSPIM:count_0\
            + \SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_pre_reg\
            + \SD_SPIM:BSPIM:state_1\ * !\SD_SPIM:BSPIM:state_0\ * 
              !\SD_SPIM:BSPIM:count_4\ * !\SD_SPIM:BSPIM:count_3\ * 
              !\SD_SPIM:BSPIM:count_2\ * !\SD_SPIM:BSPIM:count_1\ * 
              \SD_SPIM:BSPIM:count_0\ * \SD_SPIM:BSPIM:mosi_pre_reg\
            + \SD_SPIM:BSPIM:state_1\ * \SD_SPIM:BSPIM:state_0\ * 
              \SD_SPIM:BSPIM:mosi_from_dp\ * !\SD_SPIM:BSPIM:count_4\ * 
              !\SD_SPIM:BSPIM:count_3\ * !\SD_SPIM:BSPIM:count_2\ * 
              !\SD_SPIM:BSPIM:count_1\ * !\SD_SPIM:BSPIM:count_0\ * 
              !\SD_SPIM:BSPIM:ld_ident\
        );
        Output = \SD_SPIM:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_GPS:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SD_SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:count_4\ * 
              !\SD_SPIM:BSPIM:count_3\ * !\SD_SPIM:BSPIM:count_2\ * 
              !\SD_SPIM:BSPIM:count_1\ * !\SD_SPIM:BSPIM:count_0\ * 
              \SD_SPIM:BSPIM:load_cond\
            + \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * !\SD_SPIM:BSPIM:load_cond\
            + \SD_SPIM:BSPIM:state_1\ * !\SD_SPIM:BSPIM:count_4\ * 
              !\SD_SPIM:BSPIM:count_3\ * !\SD_SPIM:BSPIM:count_2\ * 
              !\SD_SPIM:BSPIM:count_1\ * !\SD_SPIM:BSPIM:count_0\ * 
              \SD_SPIM:BSPIM:load_cond\
            + \SD_SPIM:BSPIM:state_0\ * !\SD_SPIM:BSPIM:count_4\ * 
              !\SD_SPIM:BSPIM:count_3\ * !\SD_SPIM:BSPIM:count_2\ * 
              !\SD_SPIM:BSPIM:count_1\ * !\SD_SPIM:BSPIM:count_0\ * 
              \SD_SPIM:BSPIM:load_cond\
        );
        Output = \SD_SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SD_SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:cnt_enable\
            + \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:cnt_enable\
            + \SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              !\SD_SPIM:BSPIM:state_0\ * !\SD_SPIM:BSPIM:cnt_enable\
        );
        Output = \SD_SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer1:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1022 ,
        cs_addr_1 => \Timer1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Timer1:CounterUDB:reload\ ,
        z0_comb => \Timer1:CounterUDB:status_1\ ,
        cl1_comb => \Timer1:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Timer1:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Timer1:CounterUDB:status_5\ ,
        chain_in => \Timer1:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer1:CounterUDB:sC16:counterdp:u0\

count7cell: Name =\SD_SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_104 ,
        enable => \SD_SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SD_SPIM:BSPIM:count_6\ ,
        count_5 => \SD_SPIM:BSPIM:count_5\ ,
        count_4 => \SD_SPIM:BSPIM:count_4\ ,
        count_3 => \SD_SPIM:BSPIM:count_3\ ,
        count_2 => \SD_SPIM:BSPIM:count_2\ ,
        count_1 => \SD_SPIM:BSPIM:count_1\ ,
        count_0 => \SD_SPIM:BSPIM:count_0\ ,
        tc => \SD_SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD_SPIM:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_from_dp_reg\
            + \SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_from_dp\
            + !\SD_SPIM:BSPIM:state_1\ * \SD_SPIM:BSPIM:mosi_hs_reg\
            + !\SD_SPIM:BSPIM:state_0\ * \SD_SPIM:BSPIM:mosi_hs_reg\
        );
        Output = \SD_SPIM:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD_SPIM:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD_SPIM:BSPIM:mosi_from_dp\
        );
        Output = \SD_SPIM:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_100, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD_SPIM:BSPIM:state_2\ * !Net_103 * 
              \SD_SPIM:BSPIM:mosi_hs_reg\
            + \SD_SPIM:BSPIM:state_1\ * !Net_103 * 
              \SD_SPIM:BSPIM:mosi_hs_reg\
            + !\SD_SPIM:BSPIM:state_0\ * !Net_103 * 
              \SD_SPIM:BSPIM:mosi_hs_reg\
        );
        Output = Net_100 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_DEBUG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_DEBUG:BUART:tx_fifo_notfull\
        );
        Output = \UART_DEBUG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_8, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_DEBUG:BUART:txn\
        );
        Output = Net_8 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer1:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1022 ,
        cs_addr_1 => \Timer1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Timer1:CounterUDB:reload\ ,
        chain_out => \Timer1:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer1:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\UART_DEBUG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_DEBUG:Net_9\ ,
        status_3 => \UART_DEBUG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_DEBUG:BUART:tx_status_2\ ,
        status_1 => \UART_DEBUG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_DEBUG:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer2_Reset:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Timer2_Reset:control_7\ ,
        control_6 => \Timer2_Reset:control_6\ ,
        control_5 => \Timer2_Reset:control_5\ ,
        control_4 => \Timer2_Reset:control_4\ ,
        control_3 => \Timer2_Reset:control_3\ ,
        control_2 => \Timer2_Reset:control_2\ ,
        control_1 => \Timer2_Reset:control_1\ ,
        control_0 => Net_928 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:txn\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_GPS:BUART:txn\ * \UART_GPS:BUART:tx_state_1\ * 
              !\UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:txn\ * \UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_shift_out\ * !\UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\ * !\UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_shift_out\ * !\UART_GPS:BUART:tx_state_2\ * 
              !\UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_25, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:txn\
        );
        Output = Net_25 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_0\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\
            + !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\
        );
        Output = \UART_GPS:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_GPS:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_GPS:Net_9\ ,
        cs_addr_2 => \UART_GPS:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_GPS:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_GPS:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_GPS:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_GPS:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_GPS:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Timer1:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_917 ,
        clock => Net_1022 ,
        status_6 => \Timer1:CounterUDB:status_6\ ,
        status_5 => \Timer1:CounterUDB:status_5\ ,
        status_3 => \Timer1:CounterUDB:underflow_status\ ,
        status_1 => \Timer1:CounterUDB:status_1\ ,
        status_0 => \Timer1:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer1_Reset:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Timer1_Reset:control_7\ ,
        control_6 => \Timer1_Reset:control_6\ ,
        control_5 => \Timer1_Reset:control_5\ ,
        control_4 => \Timer1_Reset:control_4\ ,
        control_3 => \Timer1_Reset:control_3\ ,
        control_2 => \Timer1_Reset:control_2\ ,
        control_1 => \Timer1_Reset:control_1\ ,
        control_0 => Net_917 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_957, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_957 * !\FreqDiv_1:not_last_reset\
            + !Net_957 * \FreqDiv_1:count_9\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + Net_957 * \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = Net_957 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_5\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_5\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_6\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_6\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_7\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_7\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\FreqDiv_1:not_last_reset\
            + \FreqDiv_1:count_9\ * \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * 
              \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              !\FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\
            + !\FreqDiv_1:count_2\
            + !\FreqDiv_1:count_1\
            + !\FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_8\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * 
              \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_1:count_8\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_9\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_9\ * 
              \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * !\FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_1:count_9\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=11)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_186, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              \SAKURA_SPIM:BSPIM:state_0\
            + !\SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_1\ * 
              !Net_186
            + \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\ * !Net_186
            + \SAKURA_SPIM:BSPIM:state_1\ * \SAKURA_SPIM:BSPIM:state_0\ * 
              !Net_186
        );
        Output = Net_186 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_185, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_1\ * 
              \SAKURA_SPIM:BSPIM:state_0\
            + \SAKURA_SPIM:BSPIM:state_1\ * \SAKURA_SPIM:BSPIM:state_0\ * 
              Net_185
        );
        Output = Net_185 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SAKURA_SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\ * \SAKURA_SPIM:BSPIM:cnt_enable\
            + !\SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_1\ * 
              \SAKURA_SPIM:BSPIM:state_0\ * !\SAKURA_SPIM:BSPIM:cnt_enable\
            + \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              \SAKURA_SPIM:BSPIM:state_0\ * \SAKURA_SPIM:BSPIM:cnt_enable\
            + \SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\ * \SAKURA_SPIM:BSPIM:cnt_enable\
        );
        Output = \SAKURA_SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_38, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_VMON:BUART:txn\
        );
        Output = Net_38 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SAKURA_SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SAKURA_SPIM:Net_276\ ,
        cs_addr_2 => \SAKURA_SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SAKURA_SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SAKURA_SPIM:BSPIM:state_0\ ,
        route_si => Net_182 ,
        f1_load => \SAKURA_SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SAKURA_SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SAKURA_SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SAKURA_SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SAKURA_SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SAKURA_SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SAKURA_SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SAKURA_SPIM:Net_276\ ,
        status_6 => \SAKURA_SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SAKURA_SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SAKURA_SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_183, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_183 * !\SAKURA_SPIM:BSPIM:state_2\ * 
              \SAKURA_SPIM:BSPIM:state_0\
            + !\SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\
            + !\SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_0\ * 
              !\SAKURA_SPIM:BSPIM:count_4\ * !\SAKURA_SPIM:BSPIM:count_3\ * 
              !\SAKURA_SPIM:BSPIM:count_2\ * \SAKURA_SPIM:BSPIM:count_1\ * 
              !\SAKURA_SPIM:BSPIM:count_0\ * !\SAKURA_SPIM:BSPIM:ld_ident\
            + \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              \SAKURA_SPIM:BSPIM:state_0\
            + \SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\
            + \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:mosi_from_dp\
            + !\SAKURA_SPIM:BSPIM:state_0\ * 
              !\SAKURA_SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_183 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SAKURA_SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SAKURA_SPIM:BSPIM:count_4\ * !\SAKURA_SPIM:BSPIM:count_3\ * 
              !\SAKURA_SPIM:BSPIM:count_2\ * !\SAKURA_SPIM:BSPIM:count_1\ * 
              \SAKURA_SPIM:BSPIM:count_0\ * \SAKURA_SPIM:BSPIM:rx_status_4\
        );
        Output = \SAKURA_SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SAKURA_SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              \SAKURA_SPIM:BSPIM:state_0\
        );
        Output = \SAKURA_SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SAKURA_SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\
        );
        Output = \SAKURA_SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Timer2:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer2:CounterUDB:cmp_out_i\
        );
        Output = \Timer2:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer2:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer2:CounterUDB:cmp_out_i\ * 
              !\Timer2:CounterUDB:prevCompare\
        );
        Output = \Timer2:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer2:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1022 ,
        cs_addr_1 => \Timer2:CounterUDB:count_enable\ ,
        cs_addr_0 => \Timer2:CounterUDB:reload\ ,
        z0_comb => \Timer2:CounterUDB:status_1\ ,
        cl1_comb => \Timer2:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Timer2:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Timer2:CounterUDB:status_5\ ,
        chain_in => \Timer2:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer2:CounterUDB:sC16:counterdp:u0\

count7cell: Name =\SAKURA_SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => \SAKURA_SPIM:Net_276\ ,
        enable => \SAKURA_SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SAKURA_SPIM:BSPIM:count_6\ ,
        count_5 => \SAKURA_SPIM:BSPIM:count_5\ ,
        count_4 => \SAKURA_SPIM:BSPIM:count_4\ ,
        count_3 => \SAKURA_SPIM:BSPIM:count_3\ ,
        count_2 => \SAKURA_SPIM:BSPIM:count_2\ ,
        count_1 => \SAKURA_SPIM:BSPIM:count_1\ ,
        count_0 => \SAKURA_SPIM:BSPIM:count_0\ ,
        tc => \SAKURA_SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SAKURA_SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_1\
            + \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\
            + !\SAKURA_SPIM:BSPIM:state_1\ * !\SAKURA_SPIM:BSPIM:state_0\ * 
              !\SAKURA_SPIM:BSPIM:tx_status_1\
        );
        Output = \SAKURA_SPIM:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SAKURA_SPIM:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              \SAKURA_SPIM:BSPIM:state_0\
            + !\SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_0\ * 
              !\SAKURA_SPIM:BSPIM:count_4\ * !\SAKURA_SPIM:BSPIM:count_3\ * 
              \SAKURA_SPIM:BSPIM:count_2\ * !\SAKURA_SPIM:BSPIM:count_1\ * 
              \SAKURA_SPIM:BSPIM:count_0\ * !\SAKURA_SPIM:BSPIM:tx_status_1\
            + \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_0\
            + \SAKURA_SPIM:BSPIM:state_1\ * !\SAKURA_SPIM:BSPIM:state_0\ * 
              !\SAKURA_SPIM:BSPIM:count_4\ * !\SAKURA_SPIM:BSPIM:count_3\ * 
              !\SAKURA_SPIM:BSPIM:count_2\ * \SAKURA_SPIM:BSPIM:count_1\ * 
              !\SAKURA_SPIM:BSPIM:count_0\ * !\SAKURA_SPIM:BSPIM:ld_ident\
        );
        Output = \SAKURA_SPIM:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SAKURA_SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              \SAKURA_SPIM:BSPIM:state_0\
            + !\SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\ * !\SAKURA_SPIM:BSPIM:count_4\ * 
              !\SAKURA_SPIM:BSPIM:count_3\ * !\SAKURA_SPIM:BSPIM:count_2\ * 
              \SAKURA_SPIM:BSPIM:count_1\ * !\SAKURA_SPIM:BSPIM:count_0\ * 
              !\SAKURA_SPIM:BSPIM:ld_ident\
            + !\SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_0\ * 
              !\SAKURA_SPIM:BSPIM:count_4\ * !\SAKURA_SPIM:BSPIM:count_3\ * 
              \SAKURA_SPIM:BSPIM:count_2\ * !\SAKURA_SPIM:BSPIM:count_1\ * 
              \SAKURA_SPIM:BSPIM:count_0\ * !\SAKURA_SPIM:BSPIM:tx_status_1\
        );
        Output = \SAKURA_SPIM:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SAKURA_SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:count_4\ * 
              !\SAKURA_SPIM:BSPIM:count_3\ * !\SAKURA_SPIM:BSPIM:count_2\ * 
              !\SAKURA_SPIM:BSPIM:count_1\ * !\SAKURA_SPIM:BSPIM:count_0\ * 
              \SAKURA_SPIM:BSPIM:load_cond\
            + \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\ * !\SAKURA_SPIM:BSPIM:load_cond\
            + \SAKURA_SPIM:BSPIM:state_1\ * !\SAKURA_SPIM:BSPIM:count_4\ * 
              !\SAKURA_SPIM:BSPIM:count_3\ * !\SAKURA_SPIM:BSPIM:count_2\ * 
              !\SAKURA_SPIM:BSPIM:count_1\ * !\SAKURA_SPIM:BSPIM:count_0\ * 
              \SAKURA_SPIM:BSPIM:load_cond\
            + \SAKURA_SPIM:BSPIM:state_0\ * !\SAKURA_SPIM:BSPIM:count_4\ * 
              !\SAKURA_SPIM:BSPIM:count_3\ * !\SAKURA_SPIM:BSPIM:count_2\ * 
              !\SAKURA_SPIM:BSPIM:count_1\ * !\SAKURA_SPIM:BSPIM:count_0\ * 
              \SAKURA_SPIM:BSPIM:load_cond\
        );
        Output = \SAKURA_SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SAKURA_SPIM:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SAKURA_SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SAKURA_SPIM:BSPIM:state_2\ * !\SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\ * !\SAKURA_SPIM:BSPIM:ld_ident\
            + \SAKURA_SPIM:BSPIM:state_2\ * \SAKURA_SPIM:BSPIM:state_1\ * 
              !\SAKURA_SPIM:BSPIM:state_0\ * \SAKURA_SPIM:BSPIM:ld_ident\
            + \SAKURA_SPIM:BSPIM:state_1\ * !\SAKURA_SPIM:BSPIM:state_0\ * 
              !\SAKURA_SPIM:BSPIM:count_4\ * !\SAKURA_SPIM:BSPIM:count_3\ * 
              !\SAKURA_SPIM:BSPIM:count_2\ * \SAKURA_SPIM:BSPIM:count_1\ * 
              !\SAKURA_SPIM:BSPIM:count_0\ * \SAKURA_SPIM:BSPIM:ld_ident\
        );
        Output = \SAKURA_SPIM:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SAKURA_SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SAKURA_SPIM:BSPIM:count_4\ * !\SAKURA_SPIM:BSPIM:count_3\ * 
              !\SAKURA_SPIM:BSPIM:count_2\ * !\SAKURA_SPIM:BSPIM:count_1\ * 
              \SAKURA_SPIM:BSPIM:count_0\
        );
        Output = \SAKURA_SPIM:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer2:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1022 ,
        cs_addr_1 => \Timer2:CounterUDB:count_enable\ ,
        cs_addr_0 => \Timer2:CounterUDB:reload\ ,
        chain_out => \Timer2:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer2:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\SAKURA_SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SAKURA_SPIM:Net_276\ ,
        status_4 => \SAKURA_SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SAKURA_SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SAKURA_SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SAKURA_SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SAKURA_SPIM:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer2:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_928 * !\Timer2:CounterUDB:status_1\
        );
        Output = \Timer2:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer2:CounterUDB:underflow_status\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer2:CounterUDB:status_1\ * 
              !\Timer2:CounterUDB:underflow_reg_i\
        );
        Output = \Timer2:CounterUDB:underflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer2:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer2:CounterUDB:status_1\
        );
        Output = \Timer2:CounterUDB:underflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer2:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_928 * \Timer2:CounterUDB:disable_run_i\
            + !Net_928 * \Timer2:CounterUDB:status_1\ * 
              !\Timer2:CounterUDB:underflow_reg_i\
        );
        Output = \Timer2:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_102, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SD_SPIM:BSPIM:state_2\ * \SD_SPIM:BSPIM:state_1\ * Net_102
            + \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_0\
            + \SD_SPIM:BSPIM:state_1\ * !\SD_SPIM:BSPIM:state_0\
        );
        Output = Net_102 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_103, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_1\ * 
              \SD_SPIM:BSPIM:state_0\
            + \SD_SPIM:BSPIM:state_2\ * !\SD_SPIM:BSPIM:state_0\ * !Net_103
            + \SD_SPIM:BSPIM:state_1\ * !Net_103
        );
        Output = Net_103 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SD_SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_104 ,
        cs_addr_2 => \SD_SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SD_SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SD_SPIM:BSPIM:state_0\ ,
        route_si => Net_99 ,
        f1_load => \SD_SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SD_SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SD_SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SD_SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SD_SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SD_SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Timer2:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_928 ,
        clock => Net_1022 ,
        status_6 => \Timer2:CounterUDB:status_6\ ,
        status_5 => \Timer2:CounterUDB:status_5\ ,
        status_3 => \Timer2:CounterUDB:underflow_status\ ,
        status_1 => \Timer2:CounterUDB:status_1\ ,
        status_0 => \Timer2:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer1:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1022 ,
        control_7 => \Timer1:CounterUDB:control_7\ ,
        control_6 => \Timer1:CounterUDB:control_6\ ,
        control_5 => \Timer1:CounterUDB:control_5\ ,
        control_4 => \Timer1:CounterUDB:control_4\ ,
        control_3 => \Timer1:CounterUDB:control_3\ ,
        control_2 => \Timer1:CounterUDB:control_2\ ,
        control_1 => \Timer1:CounterUDB:control_1\ ,
        control_0 => \Timer1:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer1:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_917 * !\Timer1:CounterUDB:status_1\
        );
        Output = \Timer1:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer1:CounterUDB:underflow_status\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:CounterUDB:status_1\ * 
              !\Timer1:CounterUDB:underflow_reg_i\
        );
        Output = \Timer1:CounterUDB:underflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer1:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_917 * \Timer1:CounterUDB:disable_run_i\
            + !Net_917 * \Timer1:CounterUDB:status_1\ * 
              !\Timer1:CounterUDB:underflow_reg_i\
        );
        Output = \Timer1:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer1:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:CounterUDB:status_1\
        );
        Output = \Timer1:CounterUDB:underflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Timer2:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Timer1:CounterUDB:count_stored_i\ * Net_957 * 
              \Timer2:CounterUDB:control_7\ * 
              !\Timer2:CounterUDB:disable_run_i\
        );
        Output = \Timer2:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer1:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1022) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_957
        );
        Output = \Timer1:CounterUDB:count_stored_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer1:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer1:CounterUDB:control_7\ * 
              !\Timer1:CounterUDB:disable_run_i\ * 
              !\Timer1:CounterUDB:count_stored_i\ * Net_957
        );
        Output = \Timer1:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_GPS:Net_9\ ,
        cs_addr_0 => \UART_GPS:BUART:counter_load_not\ ,
        ce0_reg => \UART_GPS:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_GPS:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer2:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1022 ,
        control_7 => \Timer2:CounterUDB:control_7\ ,
        control_6 => \Timer2:CounterUDB:control_6\ ,
        control_5 => \Timer2:CounterUDB:control_5\ ,
        control_4 => \Timer2:CounterUDB:control_4\ ,
        control_3 => \Timer2:CounterUDB:control_3\ ,
        control_2 => \Timer2:CounterUDB:control_2\ ,
        control_1 => \Timer2:CounterUDB:control_1\ ,
        control_0 => \Timer2:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\UART_DEBUG:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_15 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART_GPS:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_32 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_VMON:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_45 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_MPU9250_INTn
        PORT MAP (
            interrupt => Net_52 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_Tick_Timer
        PORT MAP (
            interrupt => Net_126_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_UART_DEBUG_RXI
        PORT MAP (
            interrupt => Net_15 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_UART_GPS_RXI
        PORT MAP (
            interrupt => Net_32 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_UART_VMON_RXI
        PORT MAP (
            interrupt => Net_45 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = ACC_Sleep(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ACC_Sleep(0)__PA ,
        pad => ACC_Sleep(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SD_CSn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_CSn(0)__PA ,
        pad => SD_CSn(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SD_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_MOSI(0)__PA ,
        pin_input => Net_100 ,
        pad => SD_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SD_SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_SCLK(0)__PA ,
        pin_input => Net_102 ,
        pad => SD_SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SD_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_MISO(0)__PA ,
        fb => Net_99 ,
        pad => SD_MISO(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = SPI_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_MISO(0)__PA ,
        fb => Net_16 ,
        pad => SPI_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SPI_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_MOSI(0)__PA ,
        pin_input => Net_20 ,
        pad => SPI_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SPI_SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_SCLK(0)__PA ,
        pin_input => Net_94 ,
        pad => SPI_SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BME280_CSn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BME280_CSn(0)__PA ,
        pad => BME280_CSn(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MPU9250_CSn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MPU9250_CSn(0)__PA ,
        pad => MPU9250_CSn(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MPU9250_INTn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MPU9250_INTn(0)__PA ,
        fb => Net_52 ,
        pad => MPU9250_INTn(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED0(0)__PA ,
        pad => LED0(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = SakuraIO_WAKE_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SakuraIO_WAKE_OUT(0)__PA ,
        pad => SakuraIO_WAKE_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SakuraIO_WAKE_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SakuraIO_WAKE_IN(0)__PA ,
        pad => SakuraIO_WAKE_IN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SAKURA_CSn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SAKURA_CSn(0)__PA ,
        pad => SAKURA_CSn(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SAKURA_SPI_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SAKURA_SPI_MISO(0)__PA ,
        fb => Net_182 ,
        pad => SAKURA_SPI_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SAKURA_SPI_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SAKURA_SPI_MOSI(0)__PA ,
        pin_input => Net_183 ,
        pad => SAKURA_SPI_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SAKURA_SPI_SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SAKURA_SPI_SCLK(0)__PA ,
        pin_input => Net_185 ,
        pad => SAKURA_SPI_SCLK(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = DBG_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DBG_Tx(0)__PA ,
        pin_input => Net_8 ,
        pad => DBG_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DBG_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DBG_Rx(0)__PA ,
        fb => Net_13 ,
        pad => DBG_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = GPS_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GPS_Rx(0)__PA ,
        fb => Net_175 ,
        pad => GPS_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = GPS_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GPS_Tx(0)__PA ,
        pin_input => Net_25 ,
        pad => GPS_Tx(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=2]: 
Pin : Name = VMON_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => VMON_Tx(0)__PA ,
        pin_input => Net_38 ,
        pad => VMON_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = VMON_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => VMON_Rx(0)__PA ,
        fb => Net_43 ,
        pad => VMON_Rx(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_104 ,
            dclk_0 => Net_104_local ,
            dclk_glb_1 => Net_1022 ,
            dclk_1 => Net_1022_local ,
            dclk_glb_2 => \UART_VMON:Net_9\ ,
            dclk_2 => \UART_VMON:Net_9_local\ ,
            dclk_glb_3 => \UART_DEBUG:Net_9\ ,
            dclk_3 => \UART_DEBUG:Net_9_local\ ,
            dclk_glb_4 => \SAKURA_SPIM:Net_276\ ,
            dclk_4 => \SAKURA_SPIM:Net_276_local\ ,
            dclk_glb_5 => Net_90 ,
            dclk_5 => Net_90_local ,
            dclk_glb_6 => \UART_GPS:Net_9\ ,
            dclk_6 => \UART_GPS:Net_9_local\ ,
            dclk_glb_7 => Net_126 ,
            dclk_7 => Net_126_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+------------
   0 |   0 |       |      NONE |      RES_PULL_UP |         ACC_Sleep(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |            SD_CSn(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |           SD_MOSI(0) | In(Net_100)
     |   6 |     * |      NONE |         CMOS_OUT |           SD_SCLK(0) | In(Net_102)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |           SD_MISO(0) | FB(Net_99)
-----+-----+-------+-----------+------------------+----------------------+------------
   1 |   2 |     * |      NONE |     HI_Z_DIGITAL |          SPI_MISO(0) | FB(Net_16)
     |   3 |     * |      NONE |         CMOS_OUT |          SPI_MOSI(0) | In(Net_20)
     |   4 |     * |      NONE |         CMOS_OUT |          SPI_SCLK(0) | In(Net_94)
     |   5 |     * |      NONE |         CMOS_OUT |        BME280_CSn(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |       MPU9250_CSn(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |      MPU9250_INTn(0) | FB(Net_52)
-----+-----+-------+-----------+------------------+----------------------+------------
   2 |   1 |     * |      NONE |         CMOS_OUT |              LED0(0) | 
-----+-----+-------+-----------+------------------+----------------------+------------
   3 |   2 |     * |      NONE |         CMOS_OUT | SakuraIO_WAKE_OUT(0) | 
     |   3 |     * |      NONE |      RES_PULL_UP |  SakuraIO_WAKE_IN(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |        SAKURA_CSn(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |   SAKURA_SPI_MISO(0) | FB(Net_182)
     |   6 |     * |      NONE |         CMOS_OUT |   SAKURA_SPI_MOSI(0) | In(Net_183)
     |   7 |     * |      NONE |         CMOS_OUT |   SAKURA_SPI_SCLK(0) | In(Net_185)
-----+-----+-------+-----------+------------------+----------------------+------------
  12 |   2 |     * |      NONE |         CMOS_OUT |            DBG_Tx(0) | In(Net_8)
     |   3 |     * |      NONE |      RES_PULL_UP |            DBG_Rx(0) | FB(Net_13)
     |   4 |     * |      NONE |      RES_PULL_UP |            GPS_Rx(0) | FB(Net_175)
     |   5 |     * |      NONE |         CMOS_OUT |            GPS_Tx(0) | In(Net_25)
-----+-----+-------+-----------+------------------+----------------------+------------
  15 |   2 |     * |      NONE |         CMOS_OUT |           VMON_Tx(0) | In(Net_38)
     |   3 |     * |      NONE |      RES_PULL_UP |           VMON_Rx(0) | FB(Net_43)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.205ms
Digital Placement phase: Elapsed time ==> 5s.968ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "GPS_Logger_r.vh2" --pcf-path "GPS_Logger.pco" --des-name "GPS_Logger" --dsf-path "GPS_Logger.dsf" --sdc-path "GPS_Logger.sdc" --lib-path "GPS_Logger_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.660ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.366ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.067ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in GPS_Logger_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.966ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.569ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 16s.816ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 16s.817ms
API generation phase: Elapsed time ==> 3s.262ms
Dependency generation phase: Elapsed time ==> 0s.035ms
Cleanup phase: Elapsed time ==> 0s.009ms
