

================================================================
== Vitis HLS Report for 'divide_sum'
================================================================
* Date:           Tue Jul 16 11:43:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vitis_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.896 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       47|       47|  0.470 us|  0.470 us|   48|   48|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |       45|       45|        37|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 1, D = 37, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src_hls/divide_sum.cpp:10]   --->   Operation 40 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 41 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_7 = alloca i32 1"   --->   Operation 42 'alloca' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add2 = alloca i32 1"   --->   Operation 43 'alloca' 'add2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add154 = alloca i32 1"   --->   Operation 44 'alloca' 'add154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln1 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src_hls/divide_sum.cpp:1]   --->   Operation 45 'spectopmodule' 'spectopmodule_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_val1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_val1"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_val2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_val2"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_result1"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_result1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_result2"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_result2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add154"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add2"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty_7"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln10 = store i4 0, i4 %i" [src_hls/divide_sum.cpp:10]   --->   Operation 58 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.body" [src_hls/divide_sum.cpp:10]   --->   Operation 59 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [src_hls/divide_sum.cpp:10]   --->   Operation 60 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.79ns)   --->   "%icmp_ln10 = icmp_eq  i4 %i_1, i4 10" [src_hls/divide_sum.cpp:10]   --->   Operation 61 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.79ns)   --->   "%add_ln10 = add i4 %i_1, i4 1" [src_hls/divide_sum.cpp:10]   --->   Operation 62 'add' 'add_ln10' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.body.split, void %for.end" [src_hls/divide_sum.cpp:10]   --->   Operation 63 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i4 %i_1" [src_hls/divide_sum.cpp:10]   --->   Operation 64 'zext' 'zext_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%in_val2_addr = getelementptr i32 %in_val2, i64 0, i64 %zext_ln10" [src_hls/divide_sum.cpp:12]   --->   Operation 65 'getelementptr' 'in_val2_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (0.67ns)   --->   "%in_val2_load = load i4 %in_val2_addr" [src_hls/divide_sum.cpp:12]   --->   Operation 66 'load' 'in_val2_load' <Predicate = (!icmp_ln10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%in_val1_addr = getelementptr i32 %in_val1, i64 0, i64 %zext_ln10" [src_hls/divide_sum.cpp:13]   --->   Operation 67 'getelementptr' 'in_val1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.67ns)   --->   "%in_val1_load = load i4 %in_val1_addr" [src_hls/divide_sum.cpp:13]   --->   Operation 68 'load' 'in_val1_load' <Predicate = (!icmp_ln10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln10 = store i4 %add_ln10, i4 %i" [src_hls/divide_sum.cpp:10]   --->   Operation 69 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.body" [src_hls/divide_sum.cpp:10]   --->   Operation 70 'br' 'br_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src_hls/divide_sum.cpp:11]   --->   Operation 71 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [src_hls/divide_sum.cpp:10]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src_hls/divide_sum.cpp:10]   --->   Operation 73 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/2] (0.67ns)   --->   "%in_val2_load = load i4 %in_val2_addr" [src_hls/divide_sum.cpp:12]   --->   Operation 74 'load' 'in_val2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 75 [1/1] (1.01ns)   --->   "%icmp_ln12 = icmp_eq  i32 %in_val2_load, i32 0" [src_hls/divide_sum.cpp:12]   --->   Operation 75 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/2] (0.67ns)   --->   "%in_val1_load = load i4 %in_val1_addr" [src_hls/divide_sum.cpp:13]   --->   Operation 76 'load' 'in_val1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %if.then, void %if.end" [src_hls/divide_sum.cpp:12]   --->   Operation 77 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [36/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 78 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.01ns)   --->   "%icmp_ln13 = icmp_eq  i32 %in_val1_load, i32 0" [src_hls/divide_sum.cpp:13]   --->   Operation 79 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %if.then9, void %for.inc" [src_hls/divide_sum.cpp:13]   --->   Operation 80 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [36/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 81 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 82 [35/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 82 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [35/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 83 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 84 [34/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 84 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [34/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 85 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 86 [33/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 86 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [33/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 87 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.45>
ST_6 : Operation 88 [32/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 88 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [32/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 89 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.45>
ST_7 : Operation 90 [31/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 90 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [31/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 91 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.45>
ST_8 : Operation 92 [30/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 92 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [30/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 93 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.45>
ST_9 : Operation 94 [29/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 94 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [29/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 95 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.45>
ST_10 : Operation 96 [28/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 96 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [28/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 97 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 98 [27/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 98 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [27/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 99 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.45>
ST_12 : Operation 100 [26/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 100 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [26/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 101 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.45>
ST_13 : Operation 102 [25/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 102 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [25/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 103 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.45>
ST_14 : Operation 104 [24/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 104 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [24/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 105 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.45>
ST_15 : Operation 106 [23/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 106 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [23/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 107 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.45>
ST_16 : Operation 108 [22/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 108 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [22/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 109 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.45>
ST_17 : Operation 110 [21/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 110 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [21/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 111 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.45>
ST_18 : Operation 112 [20/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 112 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 113 [20/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 113 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.45>
ST_19 : Operation 114 [19/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 114 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [19/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 115 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.45>
ST_20 : Operation 116 [18/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 116 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 117 [18/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 117 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.45>
ST_21 : Operation 118 [17/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 118 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 119 [17/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 119 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.45>
ST_22 : Operation 120 [16/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 120 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 121 [16/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 121 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.45>
ST_23 : Operation 122 [15/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 122 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 123 [15/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 123 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.45>
ST_24 : Operation 124 [14/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 124 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 125 [14/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 125 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.45>
ST_25 : Operation 126 [13/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 126 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 127 [13/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 127 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.45>
ST_26 : Operation 128 [12/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 128 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 129 [12/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 129 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.45>
ST_27 : Operation 130 [11/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 130 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 131 [11/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 131 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.45>
ST_28 : Operation 132 [10/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 132 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 133 [10/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 133 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.45>
ST_29 : Operation 134 [9/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 134 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 135 [9/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 135 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.45>
ST_30 : Operation 136 [8/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 136 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 137 [8/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 137 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.45>
ST_31 : Operation 138 [7/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 138 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 139 [7/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 139 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.45>
ST_32 : Operation 140 [6/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 140 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 141 [6/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 141 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.45>
ST_33 : Operation 142 [5/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 142 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 143 [5/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 143 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.45>
ST_34 : Operation 144 [4/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 144 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 145 [4/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 145 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.45>
ST_35 : Operation 146 [3/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 146 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 147 [3/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 147 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.45>
ST_36 : Operation 148 [2/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 148 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 149 [2/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 149 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 162 [1/1] (0.00ns)   --->   "%add2_load = load i32 %add2" [src_hls/divide_sum.cpp:12]   --->   Operation 162 'load' 'add2_load' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_36 : Operation 163 [1/1] (0.00ns)   --->   "%add154_load = load i32 %add154" [src_hls/divide_sum.cpp:13]   --->   Operation 163 'load' 'add154_load' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_36 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.ap_vld.i32P0A, i32 %out_result1, i32 %add2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 164 'write' 'write_ln12' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_36 : Operation 165 [1/1] (0.00ns)   --->   "%write_ln13 = write void @_ssdm_op_Write.ap_vld.i32P0A, i32 %out_result2, i32 %add154_load" [src_hls/divide_sum.cpp:13]   --->   Operation 165 'write' 'write_ln13' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_36 : Operation 166 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [src_hls/divide_sum.cpp:15]   --->   Operation 166 'ret' 'ret_ln15' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 2.89>
ST_37 : Operation 150 [1/1] (0.00ns)   --->   "%p_load1 = load i32 %empty" [src_hls/divide_sum.cpp:12]   --->   Operation 150 'load' 'p_load1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_37 : Operation 151 [1/36] (1.45ns)   --->   "%sdiv_ln12 = sdiv i32 %in_val1_load, i32 %in_val2_load" [src_hls/divide_sum.cpp:12]   --->   Operation 151 'sdiv' 'sdiv_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 152 [1/1] (1.01ns)   --->   "%add_ln12 = add i32 %sdiv_ln12, i32 %p_load1" [src_hls/divide_sum.cpp:12]   --->   Operation 152 'add' 'add_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln12 = store i32 %add_ln12, i32 %add2" [src_hls/divide_sum.cpp:12]   --->   Operation 153 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_37 : Operation 154 [1/1] (0.42ns)   --->   "%store_ln12 = store i32 %add_ln12, i32 %empty" [src_hls/divide_sum.cpp:12]   --->   Operation 154 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_37 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln12 = br void %if.end" [src_hls/divide_sum.cpp:12]   --->   Operation 155 'br' 'br_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_37 : Operation 156 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_7" [src_hls/divide_sum.cpp:13]   --->   Operation 156 'load' 'p_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 157 [1/36] (1.45ns)   --->   "%sdiv_ln13 = sdiv i32 %in_val2_load, i32 %in_val1_load" [src_hls/divide_sum.cpp:13]   --->   Operation 157 'sdiv' 'sdiv_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 158 [1/1] (1.01ns)   --->   "%add_ln13 = add i32 %sdiv_ln13, i32 %p_load" [src_hls/divide_sum.cpp:13]   --->   Operation 158 'add' 'add_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln13 = store i32 %add_ln13, i32 %add154" [src_hls/divide_sum.cpp:13]   --->   Operation 159 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_37 : Operation 160 [1/1] (0.42ns)   --->   "%store_ln13 = store i32 %add_ln13, i32 %empty_7" [src_hls/divide_sum.cpp:13]   --->   Operation 160 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_37 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc" [src_hls/divide_sum.cpp:13]   --->   Operation 161 'br' 'br_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.651ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln10', src_hls/divide_sum.cpp:10) of constant 0 on local variable 'i', src_hls/divide_sum.cpp:10 [23]  (0.427 ns)
	'load' operation 4 bit ('i', src_hls/divide_sum.cpp:10) on local variable 'i', src_hls/divide_sum.cpp:10 [26]  (0.000 ns)
	'add' operation 4 bit ('add_ln10', src_hls/divide_sum.cpp:10) [28]  (0.797 ns)
	'store' operation 0 bit ('store_ln10', src_hls/divide_sum.cpp:10) of variable 'add_ln10', src_hls/divide_sum.cpp:10 on local variable 'i', src_hls/divide_sum.cpp:10 [59]  (0.427 ns)

 <State 2>: 2.130ns
The critical path consists of the following:
	'load' operation 32 bit ('in_val2_load', src_hls/divide_sum.cpp:12) on array 'in_val2' [36]  (0.677 ns)
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 3>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 4>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln13', src_hls/divide_sum.cpp:13) [53]  (1.453 ns)

 <State 5>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln13', src_hls/divide_sum.cpp:13) [53]  (1.453 ns)

 <State 6>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 7>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln13', src_hls/divide_sum.cpp:13) [53]  (1.453 ns)

 <State 8>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 9>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 10>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln13', src_hls/divide_sum.cpp:13) [53]  (1.453 ns)

 <State 11>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln13', src_hls/divide_sum.cpp:13) [53]  (1.453 ns)

 <State 12>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 13>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln13', src_hls/divide_sum.cpp:13) [53]  (1.453 ns)

 <State 14>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln13', src_hls/divide_sum.cpp:13) [53]  (1.453 ns)

 <State 15>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln13', src_hls/divide_sum.cpp:13) [53]  (1.453 ns)

 <State 16>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 17>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln13', src_hls/divide_sum.cpp:13) [53]  (1.453 ns)

 <State 18>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 19>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln13', src_hls/divide_sum.cpp:13) [53]  (1.453 ns)

 <State 20>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 21>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln13', src_hls/divide_sum.cpp:13) [53]  (1.453 ns)

 <State 22>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 23>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 24>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 25>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 26>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln13', src_hls/divide_sum.cpp:13) [53]  (1.453 ns)

 <State 27>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 28>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln13', src_hls/divide_sum.cpp:13) [53]  (1.453 ns)

 <State 29>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln13', src_hls/divide_sum.cpp:13) [53]  (1.453 ns)

 <State 30>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln13', src_hls/divide_sum.cpp:13) [53]  (1.453 ns)

 <State 31>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 32>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 33>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 34>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 35>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln12', src_hls/divide_sum.cpp:12) [43]  (1.453 ns)

 <State 36>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln13', src_hls/divide_sum.cpp:13) [53]  (1.453 ns)

 <State 37>: 2.896ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln13', src_hls/divide_sum.cpp:13) [53]  (1.453 ns)
	'add' operation 32 bit ('add_ln13', src_hls/divide_sum.cpp:13) [54]  (1.016 ns)
	'store' operation 0 bit ('store_ln13', src_hls/divide_sum.cpp:13) of variable 'add_ln13', src_hls/divide_sum.cpp:13 on local variable 'add154' [55]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
