{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1459590805097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1459590805102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 02 15:23:24 2016 " "Processing started: Sat Apr 02 15:23:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1459590805102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590805102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipelined_RISC_Processor -c Pipelined_RISC_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipelined_RISC_Processor -c Pipelined_RISC_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590805102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1459590805402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sign_Extender-behavioural " "Found design unit 1: Sign_Extender-behavioural" {  } { { "Sign_Extender.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Sign_Extender.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816328 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extender " "Found entity 1: Sign_Extender" {  } { { "Sign_Extender.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Sign_Extender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-behavioural " "Found design unit 1: Shifter-behavioural" {  } { { "Shifter.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816330 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-behavioural " "Found design unit 1: Register_File-behavioural" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816331 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioural " "Found design unit 1: PC-behavioural" {  } { { "PC.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816333 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4-behavioural " "Found design unit 1: Mux4-behavioural" {  } { { "Mux4.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Mux4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816334 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Mux4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816334 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.vhd " "Entity \"Mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1459590816336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-behavioural " "Found design unit 1: Mux-behavioural" {  } { { "Mux.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816336 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "munit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file munit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUnit-behavioural " "Found design unit 1: MUnit-behavioural" {  } { { "MUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/MUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816337 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUnit " "Found entity 1: MUnit" {  } { { "MUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/MUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-behavioural " "Found design unit 1: Multiplier-behavioural" {  } { { "Multiplier.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Multiplier.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816339 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Mem-behavioural " "Found design unit 1: Instr_Mem-behavioural" {  } { { "Instr_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Instr_Mem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816340 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Mem " "Found entity 1: Instr_Mem" {  } { { "Instr_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Instr_Mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flags-behavioural " "Found design unit 1: Flags-behavioural" {  } { { "Flags.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Flags.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816342 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "Flags.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Flags.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-behavioural " "Found design unit 1: Extender-behavioural" {  } { { "Extender.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Extender.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816343 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Extender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Path-behavioural " "Found design unit 1: Data_Path-behavioural" {  } { { "Data_Path.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Path.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816345 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "Data_Path.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Mem-behavioural " "Found design unit 1: Data_Mem-behavioural" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816346 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choose.vhd 2 1 " "Found 2 design units, including 1 entities, in source file choose.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Choose-behavioural " "Found design unit 1: Choose-behavioural" {  } { { "Choose.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Choose.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816348 ""} { "Info" "ISGN_ENTITY_NAME" "1 Choose " "Found entity 1: Choose" {  } { { "Choose.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Choose.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Andder-behavioural " "Found design unit 1: Andder-behavioural" {  } { { "Andder.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Andder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816349 ""} { "Info" "ISGN_ENTITY_NAME" "1 Andder " "Found entity 1: Andder" {  } { { "Andder.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Andder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUnit-behavioural " "Found design unit 1: ALUnit-behavioural" {  } { { "ALUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/ALUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816351 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUnit " "Found entity 1: ALUnit" {  } { { "ALUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/ALUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816352 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddUnit-behavioural " "Found design unit 1: AddUnit-behavioural" {  } { { "AddUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/AddUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816354 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddUnit " "Found entity 1: AddUnit" {  } { { "AddUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/AddUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-behavioural " "Found design unit 1: Adder-behavioural" {  } { { "Adder.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816355 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590816355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_risc_processor.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pipelined_risc_processor.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_Path " "Elaborating entity \"Data_Path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1459590816399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:Prog_Counter " "Elaborating entity \"PC\" for hierarchy \"PC:Prog_Counter\"" {  } { { "Data_Path.vhd" "Prog_Counter" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Path.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459590816435 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PRegister PC.vhd(25) " "VHDL Process Statement warning at PC.vhd(25): signal \"PRegister\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/PC.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459590816436 "|Data_Path|PC:Prog_Counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Mem Instr_Mem:Instruction_Memory " "Elaborating entity \"Instr_Mem\" for hierarchy \"Instr_Mem:Instruction_Memory\"" {  } { { "Data_Path.vhd" "Instruction_Memory" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Path.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459590816449 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory2 Instr_Mem.vhd(36) " "VHDL Process Statement warning at Instr_Mem.vhd(36): signal \"Memory2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instr_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Instr_Mem.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459590816458 "|Instr_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Mux4:M1 " "Elaborating entity \"Mux4\" for hierarchy \"Mux4:M1\"" {  } { { "Data_Path.vhd" "M1" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Path.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459590816458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:Registers " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:Registers\"" {  } { { "Data_Path.vhd" "Registers" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Path.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459590816475 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resgisters Register_File.vhd(42) " "VHDL Process Statement warning at Register_File.vhd(42): signal \"Resgisters\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459590816482 "|Data_Path|Register_File:Registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resgisters Register_File.vhd(43) " "VHDL Process Statement warning at Register_File.vhd(43): signal \"Resgisters\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459590816482 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[0\] Register_File.vhd(29) " "Can't infer register for \"outr1\[0\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816703 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[0\] Register_File.vhd(27) " "Inferred latch for \"outr1\[0\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816704 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[1\] Register_File.vhd(29) " "Can't infer register for \"outr1\[1\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816704 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[1\] Register_File.vhd(27) " "Inferred latch for \"outr1\[1\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816704 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[2\] Register_File.vhd(29) " "Can't infer register for \"outr1\[2\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816704 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[2\] Register_File.vhd(27) " "Inferred latch for \"outr1\[2\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816704 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[3\] Register_File.vhd(29) " "Can't infer register for \"outr1\[3\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816704 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[3\] Register_File.vhd(27) " "Inferred latch for \"outr1\[3\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816704 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[4\] Register_File.vhd(29) " "Can't infer register for \"outr1\[4\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816704 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[4\] Register_File.vhd(27) " "Inferred latch for \"outr1\[4\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816704 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[5\] Register_File.vhd(29) " "Can't infer register for \"outr1\[5\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816704 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[5\] Register_File.vhd(27) " "Inferred latch for \"outr1\[5\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816704 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[6\] Register_File.vhd(29) " "Can't infer register for \"outr1\[6\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816704 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[6\] Register_File.vhd(27) " "Inferred latch for \"outr1\[6\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816704 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[7\] Register_File.vhd(29) " "Can't infer register for \"outr1\[7\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816704 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[7\] Register_File.vhd(27) " "Inferred latch for \"outr1\[7\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816704 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[8\] Register_File.vhd(29) " "Can't infer register for \"outr1\[8\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816705 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[8\] Register_File.vhd(27) " "Inferred latch for \"outr1\[8\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816705 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[9\] Register_File.vhd(29) " "Can't infer register for \"outr1\[9\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816705 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[9\] Register_File.vhd(27) " "Inferred latch for \"outr1\[9\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816705 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[10\] Register_File.vhd(29) " "Can't infer register for \"outr1\[10\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816705 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[10\] Register_File.vhd(27) " "Inferred latch for \"outr1\[10\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816705 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[11\] Register_File.vhd(29) " "Can't infer register for \"outr1\[11\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816705 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[11\] Register_File.vhd(27) " "Inferred latch for \"outr1\[11\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816705 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[12\] Register_File.vhd(29) " "Can't infer register for \"outr1\[12\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816705 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[12\] Register_File.vhd(27) " "Inferred latch for \"outr1\[12\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816705 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[13\] Register_File.vhd(29) " "Can't infer register for \"outr1\[13\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816705 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[13\] Register_File.vhd(27) " "Inferred latch for \"outr1\[13\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816705 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[14\] Register_File.vhd(29) " "Can't infer register for \"outr1\[14\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816705 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[14\] Register_File.vhd(27) " "Inferred latch for \"outr1\[14\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816705 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[15\] Register_File.vhd(29) " "Can't infer register for \"outr1\[15\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816705 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[15\] Register_File.vhd(27) " "Inferred latch for \"outr1\[15\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816706 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[16\] Register_File.vhd(29) " "Can't infer register for \"outr1\[16\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816706 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[16\] Register_File.vhd(27) " "Inferred latch for \"outr1\[16\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816706 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[17\] Register_File.vhd(29) " "Can't infer register for \"outr1\[17\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816706 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[17\] Register_File.vhd(27) " "Inferred latch for \"outr1\[17\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816706 "|Data_Path|Register_File:Registers"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "outr1\[18\] Register_File.vhd(29) " "Can't infer register for \"outr1\[18\]\" at Register_File.vhd(29) because it does not hold its value outside the clock edge" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1459590816706 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outr1\[18\] Register_File.vhd(27) " "Inferred latch for \"outr1\[18\]\" at Register_File.vhd(27)" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816706 "|Data_Path|Register_File:Registers"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Register_File:Registers " "Can't elaborate user hierarchy \"Register_File:Registers\"" {  } { { "Data_Path.vhd" "Registers" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Path.vhd" 179 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459590816710 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "910 " "Peak virtual memory: 910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1459590816851 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 02 15:23:36 2016 " "Processing ended: Sat Apr 02 15:23:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1459590816851 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1459590816851 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1459590816851 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590816851 ""}
