// Seed: 2942205628
module module_0 (
    id_1,
    id_2[1 :-1||1],
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd13,
    parameter id_2 = 32'd38,
    parameter id_4 = 32'd6,
    parameter id_5 = 32'd40
) (
    _id_1,
    _id_2,
    id_3,
    _id_4[id_2?1 : id_1 : {id_5{-1}}],
    _id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout logic [7:0] id_7;
  input wire id_6;
  inout wire _id_5;
  input logic [7:0] _id_4;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_8,
      id_8,
      id_8
  );
  input wire id_3;
  input wire _id_2;
  inout wire _id_1;
  always id_7[id_4] <= 1;
  wire id_9;
  ;
endmodule
