// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "07/25/2016 07:02:00"

// 
// Device: Altera 5CSEMA4U23C6 Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MB (
	a_out,
	clk);
output 	[15:0] a_out;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \inst18|counter[0]~0_combout ;
wire \inst18|Add1~13_sumout ;
wire \inst18|Add1~14 ;
wire \inst18|Add1~17_sumout ;
wire \inst18|Add1~18 ;
wire \inst18|Add1~21_sumout ;
wire \inst18|Add1~22 ;
wire \inst18|Add1~25_sumout ;
wire \inst18|Add1~26 ;
wire \inst18|Add1~29_sumout ;
wire \inst18|Add1~30 ;
wire \inst18|Add1~33_sumout ;
wire \inst18|Add1~34 ;
wire \inst18|Add1~37_sumout ;
wire \inst18|Add1~38 ;
wire \inst18|Add1~41_sumout ;
wire \inst18|Add1~42 ;
wire \inst18|Add1~45_sumout ;
wire \inst18|Add1~46 ;
wire \inst18|Add1~49_sumout ;
wire \inst18|Add1~50 ;
wire \inst18|Add1~53_sumout ;
wire \inst18|Add1~54 ;
wire \inst18|Add1~57_sumout ;
wire \inst18|Add1~58 ;
wire \inst18|Add1~5_sumout ;
wire \inst18|Add1~6 ;
wire \inst18|Add1~9_sumout ;
wire \inst18|Add1~10 ;
wire \inst18|Add1~1_sumout ;
wire \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ;
wire \inst19|Decoder0~3_combout ;
wire \inst19|WideOr0~0_combout ;
wire \inst19|data_sel~combout ;
wire \inst19|Mux4~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ;
wire \inst19|Selector2~0_combout ;
wire \inst19|Selector2~1_combout ;
wire \inst19|Selector1~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ;
wire \inst19|Selector0~0_combout ;
wire \inst19|WideOr2~0_combout ;
wire \inst19|const_sel~combout ;
wire \inst|m1|res[15]~5_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst19|dest_sel[2]~0_combout ;
wire \inst19|dest_sel[3]~1_combout ;
wire \inst19|dest_sel[3]~2_combout ;
wire \inst19|dest_sel[3]~3_combout ;
wire \inst19|dest_sel[3]~4_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \inst19|dest_sel[2]~5_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \inst19|dest_sel[2]~6_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst19|dest_sel[1]~7_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \inst19|dest_sel[1]~8_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \inst19|dest_sel[1]~9_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst19|dest_sel[0]~10_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \inst19|dest_sel[0]~11_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \inst19|dest_sel[0]~12_combout ;
wire \inst19|WideOr5~0_combout ;
wire \inst19|load_en~combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst19|dest_sel[3]~13_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \inst19|dest_sel[3]~14_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \inst19|dest_sel[3]~15_combout ;
wire \inst|rf|d1|Decoder0~0_combout ;
wire \inst|rf|d1|Decoder0~4_combout ;
wire \inst|rf|d1|Decoder0~8_combout ;
wire \inst19|Selector4~0_combout ;
wire \inst19|Selector5~0_combout ;
wire \inst19|Selector4~1_combout ;
wire \inst|rf|a1|Mux3~0_combout ;
wire \inst|rf|d1|Decoder0~1_combout ;
wire \inst|rf|d1|Decoder0~5_combout ;
wire \inst|rf|d1|Decoder0~9_combout ;
wire \inst|rf|d1|Decoder0~13_combout ;
wire \inst|rf|a1|Mux3~1_combout ;
wire \inst|rf|d1|Decoder0~2_combout ;
wire \inst|rf|d1|Decoder0~6_combout ;
wire \inst|rf|d1|Decoder0~10_combout ;
wire \inst|rf|d1|Decoder0~14_combout ;
wire \inst|rf|a1|Mux3~2_combout ;
wire \inst|rf|d1|Decoder0~3_combout ;
wire \inst|rf|d1|Decoder0~7_combout ;
wire \inst|rf|d1|Decoder0~11_combout ;
wire \inst|rf|d1|Decoder0~15_combout ;
wire \inst|rf|a1|Mux3~3_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ;
wire \inst19|Selector7~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ;
wire \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ;
wire \inst19|Selector6~0_combout ;
wire \inst|rf|a1|Mux3~4_combout ;
wire \inst19|Mux1~0_combout ;
wire \inst19|Selector3~0_combout ;
wire \inst19|Selector2~2_combout ;
wire \inst|m1|res[6]~98_combout ;
wire \inst|m1|res[6]~99_combout ;
wire \inst|m1|res[6]~100_combout ;
wire \inst|rf|d1|Decoder0~12_combout ;
wire \inst|m1|res[6]~101_combout ;
wire \inst|m1|res[6]~102_combout ;
wire \inst19|Decoder0~0_combout ;
wire \inst19|Decoder0~1_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \inst|m1|res[6]~103_combout ;
wire \inst|m1|res[6]~104_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \inst|m1|res[6]~105_combout ;
wire \inst|m1|res[6]~106_combout ;
wire \inst|m1|res[6]~107_combout ;
wire \inst|rf|a1|Mux10~0_combout ;
wire \inst|rf|a1|Mux10~1_combout ;
wire \inst|rf|a1|Mux10~2_combout ;
wire \inst|rf|a1|Mux10~3_combout ;
wire \inst|rf|a1|Mux10~4_combout ;
wire \inst|rf|a1|Mux11~0_combout ;
wire \inst|rf|a1|Mux11~1_combout ;
wire \inst|rf|a1|Mux11~2_combout ;
wire \inst|rf|a1|Mux11~3_combout ;
wire \inst|rf|a1|Mux11~4_combout ;
wire \inst|rf|a1|Mux12~0_combout ;
wire \inst|rf|a1|Mux12~1_combout ;
wire \inst|rf|a1|Mux12~2_combout ;
wire \inst|rf|a1|Mux12~3_combout ;
wire \inst|rf|a1|Mux12~4_combout ;
wire \inst|rf|a1|Mux13~0_combout ;
wire \inst|rf|a1|Mux13~1_combout ;
wire \inst|rf|a1|Mux13~2_combout ;
wire \inst|rf|a1|Mux13~3_combout ;
wire \inst|rf|a1|Mux13~4_combout ;
wire \inst|rf|a1|Mux14~0_combout ;
wire \inst|rf|a1|Mux14~1_combout ;
wire \inst|rf|a1|Mux14~2_combout ;
wire \inst|rf|a1|Mux14~3_combout ;
wire \inst|rf|a1|Mux14~4_combout ;
wire \inst19|Mux0~0_combout ;
wire \inst|m1|res[15]~0_combout ;
wire \inst|m1|res[15]~1_combout ;
wire \inst|m1|res[15]~2_combout ;
wire \inst|m1|res[15]~3_combout ;
wire \inst|m1|res[15]~4_combout ;
wire \inst|m1|res[15]~6_combout ;
wire \inst19|Decoder0~2_combout ;
wire \inst|m1|res[15]~7_combout ;
wire \inst|m1|res[15]~34_combout ;
wire \inst|m2|res[0]~61_combout ;
wire \inst19|Mux2~0_combout ;
wire \inst|m1|res[0]~16_combout ;
wire \inst|m1|res[0]~17_combout ;
wire \inst|m1|res[0]~18_combout ;
wire \inst|m1|res[0]~19_combout ;
wire \inst|m1|res[0]~20_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \inst|m1|res[0]~21_combout ;
wire \inst|m1|res[0]~22_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \inst|m1|res[0]~23_combout ;
wire \inst|m1|res[0]~24_combout ;
wire \inst|m1|res[0]~25_combout ;
wire \inst|al_shift|al|au|Add0~37_sumout ;
wire \inst|m1|res[0]~164_combout ;
wire \inst|al_shift|al|lu|m4|Mux15~0_combout ;
wire \inst|m2|res[0]~62_combout ;
wire \inst19|Decoder0~4_combout ;
wire \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ;
wire \~GND~combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ;
wire \inst|m2|res[0]~63_combout ;
wire \inst|m2|res[0]~64_combout ;
wire \inst|rf|a1|Mux15~0_combout ;
wire \inst|rf|a1|Mux15~1_combout ;
wire \inst|rf|a1|Mux15~2_combout ;
wire \inst|rf|a1|Mux15~3_combout ;
wire \inst|rf|a1|Mux15~4_combout ;
wire \inst|al_shift|al|au|Add0~38 ;
wire \inst|al_shift|al|au|Add0~33_sumout ;
wire \inst|al_shift|al|au|f1|s~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \inst|m1|res[1]~160_combout ;
wire \inst|m1|res[1]~161_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \inst|m1|res[1]~158_combout ;
wire \inst|m1|res[1]~159_combout ;
wire \inst|m1|res[1]~163_combout ;
wire \inst|m2|res[1]~57_combout ;
wire \inst|m2|res[14]~8_combout ;
wire \inst|m2|res[1]~58_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst|m2|res[1]~59_combout ;
wire \inst|m2|res[1]~60_combout ;
wire \inst|m1|res[1]~153_combout ;
wire \inst|m1|res[1]~154_combout ;
wire \inst|m1|res[1]~155_combout ;
wire \inst|m1|res[1]~156_combout ;
wire \inst|m1|res[1]~157_combout ;
wire \inst|m1|res[1]~162_combout ;
wire \inst|al_shift|al|au|Add0~34 ;
wire \inst|al_shift|al|au|Add0~29_sumout ;
wire \inst|al_shift|al|au|f1|c~0_combout ;
wire \inst|al_shift|al|au|f2|s~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \inst|m1|res[2]~149_combout ;
wire \inst|m1|res[2]~150_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \inst|m1|res[2]~147_combout ;
wire \inst|m1|res[2]~148_combout ;
wire \inst|m1|res[2]~152_combout ;
wire \inst|m2|res[2]~53_combout ;
wire \inst|m2|res[2]~54_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst|m2|res[2]~55_combout ;
wire \inst|m2|res[2]~56_combout ;
wire \inst|m1|res[2]~142_combout ;
wire \inst|m1|res[2]~143_combout ;
wire \inst|m1|res[2]~144_combout ;
wire \inst|m1|res[2]~145_combout ;
wire \inst|m1|res[2]~146_combout ;
wire \inst|m1|res[2]~151_combout ;
wire \inst|al_shift|al|au|Add0~30 ;
wire \inst|al_shift|al|au|Add0~25_sumout ;
wire \inst|al_shift|al|au|f2|c~0_combout ;
wire \inst|al_shift|al|au|f3|s~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \inst|m1|res[3]~138_combout ;
wire \inst|m1|res[3]~139_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \inst|m1|res[3]~136_combout ;
wire \inst|m1|res[3]~137_combout ;
wire \inst|m1|res[3]~141_combout ;
wire \inst|m2|res[3]~49_combout ;
wire \inst|m2|res[3]~50_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst|m2|res[3]~51_combout ;
wire \inst|m2|res[3]~52_combout ;
wire \inst|m1|res[3]~131_combout ;
wire \inst|m1|res[3]~132_combout ;
wire \inst|m1|res[3]~133_combout ;
wire \inst|m1|res[3]~134_combout ;
wire \inst|m1|res[3]~135_combout ;
wire \inst|m1|res[3]~140_combout ;
wire \inst|al_shift|al|au|Add0~26 ;
wire \inst|al_shift|al|au|Add0~21_sumout ;
wire \inst|al_shift|al|au|f3|c~0_combout ;
wire \inst|al_shift|al|au|f4|s~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \inst|m1|res[4]~127_combout ;
wire \inst|m1|res[4]~128_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \inst|m1|res[4]~125_combout ;
wire \inst|m1|res[4]~126_combout ;
wire \inst|m1|res[4]~130_combout ;
wire \inst|m2|res[4]~45_combout ;
wire \inst|m2|res[4]~46_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst|m2|res[4]~47_combout ;
wire \inst|m2|res[4]~48_combout ;
wire \inst|m1|res[4]~120_combout ;
wire \inst|m1|res[4]~121_combout ;
wire \inst|m1|res[4]~122_combout ;
wire \inst|m1|res[4]~123_combout ;
wire \inst|m1|res[4]~124_combout ;
wire \inst|m1|res[4]~129_combout ;
wire \inst|al_shift|al|au|Add0~22 ;
wire \inst|al_shift|al|au|Add0~17_sumout ;
wire \inst|al_shift|al|au|f4|c~0_combout ;
wire \inst|al_shift|al|au|f5|s~0_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \inst|m1|res[5]~116_combout ;
wire \inst|m1|res[5]~117_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \inst|m1|res[5]~114_combout ;
wire \inst|m1|res[5]~115_combout ;
wire \inst|m1|res[5]~119_combout ;
wire \inst|m2|res[5]~41_combout ;
wire \inst|m2|res[5]~42_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst|m2|res[5]~43_combout ;
wire \inst|m2|res[5]~44_combout ;
wire \inst|m1|res[5]~109_combout ;
wire \inst|m1|res[5]~110_combout ;
wire \inst|m1|res[5]~111_combout ;
wire \inst|m1|res[5]~112_combout ;
wire \inst|m1|res[5]~113_combout ;
wire \inst|m1|res[5]~118_combout ;
wire \inst|al_shift|al|au|Add0~18 ;
wire \inst|al_shift|al|au|Add0~13_sumout ;
wire \inst|al_shift|al|au|f5|c~0_combout ;
wire \inst|al_shift|al|au|f5|c~1_combout ;
wire \inst|al_shift|al|au|f5|c~2_combout ;
wire \inst|al_shift|al|au|f6|s~0_combout ;
wire \inst|m1|res[6]~108_combout ;
wire \inst|m2|res[6]~37_combout ;
wire \inst|m1|res[7]~87_combout ;
wire \inst|m1|res[7]~88_combout ;
wire \inst|m1|res[7]~89_combout ;
wire \inst|m1|res[7]~90_combout ;
wire \inst|m1|res[7]~91_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \inst|m1|res[7]~92_combout ;
wire \inst|m1|res[7]~93_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \inst|m1|res[7]~94_combout ;
wire \inst|m1|res[7]~95_combout ;
wire \inst|m1|res[7]~96_combout ;
wire \inst|m2|res[6]~38_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst|m2|res[6]~39_combout ;
wire \inst|m2|res[6]~40_combout ;
wire \inst|rf|a1|Mux9~0_combout ;
wire \inst|rf|a1|Mux9~1_combout ;
wire \inst|rf|a1|Mux9~2_combout ;
wire \inst|rf|a1|Mux9~3_combout ;
wire \inst|rf|a1|Mux9~4_combout ;
wire \inst|al_shift|al|au|Add0~14 ;
wire \inst|al_shift|al|au|Add0~9_sumout ;
wire \inst|al_shift|al|au|f7|s~0_combout ;
wire \inst|m1|res[7]~97_combout ;
wire \inst|m2|res[7]~33_combout ;
wire \inst|m1|res[8]~76_combout ;
wire \inst|m1|res[8]~77_combout ;
wire \inst|m1|res[8]~78_combout ;
wire \inst|m1|res[8]~79_combout ;
wire \inst|m1|res[8]~80_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \inst|m1|res[8]~81_combout ;
wire \inst|m1|res[8]~82_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \inst|m1|res[8]~83_combout ;
wire \inst|m1|res[8]~84_combout ;
wire \inst|m1|res[8]~85_combout ;
wire \inst|m2|res[7]~34_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst|m2|res[7]~35_combout ;
wire \inst|m2|res[7]~36_combout ;
wire \inst|rf|a1|Mux8~0_combout ;
wire \inst|rf|a1|Mux8~1_combout ;
wire \inst|rf|a1|Mux8~2_combout ;
wire \inst|rf|a1|Mux8~3_combout ;
wire \inst|rf|a1|Mux8~4_combout ;
wire \inst|al_shift|al|au|Add0~10 ;
wire \inst|al_shift|al|au|Add0~5_sumout ;
wire \inst|al_shift|al|au|f6|c~0_combout ;
wire \inst|al_shift|al|au|f6|c~1_combout ;
wire \inst|al_shift|al|au|f6|c~2_combout ;
wire \inst|al_shift|al|au|f8|s~0_combout ;
wire \inst|m1|res[8]~86_combout ;
wire \inst|m2|res[8]~29_combout ;
wire \inst|m1|res[9]~65_combout ;
wire \inst|m1|res[9]~66_combout ;
wire \inst|m1|res[9]~67_combout ;
wire \inst|m1|res[9]~68_combout ;
wire \inst|m1|res[9]~69_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \inst|m1|res[9]~70_combout ;
wire \inst|m1|res[9]~71_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \inst|m1|res[9]~72_combout ;
wire \inst|m1|res[9]~73_combout ;
wire \inst|m1|res[9]~74_combout ;
wire \inst|m2|res[8]~30_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst|m2|res[8]~31_combout ;
wire \inst|m2|res[8]~32_combout ;
wire \inst|rf|a1|Mux7~0_combout ;
wire \inst|rf|a1|Mux7~1_combout ;
wire \inst|rf|a1|Mux7~2_combout ;
wire \inst|rf|a1|Mux7~3_combout ;
wire \inst|rf|a1|Mux7~4_combout ;
wire \inst|al_shift|al|au|Add0~6 ;
wire \inst|al_shift|al|au|Add0~1_sumout ;
wire \inst|al_shift|al|au|f7|c~0_combout ;
wire \inst|al_shift|al|au|f7|c~1_combout ;
wire \inst|al_shift|al|au|f7|c~2_combout ;
wire \inst|al_shift|al|au|f9|s~0_combout ;
wire \inst|m1|res[9]~75_combout ;
wire \inst|m2|res[9]~25_combout ;
wire \inst|m1|res[10]~54_combout ;
wire \inst|m1|res[10]~55_combout ;
wire \inst|m1|res[10]~56_combout ;
wire \inst|m1|res[10]~57_combout ;
wire \inst|m1|res[10]~58_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \inst|m1|res[10]~59_combout ;
wire \inst|m1|res[10]~60_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \inst|m1|res[10]~61_combout ;
wire \inst|m1|res[10]~62_combout ;
wire \inst|m1|res[10]~63_combout ;
wire \inst|m2|res[9]~26_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst|m2|res[9]~27_combout ;
wire \inst|m2|res[9]~28_combout ;
wire \inst|rf|a1|Mux6~0_combout ;
wire \inst|rf|a1|Mux6~1_combout ;
wire \inst|rf|a1|Mux6~2_combout ;
wire \inst|rf|a1|Mux6~3_combout ;
wire \inst|rf|a1|Mux6~4_combout ;
wire \inst|al_shift|al|au|f8|c~0_combout ;
wire \inst|al_shift|al|au|Add0~2 ;
wire \inst|al_shift|al|au|Add0~41_sumout ;
wire \inst|al_shift|al|au|f10|s~0_combout ;
wire \inst|m1|res[10]~64_combout ;
wire \inst|m2|res[10]~21_combout ;
wire \inst|m1|res[11]~43_combout ;
wire \inst|m1|res[11]~44_combout ;
wire \inst|m1|res[11]~45_combout ;
wire \inst|m1|res[11]~46_combout ;
wire \inst|m1|res[11]~47_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \inst|m1|res[11]~48_combout ;
wire \inst|m1|res[11]~49_combout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \inst12|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \inst|m1|res[11]~50_combout ;
wire \inst|m1|res[11]~51_combout ;
wire \inst|m1|res[11]~52_combout ;
wire \inst|m2|res[10]~22_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst|m2|res[10]~23_combout ;
wire \inst|m2|res[10]~24_combout ;
wire \inst|rf|a1|Mux5~0_combout ;
wire \inst|rf|a1|Mux5~1_combout ;
wire \inst|rf|a1|Mux5~2_combout ;
wire \inst|rf|a1|Mux5~3_combout ;
wire \inst|rf|a1|Mux5~4_combout ;
wire \inst|al_shift|al|au|f9|c~0_combout ;
wire \inst|al_shift|al|au|Add0~42 ;
wire \inst|al_shift|al|au|Add0~45_sumout ;
wire \inst|al_shift|al|au|f11|s~0_combout ;
wire \inst|m1|res[11]~53_combout ;
wire \inst|m2|res[11]~17_combout ;
wire \inst|m2|res[11]~18_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst|m2|res[11]~19_combout ;
wire \inst|m2|res[11]~20_combout ;
wire \inst|rf|a1|Mux4~0_combout ;
wire \inst|rf|a1|Mux4~1_combout ;
wire \inst|rf|a1|Mux4~2_combout ;
wire \inst|rf|a1|Mux4~3_combout ;
wire \inst|rf|a1|Mux4~4_combout ;
wire \inst|al_shift|al|au|f10|c~0_combout ;
wire \inst|al_shift|al|au|Add0~46 ;
wire \inst|al_shift|al|au|Add0~49_sumout ;
wire \inst|al_shift|al|au|f12|s~0_combout ;
wire \inst|m1|res[12]~40_combout ;
wire \inst|m1|res[12]~41_combout ;
wire \inst|m1|res[12]~39_combout ;
wire \inst|m2|res[12]~13_combout ;
wire \inst|m1|res[13]~26_combout ;
wire \inst|m1|res[13]~27_combout ;
wire \inst|m1|res[13]~28_combout ;
wire \inst|m1|res[13]~29_combout ;
wire \inst|m1|res[13]~30_combout ;
wire \inst|m1|res[13]~31_combout ;
wire \inst|m1|res[13]~32_combout ;
wire \inst|m1|res[13]~33_combout ;
wire \inst|m2|res[12]~14_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \inst|m2|res[12]~15_combout ;
wire \inst|m2|res[12]~16_combout ;
wire \inst|m1|res[12]~35_combout ;
wire \inst|m1|res[12]~36_combout ;
wire \inst|m1|res[12]~37_combout ;
wire \inst|m1|res[12]~38_combout ;
wire \inst|m1|res[12]~42_combout ;
wire \inst|m1|res[14]~8_combout ;
wire \inst|m1|res[14]~9_combout ;
wire \inst|m1|res[14]~10_combout ;
wire \inst|m1|res[14]~11_combout ;
wire \inst|m1|res[14]~12_combout ;
wire \inst|m1|res[14]~13_combout ;
wire \inst|m1|res[14]~14_combout ;
wire \inst|m1|res[14]~15_combout ;
wire \inst|al_shift|al|au|Add0~50 ;
wire \inst|al_shift|al|au|Add0~53_sumout ;
wire \inst|m2|res[13]~66_combout ;
wire \inst|m2|res[13]~67_combout ;
wire \inst|al_shift|al|au|f11|c~0_combout ;
wire \inst|m2|res[13]~68_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst|m2|res[13]~11_combout ;
wire \inst|m2|res[13]~12_combout ;
wire \inst|rf|a1|Mux2~0_combout ;
wire \inst|rf|a1|Mux2~1_combout ;
wire \inst|rf|a1|Mux2~2_combout ;
wire \inst|rf|a1|Mux2~3_combout ;
wire \inst|rf|a1|Mux2~4_combout ;
wire \inst|m2|res[14]~3_combout ;
wire \inst|m2|res[14]~7_combout ;
wire \inst|al_shift|al|au|Add0~54 ;
wire \inst|al_shift|al|au|Add0~57_sumout ;
wire \inst|m2|res[14]~65_combout ;
wire \inst|al_shift|al|au|f12|c~0_combout ;
wire \inst|m2|res[14]~72_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst|m2|res[14]~9_combout ;
wire \inst|m2|res[14]~10_combout ;
wire \inst|rf|a1|Mux1~0_combout ;
wire \inst|rf|a1|Mux1~1_combout ;
wire \inst|rf|a1|Mux1~2_combout ;
wire \inst|rf|a1|Mux1~3_combout ;
wire \inst|rf|a1|Mux1~4_combout ;
wire \inst|al_shift|al|au|f13|c~0_combout ;
wire \inst|al_shift|al|au|Add0~58 ;
wire \inst|al_shift|al|au|Add0~61_sumout ;
wire \inst|m2|res[15]~0_combout ;
wire \inst|m2|res[15]~1_combout ;
wire \inst|al_shift|al|lu|m4|Mux0~0_combout ;
wire \inst|m2|res[15]~2_combout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst13|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst13|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout ;
wire \inst|m2|res[15]~4_combout ;
wire \inst|m2|res[15]~5_combout ;
wire \inst|m2|res[15]~6_combout ;
wire \inst|rf|a1|Mux0~0_combout ;
wire \inst|rf|a1|Mux0~1_combout ;
wire \inst|rf|a1|Mux0~2_combout ;
wire \inst|rf|a1|Mux0~3_combout ;
wire \inst|rf|a1|Mux0~4_combout ;
wire [15:0] \inst|rf|reg1|q ;
wire [15:0] \inst|rf|reg0|q ;
wire [15:0] \inst|rf|reg2|q ;
wire [15:0] \inst|rf|reg3|q ;
wire [2:0] \inst12|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w ;
wire [15:0] \inst|rf|reg4|q ;
wire [3:0] \inst13|altsyncram_component|auto_generated|decode2|w_anode1064w ;
wire [15:0] \inst|rf|reg5|q ;
wire [0:0] \inst11|clk_inst|altera_pll_i|fboutclk_wire ;
wire [15:0] \inst|rf|reg6|q ;
wire [15:0] \inst|rf|reg7|q ;
wire [15:0] \inst|rf|reg8|q ;
wire [15:0] \inst|rf|reg9|q ;
wire [15:0] \inst|rf|reg10|q ;
wire [15:0] \inst|rf|reg11|q ;
wire [2:0] \inst13|altsyncram_component|auto_generated|address_reg_a ;
wire [15:0] \inst|rf|reg12|q ;
wire [3:0] \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w ;
wire [15:0] \inst|rf|reg13|q ;
wire [15:0] \inst|rf|reg14|q ;
wire [15:0] \inst|rf|reg15|q ;
wire [2:0] \inst13|altsyncram_component|auto_generated|out_address_reg_a ;
wire [2:0] \inst12|altsyncram_component|auto_generated|address_reg_a ;
wire [15:0] \inst18|counter ;
wire [3:0] \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w ;
wire [3:0] \inst13|altsyncram_component|auto_generated|decode2|w_anode1047w ;
wire [3:0] \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w ;
wire [3:0] \inst13|altsyncram_component|auto_generated|decode2|w_anode1074w ;
wire [3:0] \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w ;
wire [3:0] \inst13|altsyncram_component|auto_generated|decode2|w_anode1084w ;
wire [3:0] \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w ;
wire [3:0] \inst19|op_sel ;
wire [0:0] \inst11|clk_inst|altera_pll_i|outclk_wire ;

wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \inst12|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst13|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [7:0] \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \inst12|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \inst12|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \inst12|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst13|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst13|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];

cyclonev_io_obuf \a_out[15]~output (
	.i(\inst|rf|a1|Mux0~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[15]),
	.obar());
// synopsys translate_off
defparam \a_out[15]~output .bus_hold = "false";
defparam \a_out[15]~output .open_drain_output = "false";
defparam \a_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[14]~output (
	.i(\inst|rf|a1|Mux1~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[14]),
	.obar());
// synopsys translate_off
defparam \a_out[14]~output .bus_hold = "false";
defparam \a_out[14]~output .open_drain_output = "false";
defparam \a_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[13]~output (
	.i(\inst|rf|a1|Mux2~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[13]),
	.obar());
// synopsys translate_off
defparam \a_out[13]~output .bus_hold = "false";
defparam \a_out[13]~output .open_drain_output = "false";
defparam \a_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[12]~output (
	.i(\inst|rf|a1|Mux3~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[12]),
	.obar());
// synopsys translate_off
defparam \a_out[12]~output .bus_hold = "false";
defparam \a_out[12]~output .open_drain_output = "false";
defparam \a_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[11]~output (
	.i(\inst|rf|a1|Mux4~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[11]),
	.obar());
// synopsys translate_off
defparam \a_out[11]~output .bus_hold = "false";
defparam \a_out[11]~output .open_drain_output = "false";
defparam \a_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[10]~output (
	.i(\inst|rf|a1|Mux5~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[10]),
	.obar());
// synopsys translate_off
defparam \a_out[10]~output .bus_hold = "false";
defparam \a_out[10]~output .open_drain_output = "false";
defparam \a_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[9]~output (
	.i(\inst|rf|a1|Mux6~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[9]),
	.obar());
// synopsys translate_off
defparam \a_out[9]~output .bus_hold = "false";
defparam \a_out[9]~output .open_drain_output = "false";
defparam \a_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[8]~output (
	.i(\inst|rf|a1|Mux7~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[8]),
	.obar());
// synopsys translate_off
defparam \a_out[8]~output .bus_hold = "false";
defparam \a_out[8]~output .open_drain_output = "false";
defparam \a_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[7]~output (
	.i(\inst|rf|a1|Mux8~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[7]),
	.obar());
// synopsys translate_off
defparam \a_out[7]~output .bus_hold = "false";
defparam \a_out[7]~output .open_drain_output = "false";
defparam \a_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[6]~output (
	.i(\inst|rf|a1|Mux9~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[6]),
	.obar());
// synopsys translate_off
defparam \a_out[6]~output .bus_hold = "false";
defparam \a_out[6]~output .open_drain_output = "false";
defparam \a_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[5]~output (
	.i(\inst|rf|a1|Mux10~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[5]),
	.obar());
// synopsys translate_off
defparam \a_out[5]~output .bus_hold = "false";
defparam \a_out[5]~output .open_drain_output = "false";
defparam \a_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[4]~output (
	.i(\inst|rf|a1|Mux11~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[4]),
	.obar());
// synopsys translate_off
defparam \a_out[4]~output .bus_hold = "false";
defparam \a_out[4]~output .open_drain_output = "false";
defparam \a_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[3]~output (
	.i(\inst|rf|a1|Mux12~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[3]),
	.obar());
// synopsys translate_off
defparam \a_out[3]~output .bus_hold = "false";
defparam \a_out[3]~output .open_drain_output = "false";
defparam \a_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[2]~output (
	.i(\inst|rf|a1|Mux13~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[2]),
	.obar());
// synopsys translate_off
defparam \a_out[2]~output .bus_hold = "false";
defparam \a_out[2]~output .open_drain_output = "false";
defparam \a_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[1]~output (
	.i(\inst|rf|a1|Mux14~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[1]),
	.obar());
// synopsys translate_off
defparam \a_out[1]~output .bus_hold = "false";
defparam \a_out[1]~output .open_drain_output = "false";
defparam \a_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \a_out[0]~output (
	.i(\inst|rf|a1|Mux15~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(a_out[0]),
	.obar());
// synopsys translate_off
defparam \a_out[0]~output .bus_hold = "false";
defparam \a_out[0]~output .open_drain_output = "false";
defparam \a_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_pll_refclk_select \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

cyclonev_fractional_pll \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\inst11|clk_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\inst11|clk_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 30;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 3;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 3;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 256;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 256;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

cyclonev_pll_reconfig \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

cyclonev_pll_output_counter \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\inst11|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 30;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 30;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "5.0 mhz";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \inst11|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 1;
// synopsys translate_on

cyclonev_lcell_comb \inst18|counter[0]~0 (
// Equation(s):
// \inst18|counter[0]~0_combout  = !\inst18|counter [0]

	.dataa(!\inst18|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|counter[0]~0 .extended_lut = "off";
defparam \inst18|counter[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inst18|counter[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|counter[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[0] .is_wysiwyg = "true";
defparam \inst18|counter[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add1~13 (
// Equation(s):
// \inst18|Add1~13_sumout  = SUM(( \inst18|counter [1] ) + ( \inst18|counter [0] ) + ( !VCC ))
// \inst18|Add1~14  = CARRY(( \inst18|counter [1] ) + ( \inst18|counter [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst18|counter [1]),
	.datae(gnd),
	.dataf(!\inst18|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add1~13_sumout ),
	.cout(\inst18|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add1~13 .extended_lut = "off";
defparam \inst18|Add1~13 .lut_mask = 64'h0000FF00000000FF;
defparam \inst18|Add1~13 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[1] .is_wysiwyg = "true";
defparam \inst18|counter[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add1~17 (
// Equation(s):
// \inst18|Add1~17_sumout  = SUM(( \inst18|counter [2] ) + ( GND ) + ( \inst18|Add1~14  ))
// \inst18|Add1~18  = CARRY(( \inst18|counter [2] ) + ( GND ) + ( \inst18|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst18|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst18|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add1~17_sumout ),
	.cout(\inst18|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add1~17 .extended_lut = "off";
defparam \inst18|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst18|Add1~17 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[2] .is_wysiwyg = "true";
defparam \inst18|counter[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add1~21 (
// Equation(s):
// \inst18|Add1~21_sumout  = SUM(( \inst18|counter [3] ) + ( GND ) + ( \inst18|Add1~18  ))
// \inst18|Add1~22  = CARRY(( \inst18|counter [3] ) + ( GND ) + ( \inst18|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst18|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst18|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add1~21_sumout ),
	.cout(\inst18|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add1~21 .extended_lut = "off";
defparam \inst18|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst18|Add1~21 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[3] .is_wysiwyg = "true";
defparam \inst18|counter[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add1~25 (
// Equation(s):
// \inst18|Add1~25_sumout  = SUM(( \inst18|counter [4] ) + ( GND ) + ( \inst18|Add1~22  ))
// \inst18|Add1~26  = CARRY(( \inst18|counter [4] ) + ( GND ) + ( \inst18|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst18|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst18|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add1~25_sumout ),
	.cout(\inst18|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add1~25 .extended_lut = "off";
defparam \inst18|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst18|Add1~25 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[4] .is_wysiwyg = "true";
defparam \inst18|counter[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add1~29 (
// Equation(s):
// \inst18|Add1~29_sumout  = SUM(( \inst18|counter [5] ) + ( GND ) + ( \inst18|Add1~26  ))
// \inst18|Add1~30  = CARRY(( \inst18|counter [5] ) + ( GND ) + ( \inst18|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst18|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst18|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add1~29_sumout ),
	.cout(\inst18|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add1~29 .extended_lut = "off";
defparam \inst18|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst18|Add1~29 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[5] .is_wysiwyg = "true";
defparam \inst18|counter[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add1~33 (
// Equation(s):
// \inst18|Add1~33_sumout  = SUM(( \inst18|counter [6] ) + ( GND ) + ( \inst18|Add1~30  ))
// \inst18|Add1~34  = CARRY(( \inst18|counter [6] ) + ( GND ) + ( \inst18|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst18|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst18|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add1~33_sumout ),
	.cout(\inst18|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add1~33 .extended_lut = "off";
defparam \inst18|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst18|Add1~33 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[6] .is_wysiwyg = "true";
defparam \inst18|counter[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add1~37 (
// Equation(s):
// \inst18|Add1~37_sumout  = SUM(( \inst18|counter [7] ) + ( GND ) + ( \inst18|Add1~34  ))
// \inst18|Add1~38  = CARRY(( \inst18|counter [7] ) + ( GND ) + ( \inst18|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst18|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst18|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add1~37_sumout ),
	.cout(\inst18|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add1~37 .extended_lut = "off";
defparam \inst18|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst18|Add1~37 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[7] .is_wysiwyg = "true";
defparam \inst18|counter[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add1~41 (
// Equation(s):
// \inst18|Add1~41_sumout  = SUM(( \inst18|counter [8] ) + ( GND ) + ( \inst18|Add1~38  ))
// \inst18|Add1~42  = CARRY(( \inst18|counter [8] ) + ( GND ) + ( \inst18|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst18|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst18|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add1~41_sumout ),
	.cout(\inst18|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add1~41 .extended_lut = "off";
defparam \inst18|Add1~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst18|Add1~41 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[8] .is_wysiwyg = "true";
defparam \inst18|counter[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add1~45 (
// Equation(s):
// \inst18|Add1~45_sumout  = SUM(( \inst18|counter [9] ) + ( GND ) + ( \inst18|Add1~42  ))
// \inst18|Add1~46  = CARRY(( \inst18|counter [9] ) + ( GND ) + ( \inst18|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst18|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst18|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add1~45_sumout ),
	.cout(\inst18|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add1~45 .extended_lut = "off";
defparam \inst18|Add1~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst18|Add1~45 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[9] .is_wysiwyg = "true";
defparam \inst18|counter[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add1~49 (
// Equation(s):
// \inst18|Add1~49_sumout  = SUM(( \inst18|counter [10] ) + ( GND ) + ( \inst18|Add1~46  ))
// \inst18|Add1~50  = CARRY(( \inst18|counter [10] ) + ( GND ) + ( \inst18|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst18|counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst18|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add1~49_sumout ),
	.cout(\inst18|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add1~49 .extended_lut = "off";
defparam \inst18|Add1~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst18|Add1~49 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[10] .is_wysiwyg = "true";
defparam \inst18|counter[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add1~53 (
// Equation(s):
// \inst18|Add1~53_sumout  = SUM(( \inst18|counter [11] ) + ( GND ) + ( \inst18|Add1~50  ))
// \inst18|Add1~54  = CARRY(( \inst18|counter [11] ) + ( GND ) + ( \inst18|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst18|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst18|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add1~53_sumout ),
	.cout(\inst18|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add1~53 .extended_lut = "off";
defparam \inst18|Add1~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst18|Add1~53 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[11] .is_wysiwyg = "true";
defparam \inst18|counter[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add1~57 (
// Equation(s):
// \inst18|Add1~57_sumout  = SUM(( \inst18|counter [12] ) + ( GND ) + ( \inst18|Add1~54  ))
// \inst18|Add1~58  = CARRY(( \inst18|counter [12] ) + ( GND ) + ( \inst18|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst18|counter [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst18|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add1~57_sumout ),
	.cout(\inst18|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add1~57 .extended_lut = "off";
defparam \inst18|Add1~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst18|Add1~57 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[12] .is_wysiwyg = "true";
defparam \inst18|counter[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add1~5 (
// Equation(s):
// \inst18|Add1~5_sumout  = SUM(( \inst18|counter [13] ) + ( GND ) + ( \inst18|Add1~58  ))
// \inst18|Add1~6  = CARRY(( \inst18|counter [13] ) + ( GND ) + ( \inst18|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst18|counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst18|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add1~5_sumout ),
	.cout(\inst18|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add1~5 .extended_lut = "off";
defparam \inst18|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst18|Add1~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[13] .is_wysiwyg = "true";
defparam \inst18|counter[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add1~9 (
// Equation(s):
// \inst18|Add1~9_sumout  = SUM(( \inst18|counter [14] ) + ( GND ) + ( \inst18|Add1~6  ))
// \inst18|Add1~10  = CARRY(( \inst18|counter [14] ) + ( GND ) + ( \inst18|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst18|counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst18|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add1~9_sumout ),
	.cout(\inst18|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \inst18|Add1~9 .extended_lut = "off";
defparam \inst18|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst18|Add1~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[14] .is_wysiwyg = "true";
defparam \inst18|counter[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst18|Add1~1 (
// Equation(s):
// \inst18|Add1~1_sumout  = SUM(( \inst18|counter [15] ) + ( GND ) + ( \inst18|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst18|counter [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst18|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst18|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|Add1~1 .extended_lut = "off";
defparam \inst18|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst18|Add1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst18|counter[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|counter[15] .is_wysiwyg = "true";
defparam \inst18|counter[15] .power_up = "low";
// synopsys translate_on

dffeas \inst12|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|counter [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst12|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

dffeas \inst12|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst12|altsyncram_component|auto_generated|address_reg_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \inst12|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout  = (\inst18|counter [15] & (!\inst18|counter [13] & !\inst18|counter [14]))

	.dataa(!\inst18|counter [15]),
	.datab(!\inst18|counter [13]),
	.datac(!\inst18|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .lut_mask = 64'h4040404040404040;
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 30;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout  = (\inst18|counter [15] & (\inst18|counter [13] & !\inst18|counter [14]))

	.dataa(!\inst18|counter [15]),
	.datab(!\inst18|counter [13]),
	.datac(!\inst18|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .lut_mask = 64'h1010101010101010;
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 30;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout  = (\inst18|counter [15] & (!\inst18|counter [13] & \inst18|counter [14]))

	.dataa(!\inst18|counter [15]),
	.datab(!\inst18|counter [13]),
	.datac(!\inst18|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .lut_mask = 64'h0404040404040404;
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 30;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout  = (\inst18|counter [15] & (\inst18|counter [13] & \inst18|counter [14]))

	.dataa(!\inst18|counter [15]),
	.datab(!\inst18|counter [13]),
	.datac(!\inst18|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .lut_mask = 64'h0101010101010101;
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 30;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \inst12|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|counter [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst12|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

dffeas \inst12|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst12|altsyncram_component|auto_generated|address_reg_a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst12|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

dffeas \inst12|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst18|counter [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst12|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

dffeas \inst12|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst12|altsyncram_component|auto_generated|address_reg_a [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \inst12|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a254~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a222~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a190~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a158~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout  = (!\inst18|counter [15] & (!\inst18|counter [13] & \inst18|counter [14]))

	.dataa(!\inst18|counter [15]),
	.datab(!\inst18|counter [13]),
	.datac(!\inst18|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 .lut_mask = 64'h0808080808080808;
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout  = (!\inst18|counter [15] & (\inst18|counter [13] & \inst18|counter [14]))

	.dataa(!\inst18|counter [15]),
	.datab(!\inst18|counter [13]),
	.datac(!\inst18|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 .lut_mask = 64'h0202020202020202;
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 30;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3] = (!\inst18|counter [15] & (!\inst18|counter [13] & !\inst18|counter [14]))

	.dataa(!\inst18|counter [15]),
	.datab(!\inst18|counter [13]),
	.datac(!\inst18|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] .lut_mask = 64'h8080808080808080;
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout  = (!\inst18|counter [15] & (\inst18|counter [13] & !\inst18|counter [14]))

	.dataa(!\inst18|counter [15]),
	.datab(!\inst18|counter [13]),
	.datac(!\inst18|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 .lut_mask = 64'h2020202020202020;
defparam \inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a126~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 27;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 27;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 27;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 27;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a251~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a219~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a187~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a155~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 27;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a123~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 31;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 31;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 31;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 31;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a255~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a223~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a191~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a159~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 31;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a127~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 29;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 29;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 29;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 29;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a253~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a221~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a189~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a157~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 29;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a125~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 28;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 28;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 28;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 28;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a252~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a220~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a188~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a156~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 28;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a124~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Decoder0~3 (
// Equation(s):
// \inst19|Decoder0~3_combout  = ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & 
// (!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & !\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout 
// ))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Decoder0~3 .extended_lut = "off";
defparam \inst19|Decoder0~3 .lut_mask = 64'h0800000008000000;
defparam \inst19|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|WideOr0~0 (
// Equation(s):
// \inst19|WideOr0~0_combout  = (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & (((\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & 
// \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout )) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|WideOr0~0 .extended_lut = "off";
defparam \inst19|WideOr0~0 .lut_mask = 64'h001F001F001F001F;
defparam \inst19|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|data_sel (
// Equation(s):
// \inst19|data_sel~combout  = ( \inst19|data_sel~combout  & ( \inst19|WideOr0~0_combout  ) ) # ( \inst19|data_sel~combout  & ( !\inst19|WideOr0~0_combout  & ( \inst19|Decoder0~3_combout  ) ) ) # ( !\inst19|data_sel~combout  & ( !\inst19|WideOr0~0_combout  & 
// ( \inst19|Decoder0~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst19|Decoder0~3_combout ),
	.datae(!\inst19|data_sel~combout ),
	.dataf(!\inst19|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|data_sel~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|data_sel .extended_lut = "off";
defparam \inst19|data_sel .lut_mask = 64'h00FF00FF0000FFFF;
defparam \inst19|data_sel .shared_arith = "off";
// synopsys translate_on

dffeas \inst13|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|rf|a1|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst13|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

dffeas \inst13|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst13|altsyncram_component|auto_generated|address_reg_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \inst13|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

dffeas \inst13|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|rf|a1|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst13|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

dffeas \inst13|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst13|altsyncram_component|auto_generated|address_reg_a [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \inst13|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Mux4~0 (
// Equation(s):
// \inst19|Mux4~0_combout  = (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & 
// \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Mux4~0 .extended_lut = "off";
defparam \inst19|Mux4~0 .lut_mask = 64'h0101010101010101;
defparam \inst19|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|op_sel[3] (
// Equation(s):
// \inst19|op_sel [3] = ( \inst19|op_sel [3] & ( \inst19|WideOr0~0_combout  ) ) # ( \inst19|op_sel [3] & ( !\inst19|WideOr0~0_combout  & ( \inst19|Mux4~0_combout  ) ) ) # ( !\inst19|op_sel [3] & ( !\inst19|WideOr0~0_combout  & ( \inst19|Mux4~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst19|Mux4~0_combout ),
	.datae(!\inst19|op_sel [3]),
	.dataf(!\inst19|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|op_sel [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|op_sel[3] .extended_lut = "off";
defparam \inst19|op_sel[3] .lut_mask = 64'h00FF00FF0000FFFF;
defparam \inst19|op_sel[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 21;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 21;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 21;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 21;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a245~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a213~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a181~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a149~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a85~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a85~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a117~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 17;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 17;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 17;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 17;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a241~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a209~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a177~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a145~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a113~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Selector2~0 (
// Equation(s):
// \inst19|Selector2~0_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & 
// (!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & !\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout )) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & 
// (((!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & !\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout )) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Selector2~0 .extended_lut = "off";
defparam \inst19|Selector2~0 .lut_mask = 64'hD0505000D0505000;
defparam \inst19|Selector2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Selector2~1 (
// Equation(s):
// \inst19|Selector2~1_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & 
// (!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & !\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout )) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & 
// ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & (!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & !\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout 
// )) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) # 
// (!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ))))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Selector2~1 .extended_lut = "off";
defparam \inst19|Selector2~1 .lut_mask = 64'hD0405000D0405000;
defparam \inst19|Selector2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Selector1~0 (
// Equation(s):
// \inst19|Selector1~0_combout  = (!\inst19|Selector2~1_combout  & ((!\inst19|Selector2~0_combout  & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ))) # (\inst19|Selector2~0_combout  & 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ))))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Selector2~0_combout ),
	.datad(!\inst19|Selector2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Selector1~0 .extended_lut = "off";
defparam \inst19|Selector1~0 .lut_mask = 64'h3500350035003500;
defparam \inst19|Selector1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 22;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 22;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 22;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 22;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a246~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a214~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a182~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a150~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a118~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 18;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 18;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 18;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 18;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a242~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a210~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a178~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a146~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a114~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Selector0~0 (
// Equation(s):
// \inst19|Selector0~0_combout  = (!\inst19|Selector2~1_combout  & ((!\inst19|Selector2~0_combout  & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ))) # (\inst19|Selector2~0_combout  & 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ))))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Selector2~0_combout ),
	.datad(!\inst19|Selector2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Selector0~0 .extended_lut = "off";
defparam \inst19|Selector0~0 .lut_mask = 64'h3500350035003500;
defparam \inst19|Selector0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|WideOr2~0 (
// Equation(s):
// \inst19|WideOr2~0_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & 
// ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ) # (!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ))) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  
// & (!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & !\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|WideOr2~0 .extended_lut = "off";
defparam \inst19|WideOr2~0 .lut_mask = 64'h2000AAA02000AAA0;
defparam \inst19|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|const_sel (
// Equation(s):
// \inst19|const_sel~combout  = ( \inst19|const_sel~combout  & ( \inst19|WideOr0~0_combout  ) ) # ( \inst19|const_sel~combout  & ( !\inst19|WideOr0~0_combout  & ( \inst19|WideOr2~0_combout  ) ) ) # ( !\inst19|const_sel~combout  & ( !\inst19|WideOr0~0_combout 
//  & ( \inst19|WideOr2~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst19|WideOr2~0_combout ),
	.datae(!\inst19|const_sel~combout ),
	.dataf(!\inst19|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|const_sel~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|const_sel .extended_lut = "off";
defparam \inst19|const_sel .lut_mask = 64'h00FF00FF0000FFFF;
defparam \inst19|const_sel .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[15]~5 (
// Equation(s):
// \inst|m1|res[15]~5_combout  = (!\inst19|const_sel~combout  & ((!\inst19|Selector0~0_combout ) # (\inst19|Selector1~0_combout )))

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst19|Selector1~0_combout ),
	.datac(!\inst19|Selector0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[15]~5 .extended_lut = "off";
defparam \inst|m1|res[15]~5 .lut_mask = 64'hA2A2A2A2A2A2A2A2;
defparam \inst|m1|res[15]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 25;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst19|dest_sel[2]~0 (
// Equation(s):
// \inst19|dest_sel[2]~0_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst12|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst12|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|dest_sel[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|dest_sel[2]~0 .extended_lut = "off";
defparam \inst19|dest_sel[2]~0 .lut_mask = 64'h03478BCF03478BCF;
defparam \inst19|dest_sel[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|dest_sel[3]~1 (
// Equation(s):
// \inst19|dest_sel[3]~1_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|dest_sel[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|dest_sel[3]~1 .extended_lut = "off";
defparam \inst19|dest_sel[3]~1 .lut_mask = 64'hA2A2A2A2A2A2A2A2;
defparam \inst19|dest_sel[3]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|dest_sel[3]~2 (
// Equation(s):
// \inst19|dest_sel[3]~2_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( !\inst19|dest_sel[3]~1_combout  ) ) # ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( 
// !\inst19|dest_sel[3]~1_combout  & ( (((\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout )) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.dataf(!\inst19|dest_sel[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|dest_sel[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|dest_sel[3]~2 .extended_lut = "off";
defparam \inst19|dest_sel[3]~2 .lut_mask = 64'h7FFFFFFF00000000;
defparam \inst19|dest_sel[3]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|dest_sel[3]~3 (
// Equation(s):
// \inst19|dest_sel[3]~3_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & \inst12|altsyncram_component|auto_generated|out_address_reg_a [1]))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|dest_sel[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|dest_sel[3]~3 .extended_lut = "off";
defparam \inst19|dest_sel[3]~3 .lut_mask = 64'h0808080808080808;
defparam \inst19|dest_sel[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|dest_sel[3]~4 (
// Equation(s):
// \inst19|dest_sel[3]~4_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( !\inst19|dest_sel[3]~3_combout  ) ) # ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( 
// !\inst19|dest_sel[3]~3_combout  & ( (((\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout )) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.dataf(!\inst19|dest_sel[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|dest_sel[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|dest_sel[3]~4 .extended_lut = "off";
defparam \inst19|dest_sel[3]~4 .lut_mask = 64'h7FFFFFFF00000000;
defparam \inst19|dest_sel[3]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 25;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 25;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 25;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 25;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst19|dest_sel[2]~5 (
// Equation(s):
// \inst19|dest_sel[2]~5_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a249~portadataout  ) ) ) # 
// ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a217~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a185~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a153~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|dest_sel[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|dest_sel[2]~5 .extended_lut = "off";
defparam \inst19|dest_sel[2]~5 .lut_mask = 64'h555533330F0F00FF;
defparam \inst19|dest_sel[2]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst19|dest_sel[2]~6 (
// Equation(s):
// \inst19|dest_sel[2]~6_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( (!\inst19|dest_sel[3]~2_combout  & (\inst19|dest_sel[2]~0_combout  & (\inst19|dest_sel[3]~4_combout ))) # (\inst19|dest_sel[3]~2_combout  & 
// (((!\inst19|dest_sel[3]~4_combout ) # (\inst19|dest_sel[2]~5_combout )))) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( (\inst19|dest_sel[3]~4_combout  & ((!\inst19|dest_sel[3]~2_combout  & 
// (\inst19|dest_sel[2]~0_combout )) # (\inst19|dest_sel[3]~2_combout  & ((\inst19|dest_sel[2]~5_combout ))))) ) )

	.dataa(!\inst19|dest_sel[2]~0_combout ),
	.datab(!\inst19|dest_sel[3]~2_combout ),
	.datac(!\inst19|dest_sel[3]~4_combout ),
	.datad(!\inst19|dest_sel[2]~5_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|dest_sel[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|dest_sel[2]~6 .extended_lut = "off";
defparam \inst19|dest_sel[2]~6 .lut_mask = 64'h0407343704073437;
defparam \inst19|dest_sel[2]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 24;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst19|dest_sel[1]~7 (
// Equation(s):
// \inst19|dest_sel[1]~7_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst12|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst12|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|dest_sel[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|dest_sel[1]~7 .extended_lut = "off";
defparam \inst19|dest_sel[1]~7 .lut_mask = 64'h03478BCF03478BCF;
defparam \inst19|dest_sel[1]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 24;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 24;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 24;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 24;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst19|dest_sel[1]~8 (
// Equation(s):
// \inst19|dest_sel[1]~8_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a248~portadataout  ) ) ) # 
// ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a216~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a184~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a152~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|dest_sel[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|dest_sel[1]~8 .extended_lut = "off";
defparam \inst19|dest_sel[1]~8 .lut_mask = 64'h555533330F0F00FF;
defparam \inst19|dest_sel[1]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst19|dest_sel[1]~9 (
// Equation(s):
// \inst19|dest_sel[1]~9_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (!\inst19|dest_sel[3]~2_combout  & (\inst19|dest_sel[3]~4_combout  & (\inst19|dest_sel[1]~7_combout ))) # (\inst19|dest_sel[3]~2_combout  & 
// ((!\inst19|dest_sel[3]~4_combout ) # ((\inst19|dest_sel[1]~8_combout )))) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (\inst19|dest_sel[3]~4_combout  & ((!\inst19|dest_sel[3]~2_combout  & 
// (\inst19|dest_sel[1]~7_combout )) # (\inst19|dest_sel[3]~2_combout  & ((\inst19|dest_sel[1]~8_combout ))))) ) )

	.dataa(!\inst19|dest_sel[3]~2_combout ),
	.datab(!\inst19|dest_sel[3]~4_combout ),
	.datac(!\inst19|dest_sel[1]~7_combout ),
	.datad(!\inst19|dest_sel[1]~8_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|dest_sel[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|dest_sel[1]~9 .extended_lut = "off";
defparam \inst19|dest_sel[1]~9 .lut_mask = 64'h0213465702134657;
defparam \inst19|dest_sel[1]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst19|dest_sel[0]~10 (
// Equation(s):
// \inst19|dest_sel[0]~10_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst12|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst12|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|dest_sel[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|dest_sel[0]~10 .extended_lut = "off";
defparam \inst19|dest_sel[0]~10 .lut_mask = 64'h03478BCF03478BCF;
defparam \inst19|dest_sel[0]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 23;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 23;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 23;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 23;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst19|dest_sel[0]~11 (
// Equation(s):
// \inst19|dest_sel[0]~11_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a247~portadataout  ) ) ) 
// # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a215~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a183~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a151~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|dest_sel[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|dest_sel[0]~11 .extended_lut = "off";
defparam \inst19|dest_sel[0]~11 .lut_mask = 64'h555533330F0F00FF;
defparam \inst19|dest_sel[0]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst19|dest_sel[0]~12 (
// Equation(s):
// \inst19|dest_sel[0]~12_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( (!\inst19|dest_sel[3]~2_combout  & (\inst19|dest_sel[3]~4_combout  & (\inst19|dest_sel[0]~10_combout ))) # (\inst19|dest_sel[3]~2_combout  & 
// ((!\inst19|dest_sel[3]~4_combout ) # ((\inst19|dest_sel[0]~11_combout )))) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( (\inst19|dest_sel[3]~4_combout  & ((!\inst19|dest_sel[3]~2_combout  & 
// (\inst19|dest_sel[0]~10_combout )) # (\inst19|dest_sel[3]~2_combout  & ((\inst19|dest_sel[0]~11_combout ))))) ) )

	.dataa(!\inst19|dest_sel[3]~2_combout ),
	.datab(!\inst19|dest_sel[3]~4_combout ),
	.datac(!\inst19|dest_sel[0]~10_combout ),
	.datad(!\inst19|dest_sel[0]~11_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|dest_sel[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|dest_sel[0]~12 .extended_lut = "off";
defparam \inst19|dest_sel[0]~12 .lut_mask = 64'h0213465702134657;
defparam \inst19|dest_sel[0]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|WideOr5~0 (
// Equation(s):
// \inst19|WideOr5~0_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  $ 
// (((!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & (!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & !\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout 
// )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|WideOr5~0 .extended_lut = "off";
defparam \inst19|WideOr5~0 .lut_mask = 64'h78F0F0F078F0F0F0;
defparam \inst19|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|load_en (
// Equation(s):
// \inst19|load_en~combout  = ( \inst19|load_en~combout  & ( \inst19|WideOr0~0_combout  ) ) # ( \inst19|load_en~combout  & ( !\inst19|WideOr0~0_combout  & ( \inst19|WideOr5~0_combout  ) ) ) # ( !\inst19|load_en~combout  & ( !\inst19|WideOr0~0_combout  & ( 
// \inst19|WideOr5~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst19|WideOr5~0_combout ),
	.datae(!\inst19|load_en~combout ),
	.dataf(!\inst19|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|load_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|load_en .extended_lut = "off";
defparam \inst19|load_en .lut_mask = 64'h00FF00FF0000FFFF;
defparam \inst19|load_en .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 26;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst19|dest_sel[3]~13 (
// Equation(s):
// \inst19|dest_sel[3]~13_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst12|altsyncram_component|auto_generated|ram_block1a122~portadataout )))) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst12|altsyncram_component|auto_generated|ram_block1a122~portadataout )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|dest_sel[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|dest_sel[3]~13 .extended_lut = "off";
defparam \inst19|dest_sel[3]~13 .lut_mask = 64'h03478BCF03478BCF;
defparam \inst19|dest_sel[3]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 26;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 26;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 26;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 26;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst19|dest_sel[3]~14 (
// Equation(s):
// \inst19|dest_sel[3]~14_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a250~portadataout  ) ) ) 
// # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a218~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a186~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a154~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|dest_sel[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|dest_sel[3]~14 .extended_lut = "off";
defparam \inst19|dest_sel[3]~14 .lut_mask = 64'h555533330F0F00FF;
defparam \inst19|dest_sel[3]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst19|dest_sel[3]~15 (
// Equation(s):
// \inst19|dest_sel[3]~15_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (!\inst19|dest_sel[3]~2_combout  & (\inst19|dest_sel[3]~4_combout  & (\inst19|dest_sel[3]~13_combout ))) # (\inst19|dest_sel[3]~2_combout  & 
// ((!\inst19|dest_sel[3]~4_combout ) # ((\inst19|dest_sel[3]~14_combout )))) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (\inst19|dest_sel[3]~4_combout  & ((!\inst19|dest_sel[3]~2_combout  & 
// (\inst19|dest_sel[3]~13_combout )) # (\inst19|dest_sel[3]~2_combout  & ((\inst19|dest_sel[3]~14_combout ))))) ) )

	.dataa(!\inst19|dest_sel[3]~2_combout ),
	.datab(!\inst19|dest_sel[3]~4_combout ),
	.datac(!\inst19|dest_sel[3]~13_combout ),
	.datad(!\inst19|dest_sel[3]~14_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|dest_sel[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|dest_sel[3]~15 .extended_lut = "off";
defparam \inst19|dest_sel[3]~15 .lut_mask = 64'h0213465702134657;
defparam \inst19|dest_sel[3]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~0 (
// Equation(s):
// \inst|rf|d1|Decoder0~0_combout  = ( !\inst19|dest_sel[3]~15_combout  & ( (!\inst19|dest_sel[2]~6_combout  & (!\inst19|dest_sel[1]~9_combout  & (!\inst19|dest_sel[0]~12_combout  & \inst19|load_en~combout ))) ) )

	.dataa(!\inst19|dest_sel[2]~6_combout ),
	.datab(!\inst19|dest_sel[1]~9_combout ),
	.datac(!\inst19|dest_sel[0]~12_combout ),
	.datad(!\inst19|load_en~combout ),
	.datae(!\inst19|dest_sel[3]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~0 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~0 .lut_mask = 64'h0080000000800000;
defparam \inst|rf|d1|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~4 (
// Equation(s):
// \inst|rf|d1|Decoder0~4_combout  = ( !\inst19|dest_sel[3]~15_combout  & ( (\inst19|dest_sel[2]~6_combout  & (!\inst19|dest_sel[1]~9_combout  & (!\inst19|dest_sel[0]~12_combout  & \inst19|load_en~combout ))) ) )

	.dataa(!\inst19|dest_sel[2]~6_combout ),
	.datab(!\inst19|dest_sel[1]~9_combout ),
	.datac(!\inst19|dest_sel[0]~12_combout ),
	.datad(!\inst19|load_en~combout ),
	.datae(!\inst19|dest_sel[3]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~4 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~4 .lut_mask = 64'h0040000000400000;
defparam \inst|rf|d1|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~8 (
// Equation(s):
// \inst|rf|d1|Decoder0~8_combout  = ( \inst19|dest_sel[3]~15_combout  & ( (!\inst19|dest_sel[2]~6_combout  & (!\inst19|dest_sel[1]~9_combout  & (!\inst19|dest_sel[0]~12_combout  & \inst19|load_en~combout ))) ) )

	.dataa(!\inst19|dest_sel[2]~6_combout ),
	.datab(!\inst19|dest_sel[1]~9_combout ),
	.datac(!\inst19|dest_sel[0]~12_combout ),
	.datad(!\inst19|load_en~combout ),
	.datae(!\inst19|dest_sel[3]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~8 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~8 .lut_mask = 64'h0000008000000080;
defparam \inst|rf|d1|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg8|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Selector4~0 (
// Equation(s):
// \inst19|Selector4~0_combout  = ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & 
// ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & (!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & !\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout 
// )) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout 
// )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Selector4~0 .extended_lut = "off";
defparam \inst19|Selector4~0 .lut_mask = 64'h8010000080100000;
defparam \inst19|Selector4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Selector5~0 (
// Equation(s):
// \inst19|Selector5~0_combout  = (!\inst19|Selector4~0_combout  & (((\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout )))) # (\inst19|Selector4~0_combout  & 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ))))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst19|Selector4~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Selector5~0 .extended_lut = "off";
defparam \inst19|Selector5~0 .lut_mask = 64'h0C1D0C1D0C1D0C1D;
defparam \inst19|Selector5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Selector4~1 (
// Equation(s):
// \inst19|Selector4~1_combout  = (!\inst19|Selector4~0_combout  & (((\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout )))) # (\inst19|Selector4~0_combout  & 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ))))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst19|Selector4~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Selector4~1 .extended_lut = "off";
defparam \inst19|Selector4~1 .lut_mask = 64'h0C1D0C1D0C1D0C1D;
defparam \inst19|Selector4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux3~0 (
// Equation(s):
// \inst|rf|a1|Mux3~0_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg12|q [12] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg8|q [12] ) ) ) # ( \inst19|Selector5~0_combout 
//  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg4|q [12] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg0|q [12] ) ) )

	.dataa(!\inst|rf|reg0|q [12]),
	.datab(!\inst|rf|reg4|q [12]),
	.datac(!\inst|rf|reg8|q [12]),
	.datad(!\inst|rf|reg12|q [12]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux3~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux3~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~1 (
// Equation(s):
// \inst|rf|d1|Decoder0~1_combout  = ( !\inst19|dest_sel[3]~15_combout  & ( (!\inst19|dest_sel[2]~6_combout  & (!\inst19|dest_sel[1]~9_combout  & (\inst19|dest_sel[0]~12_combout  & \inst19|load_en~combout ))) ) )

	.dataa(!\inst19|dest_sel[2]~6_combout ),
	.datab(!\inst19|dest_sel[1]~9_combout ),
	.datac(!\inst19|dest_sel[0]~12_combout ),
	.datad(!\inst19|load_en~combout ),
	.datae(!\inst19|dest_sel[3]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~1 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~1 .lut_mask = 64'h0008000000080000;
defparam \inst|rf|d1|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~5 (
// Equation(s):
// \inst|rf|d1|Decoder0~5_combout  = ( !\inst19|dest_sel[3]~15_combout  & ( (\inst19|dest_sel[2]~6_combout  & (!\inst19|dest_sel[1]~9_combout  & (\inst19|dest_sel[0]~12_combout  & \inst19|load_en~combout ))) ) )

	.dataa(!\inst19|dest_sel[2]~6_combout ),
	.datab(!\inst19|dest_sel[1]~9_combout ),
	.datac(!\inst19|dest_sel[0]~12_combout ),
	.datad(!\inst19|load_en~combout ),
	.datae(!\inst19|dest_sel[3]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~5 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~5 .lut_mask = 64'h0004000000040000;
defparam \inst|rf|d1|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg5|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~9 (
// Equation(s):
// \inst|rf|d1|Decoder0~9_combout  = ( \inst19|dest_sel[3]~15_combout  & ( (!\inst19|dest_sel[2]~6_combout  & (!\inst19|dest_sel[1]~9_combout  & (\inst19|dest_sel[0]~12_combout  & \inst19|load_en~combout ))) ) )

	.dataa(!\inst19|dest_sel[2]~6_combout ),
	.datab(!\inst19|dest_sel[1]~9_combout ),
	.datac(!\inst19|dest_sel[0]~12_combout ),
	.datad(!\inst19|load_en~combout ),
	.datae(!\inst19|dest_sel[3]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~9 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~9 .lut_mask = 64'h0000000800000008;
defparam \inst|rf|d1|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg9|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~13 (
// Equation(s):
// \inst|rf|d1|Decoder0~13_combout  = ( \inst19|dest_sel[3]~15_combout  & ( (\inst19|dest_sel[2]~6_combout  & (!\inst19|dest_sel[1]~9_combout  & (\inst19|dest_sel[0]~12_combout  & \inst19|load_en~combout ))) ) )

	.dataa(!\inst19|dest_sel[2]~6_combout ),
	.datab(!\inst19|dest_sel[1]~9_combout ),
	.datac(!\inst19|dest_sel[0]~12_combout ),
	.datad(!\inst19|load_en~combout ),
	.datae(!\inst19|dest_sel[3]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~13 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~13 .lut_mask = 64'h0000000400000004;
defparam \inst|rf|d1|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg13|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux3~1 (
// Equation(s):
// \inst|rf|a1|Mux3~1_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg13|q [12] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg9|q [12] ) ) ) # ( \inst19|Selector5~0_combout 
//  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg5|q [12] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg1|q [12] ) ) )

	.dataa(!\inst|rf|reg1|q [12]),
	.datab(!\inst|rf|reg5|q [12]),
	.datac(!\inst|rf|reg9|q [12]),
	.datad(!\inst|rf|reg13|q [12]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux3~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux3~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~2 (
// Equation(s):
// \inst|rf|d1|Decoder0~2_combout  = ( !\inst19|dest_sel[3]~15_combout  & ( (!\inst19|dest_sel[2]~6_combout  & (\inst19|dest_sel[1]~9_combout  & (!\inst19|dest_sel[0]~12_combout  & \inst19|load_en~combout ))) ) )

	.dataa(!\inst19|dest_sel[2]~6_combout ),
	.datab(!\inst19|dest_sel[1]~9_combout ),
	.datac(!\inst19|dest_sel[0]~12_combout ),
	.datad(!\inst19|load_en~combout ),
	.datae(!\inst19|dest_sel[3]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~2 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~2 .lut_mask = 64'h0020000000200000;
defparam \inst|rf|d1|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg2|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~6 (
// Equation(s):
// \inst|rf|d1|Decoder0~6_combout  = ( !\inst19|dest_sel[3]~15_combout  & ( (\inst19|dest_sel[2]~6_combout  & (\inst19|dest_sel[1]~9_combout  & (!\inst19|dest_sel[0]~12_combout  & \inst19|load_en~combout ))) ) )

	.dataa(!\inst19|dest_sel[2]~6_combout ),
	.datab(!\inst19|dest_sel[1]~9_combout ),
	.datac(!\inst19|dest_sel[0]~12_combout ),
	.datad(!\inst19|load_en~combout ),
	.datae(!\inst19|dest_sel[3]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~6 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~6 .lut_mask = 64'h0010000000100000;
defparam \inst|rf|d1|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg6|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~10 (
// Equation(s):
// \inst|rf|d1|Decoder0~10_combout  = ( \inst19|dest_sel[3]~15_combout  & ( (!\inst19|dest_sel[2]~6_combout  & (\inst19|dest_sel[1]~9_combout  & (!\inst19|dest_sel[0]~12_combout  & \inst19|load_en~combout ))) ) )

	.dataa(!\inst19|dest_sel[2]~6_combout ),
	.datab(!\inst19|dest_sel[1]~9_combout ),
	.datac(!\inst19|dest_sel[0]~12_combout ),
	.datad(!\inst19|load_en~combout ),
	.datae(!\inst19|dest_sel[3]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~10 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~10 .lut_mask = 64'h0000002000000020;
defparam \inst|rf|d1|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg10|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~14 (
// Equation(s):
// \inst|rf|d1|Decoder0~14_combout  = ( \inst19|dest_sel[3]~15_combout  & ( (\inst19|dest_sel[2]~6_combout  & (\inst19|dest_sel[1]~9_combout  & (!\inst19|dest_sel[0]~12_combout  & \inst19|load_en~combout ))) ) )

	.dataa(!\inst19|dest_sel[2]~6_combout ),
	.datab(!\inst19|dest_sel[1]~9_combout ),
	.datac(!\inst19|dest_sel[0]~12_combout ),
	.datad(!\inst19|load_en~combout ),
	.datae(!\inst19|dest_sel[3]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~14 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~14 .lut_mask = 64'h0000001000000010;
defparam \inst|rf|d1|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg14|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux3~2 (
// Equation(s):
// \inst|rf|a1|Mux3~2_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg14|q [12] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg10|q [12] ) ) ) # ( 
// \inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg6|q [12] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg2|q [12] ) ) )

	.dataa(!\inst|rf|reg2|q [12]),
	.datab(!\inst|rf|reg6|q [12]),
	.datac(!\inst|rf|reg10|q [12]),
	.datad(!\inst|rf|reg14|q [12]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux3~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux3~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux3~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~3 (
// Equation(s):
// \inst|rf|d1|Decoder0~3_combout  = ( !\inst19|dest_sel[3]~15_combout  & ( (!\inst19|dest_sel[2]~6_combout  & (\inst19|dest_sel[1]~9_combout  & (\inst19|dest_sel[0]~12_combout  & \inst19|load_en~combout ))) ) )

	.dataa(!\inst19|dest_sel[2]~6_combout ),
	.datab(!\inst19|dest_sel[1]~9_combout ),
	.datac(!\inst19|dest_sel[0]~12_combout ),
	.datad(!\inst19|load_en~combout ),
	.datae(!\inst19|dest_sel[3]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~3 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~3 .lut_mask = 64'h0002000000020000;
defparam \inst|rf|d1|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg3|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~7 (
// Equation(s):
// \inst|rf|d1|Decoder0~7_combout  = ( !\inst19|dest_sel[3]~15_combout  & ( (\inst19|dest_sel[2]~6_combout  & (\inst19|dest_sel[1]~9_combout  & (\inst19|dest_sel[0]~12_combout  & \inst19|load_en~combout ))) ) )

	.dataa(!\inst19|dest_sel[2]~6_combout ),
	.datab(!\inst19|dest_sel[1]~9_combout ),
	.datac(!\inst19|dest_sel[0]~12_combout ),
	.datad(!\inst19|load_en~combout ),
	.datae(!\inst19|dest_sel[3]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~7 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~7 .lut_mask = 64'h0001000000010000;
defparam \inst|rf|d1|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg7|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~11 (
// Equation(s):
// \inst|rf|d1|Decoder0~11_combout  = ( \inst19|dest_sel[3]~15_combout  & ( (!\inst19|dest_sel[2]~6_combout  & (\inst19|dest_sel[1]~9_combout  & (\inst19|dest_sel[0]~12_combout  & \inst19|load_en~combout ))) ) )

	.dataa(!\inst19|dest_sel[2]~6_combout ),
	.datab(!\inst19|dest_sel[1]~9_combout ),
	.datac(!\inst19|dest_sel[0]~12_combout ),
	.datad(!\inst19|load_en~combout ),
	.datae(!\inst19|dest_sel[3]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~11 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~11 .lut_mask = 64'h0000000200000002;
defparam \inst|rf|d1|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg11|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~15 (
// Equation(s):
// \inst|rf|d1|Decoder0~15_combout  = ( \inst19|dest_sel[3]~15_combout  & ( (\inst19|dest_sel[2]~6_combout  & (\inst19|dest_sel[1]~9_combout  & (\inst19|dest_sel[0]~12_combout  & \inst19|load_en~combout ))) ) )

	.dataa(!\inst19|dest_sel[2]~6_combout ),
	.datab(!\inst19|dest_sel[1]~9_combout ),
	.datac(!\inst19|dest_sel[0]~12_combout ),
	.datad(!\inst19|load_en~combout ),
	.datae(!\inst19|dest_sel[3]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~15 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~15 .lut_mask = 64'h0000000100000001;
defparam \inst|rf|d1|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg15|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux3~3 (
// Equation(s):
// \inst|rf|a1|Mux3~3_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg15|q [12] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg11|q [12] ) ) ) # ( 
// \inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg7|q [12] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg3|q [12] ) ) )

	.dataa(!\inst|rf|reg3|q [12]),
	.datab(!\inst|rf|reg7|q [12]),
	.datac(!\inst|rf|reg11|q [12]),
	.datad(!\inst|rf|reg15|q [12]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux3~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux3~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux3~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 19;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 19;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 19;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 19;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a243~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a211~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a179~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a147~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a115~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 15;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 15;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 15;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 15;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a239~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a207~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a175~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a143~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a79~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a79~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a79~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a111~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Selector7~0 (
// Equation(s):
// \inst19|Selector7~0_combout  = (!\inst19|Selector4~0_combout  & (((\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout )))) # (\inst19|Selector4~0_combout  & 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ))))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst19|Selector4~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Selector7~0 .extended_lut = "off";
defparam \inst19|Selector7~0 .lut_mask = 64'h0C1D0C1D0C1D0C1D;
defparam \inst19|Selector7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 20;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 20;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 20;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 20;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a244~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a212~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a180~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a148~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a84~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a116~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a240~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a208~portadataout  ) ) ) # ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a176~portadataout  ) ) ) # ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a144~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout  = ( \inst12|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \inst12|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst12|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( !\inst12|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// \inst12|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst12|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( \inst12|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\inst12|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst12|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\inst12|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst12|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst12|altsyncram_component|auto_generated|ram_block1a112~portadataout ))))) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\inst12|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 (
// Equation(s):
// \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Selector6~0 (
// Equation(s):
// \inst19|Selector6~0_combout  = (!\inst19|Selector4~0_combout  & (((\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout )))) # (\inst19|Selector4~0_combout  & 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ))))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst19|Selector4~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Selector6~0 .extended_lut = "off";
defparam \inst19|Selector6~0 .lut_mask = 64'h0C1D0C1D0C1D0C1D;
defparam \inst19|Selector6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux3~4 (
// Equation(s):
// \inst|rf|a1|Mux3~4_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux3~3_combout  ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux3~2_combout  ) ) ) # ( 
// \inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux3~1_combout  ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux3~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux3~0_combout ),
	.datab(!\inst|rf|a1|Mux3~1_combout ),
	.datac(!\inst|rf|a1|Mux3~2_combout ),
	.datad(!\inst|rf|a1|Mux3~3_combout ),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux3~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux3~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux3~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Mux1~0 (
// Equation(s):
// \inst19|Mux1~0_combout  = ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  $ 
// (((!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ) # ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ) # 
// (!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Mux1~0 .extended_lut = "off";
defparam \inst19|Mux1~0 .lut_mask = 64'h5556000055560000;
defparam \inst19|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|op_sel[0] (
// Equation(s):
// \inst19|op_sel [0] = ( \inst19|op_sel [0] & ( \inst19|WideOr0~0_combout  ) ) # ( \inst19|op_sel [0] & ( !\inst19|WideOr0~0_combout  & ( \inst19|Mux1~0_combout  ) ) ) # ( !\inst19|op_sel [0] & ( !\inst19|WideOr0~0_combout  & ( \inst19|Mux1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst19|Mux1~0_combout ),
	.datae(!\inst19|op_sel [0]),
	.dataf(!\inst19|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|op_sel [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|op_sel[0] .extended_lut = "off";
defparam \inst19|op_sel[0] .lut_mask = 64'h00FF00FF0000FFFF;
defparam \inst19|op_sel[0] .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Selector3~0 (
// Equation(s):
// \inst19|Selector3~0_combout  = (!\inst19|Selector2~1_combout  & ((!\inst19|Selector2~0_combout  & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ))) # (\inst19|Selector2~0_combout  & 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ))))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Selector2~0_combout ),
	.datad(!\inst19|Selector2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Selector3~0 .extended_lut = "off";
defparam \inst19|Selector3~0 .lut_mask = 64'h3500350035003500;
defparam \inst19|Selector3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Selector2~2 (
// Equation(s):
// \inst19|Selector2~2_combout  = (!\inst19|Selector2~1_combout  & ((!\inst19|Selector2~0_combout  & ((\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ))) # (\inst19|Selector2~0_combout  & 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ))))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Selector2~0_combout ),
	.datad(!\inst19|Selector2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Selector2~2 .extended_lut = "off";
defparam \inst19|Selector2~2 .lut_mask = 64'h3500350035003500;
defparam \inst19|Selector2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~98 (
// Equation(s):
// \inst|m1|res[6]~98_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg3|q [6] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg2|q [6] ) ) ) # ( \inst19|Selector3~0_combout  & 
// ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg1|q [6] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg0|q [6] ) ) )

	.dataa(!\inst|rf|reg0|q [6]),
	.datab(!\inst|rf|reg1|q [6]),
	.datac(!\inst|rf|reg2|q [6]),
	.datad(!\inst|rf|reg3|q [6]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~98 .extended_lut = "off";
defparam \inst|m1|res[6]~98 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[6]~98 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~99 (
// Equation(s):
// \inst|m1|res[6]~99_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg7|q [6] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg6|q [6] ) ) ) # ( \inst19|Selector3~0_combout  & 
// ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg5|q [6] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg4|q [6] ) ) )

	.dataa(!\inst|rf|reg4|q [6]),
	.datab(!\inst|rf|reg5|q [6]),
	.datac(!\inst|rf|reg6|q [6]),
	.datad(!\inst|rf|reg7|q [6]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~99 .extended_lut = "off";
defparam \inst|m1|res[6]~99 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[6]~99 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg8|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~100 (
// Equation(s):
// \inst|m1|res[6]~100_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg11|q [6] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg10|q [6] ) ) ) # ( \inst19|Selector3~0_combout 
//  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg9|q [6] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg8|q [6] ) ) )

	.dataa(!\inst|rf|reg8|q [6]),
	.datab(!\inst|rf|reg9|q [6]),
	.datac(!\inst|rf|reg10|q [6]),
	.datad(!\inst|rf|reg11|q [6]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~100 .extended_lut = "off";
defparam \inst|m1|res[6]~100 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[6]~100 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|d1|Decoder0~12 (
// Equation(s):
// \inst|rf|d1|Decoder0~12_combout  = ( \inst19|dest_sel[3]~15_combout  & ( (\inst19|dest_sel[2]~6_combout  & (!\inst19|dest_sel[1]~9_combout  & (!\inst19|dest_sel[0]~12_combout  & \inst19|load_en~combout ))) ) )

	.dataa(!\inst19|dest_sel[2]~6_combout ),
	.datab(!\inst19|dest_sel[1]~9_combout ),
	.datac(!\inst19|dest_sel[0]~12_combout ),
	.datad(!\inst19|load_en~combout ),
	.datae(!\inst19|dest_sel[3]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|d1|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|d1|Decoder0~12 .extended_lut = "off";
defparam \inst|rf|d1|Decoder0~12 .lut_mask = 64'h0000004000000040;
defparam \inst|rf|d1|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~101 (
// Equation(s):
// \inst|m1|res[6]~101_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg15|q [6] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg14|q [6] ) ) ) # ( \inst19|Selector3~0_combout 
//  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg13|q [6] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg12|q [6] ) ) )

	.dataa(!\inst|rf|reg12|q [6]),
	.datab(!\inst|rf|reg13|q [6]),
	.datac(!\inst|rf|reg14|q [6]),
	.datad(!\inst|rf|reg15|q [6]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~101 .extended_lut = "off";
defparam \inst|m1|res[6]~101 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[6]~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~102 (
// Equation(s):
// \inst|m1|res[6]~102_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|m1|res[6]~101_combout  ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|m1|res[6]~100_combout  ) ) ) # ( 
// \inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|m1|res[6]~99_combout  ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|m1|res[6]~98_combout  ) ) )

	.dataa(!\inst|m1|res[6]~98_combout ),
	.datab(!\inst|m1|res[6]~99_combout ),
	.datac(!\inst|m1|res[6]~100_combout ),
	.datad(!\inst|m1|res[6]~101_combout ),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~102 .extended_lut = "off";
defparam \inst|m1|res[6]~102 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[6]~102 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Decoder0~0 (
// Equation(s):
// \inst19|Decoder0~0_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  & !\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout )) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout )))) # 
// (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  & ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Decoder0~0 .extended_lut = "off";
defparam \inst19|Decoder0~0 .lut_mask = 64'h1B0A11001B0A1100;
defparam \inst19|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Decoder0~1 (
// Equation(s):
// \inst19|Decoder0~1_combout  = ( \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout )))) # (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  & 
// ((\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout )))) ) ) # ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  & \inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout )) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Decoder0~1 .extended_lut = "off";
defparam \inst19|Decoder0~1 .lut_mask = 64'h00110A1B00110A1B;
defparam \inst19|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~103 (
// Equation(s):
// \inst|m1|res[6]~103_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a105~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a73~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a41~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~103 .extended_lut = "off";
defparam \inst|m1|res[6]~103 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[6]~103 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~104 (
// Equation(s):
// \inst|m1|res[6]~104_combout  = ( \inst19|Decoder0~1_combout  & ( \inst|m1|res[6]~103_combout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & ((!\inst19|Decoder0~0_combout ) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst19|Decoder0~1_combout  & ( \inst|m1|res[6]~103_combout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \inst19|const_sel~combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Decoder0~0_combout ),
	.datad(!\inst19|const_sel~combout ),
	.datae(!\inst19|Decoder0~1_combout ),
	.dataf(!\inst|m1|res[6]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~104 .extended_lut = "off";
defparam \inst|m1|res[6]~104 .lut_mask = 64'h0000000000AA00A2;
defparam \inst|m1|res[6]~104 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 9;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 9;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 9;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~105 (
// Equation(s):
// \inst|m1|res[6]~105_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a233~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a201~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a169~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a137~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~105 .extended_lut = "off";
defparam \inst|m1|res[6]~105 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[6]~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~106 (
// Equation(s):
// \inst|m1|res[6]~106_combout  = ( \inst19|Decoder0~1_combout  & ( \inst|m1|res[6]~105_combout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & ((!\inst19|Decoder0~0_combout ) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst19|Decoder0~1_combout  & ( \inst|m1|res[6]~105_combout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \inst19|const_sel~combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Decoder0~0_combout ),
	.datad(!\inst19|const_sel~combout ),
	.datae(!\inst19|Decoder0~1_combout ),
	.dataf(!\inst|m1|res[6]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~106 .extended_lut = "off";
defparam \inst|m1|res[6]~106 .lut_mask = 64'h0000000000550051;
defparam \inst|m1|res[6]~106 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~107 (
// Equation(s):
// \inst|m1|res[6]~107_combout  = (((!\inst19|const_sel~combout  & \inst|m1|res[6]~102_combout )) # (\inst|m1|res[6]~106_combout )) # (\inst|m1|res[6]~104_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[6]~102_combout ),
	.datac(!\inst|m1|res[6]~104_combout ),
	.datad(!\inst|m1|res[6]~106_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~107 .extended_lut = "off";
defparam \inst|m1|res[6]~107 .lut_mask = 64'h2FFF2FFF2FFF2FFF;
defparam \inst|m1|res[6]~107 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux10~0 (
// Equation(s):
// \inst|rf|a1|Mux10~0_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg3|q [5] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg2|q [5] ) ) ) # ( \inst19|Selector7~0_combout  
// & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg1|q [5] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg0|q [5] ) ) )

	.dataa(!\inst|rf|reg0|q [5]),
	.datab(!\inst|rf|reg1|q [5]),
	.datac(!\inst|rf|reg2|q [5]),
	.datad(!\inst|rf|reg3|q [5]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux10~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux10~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux10~1 (
// Equation(s):
// \inst|rf|a1|Mux10~1_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg7|q [5] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg6|q [5] ) ) ) # ( \inst19|Selector7~0_combout  
// & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg5|q [5] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg4|q [5] ) ) )

	.dataa(!\inst|rf|reg4|q [5]),
	.datab(!\inst|rf|reg5|q [5]),
	.datac(!\inst|rf|reg6|q [5]),
	.datad(!\inst|rf|reg7|q [5]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux10~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux10~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux10~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg8|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux10~2 (
// Equation(s):
// \inst|rf|a1|Mux10~2_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg11|q [5] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg10|q [5] ) ) ) # ( \inst19|Selector7~0_combout 
//  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg9|q [5] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg8|q [5] ) ) )

	.dataa(!\inst|rf|reg8|q [5]),
	.datab(!\inst|rf|reg9|q [5]),
	.datac(!\inst|rf|reg10|q [5]),
	.datad(!\inst|rf|reg11|q [5]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux10~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux10~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux10~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux10~3 (
// Equation(s):
// \inst|rf|a1|Mux10~3_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg15|q [5] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg14|q [5] ) ) ) # ( \inst19|Selector7~0_combout 
//  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg13|q [5] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg12|q [5] ) ) )

	.dataa(!\inst|rf|reg12|q [5]),
	.datab(!\inst|rf|reg13|q [5]),
	.datac(!\inst|rf|reg14|q [5]),
	.datad(!\inst|rf|reg15|q [5]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux10~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux10~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux10~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux10~4 (
// Equation(s):
// \inst|rf|a1|Mux10~4_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux10~3_combout  ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux10~2_combout  ) ) ) # ( 
// \inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux10~1_combout  ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux10~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux10~0_combout ),
	.datab(!\inst|rf|a1|Mux10~1_combout ),
	.datac(!\inst|rf|a1|Mux10~2_combout ),
	.datad(!\inst|rf|a1|Mux10~3_combout ),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux10~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux10~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux10~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg8|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg12|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux11~0 (
// Equation(s):
// \inst|rf|a1|Mux11~0_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg12|q [4] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg8|q [4] ) ) ) # ( \inst19|Selector5~0_combout  
// & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg4|q [4] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg0|q [4] ) ) )

	.dataa(!\inst|rf|reg0|q [4]),
	.datab(!\inst|rf|reg4|q [4]),
	.datac(!\inst|rf|reg8|q [4]),
	.datad(!\inst|rf|reg12|q [4]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux11~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux11~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux11~1 (
// Equation(s):
// \inst|rf|a1|Mux11~1_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg13|q [4] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg9|q [4] ) ) ) # ( \inst19|Selector5~0_combout  
// & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg5|q [4] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg1|q [4] ) ) )

	.dataa(!\inst|rf|reg1|q [4]),
	.datab(!\inst|rf|reg5|q [4]),
	.datac(!\inst|rf|reg9|q [4]),
	.datad(!\inst|rf|reg13|q [4]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux11~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux11~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux11~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg2|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux11~2 (
// Equation(s):
// \inst|rf|a1|Mux11~2_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg14|q [4] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg10|q [4] ) ) ) # ( \inst19|Selector5~0_combout 
//  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg6|q [4] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg2|q [4] ) ) )

	.dataa(!\inst|rf|reg2|q [4]),
	.datab(!\inst|rf|reg6|q [4]),
	.datac(!\inst|rf|reg10|q [4]),
	.datad(!\inst|rf|reg14|q [4]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux11~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux11~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux11~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg3|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux11~3 (
// Equation(s):
// \inst|rf|a1|Mux11~3_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg15|q [4] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg11|q [4] ) ) ) # ( \inst19|Selector5~0_combout 
//  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg7|q [4] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg3|q [4] ) ) )

	.dataa(!\inst|rf|reg3|q [4]),
	.datab(!\inst|rf|reg7|q [4]),
	.datac(!\inst|rf|reg11|q [4]),
	.datad(!\inst|rf|reg15|q [4]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux11~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux11~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux11~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux11~4 (
// Equation(s):
// \inst|rf|a1|Mux11~4_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux11~3_combout  ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux11~2_combout  ) ) ) # ( 
// \inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux11~1_combout  ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux11~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux11~0_combout ),
	.datab(!\inst|rf|a1|Mux11~1_combout ),
	.datac(!\inst|rf|a1|Mux11~2_combout ),
	.datad(!\inst|rf|a1|Mux11~3_combout ),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux11~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux11~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux11~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux12~0 (
// Equation(s):
// \inst|rf|a1|Mux12~0_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg3|q [3] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg2|q [3] ) ) ) # ( \inst19|Selector7~0_combout  
// & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg1|q [3] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg0|q [3] ) ) )

	.dataa(!\inst|rf|reg0|q [3]),
	.datab(!\inst|rf|reg1|q [3]),
	.datac(!\inst|rf|reg2|q [3]),
	.datad(!\inst|rf|reg3|q [3]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux12~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux12~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux12~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux12~1 (
// Equation(s):
// \inst|rf|a1|Mux12~1_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg7|q [3] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg6|q [3] ) ) ) # ( \inst19|Selector7~0_combout  
// & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg5|q [3] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg4|q [3] ) ) )

	.dataa(!\inst|rf|reg4|q [3]),
	.datab(!\inst|rf|reg5|q [3]),
	.datac(!\inst|rf|reg6|q [3]),
	.datad(!\inst|rf|reg7|q [3]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux12~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux12~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux12~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg8|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux12~2 (
// Equation(s):
// \inst|rf|a1|Mux12~2_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg11|q [3] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg10|q [3] ) ) ) # ( \inst19|Selector7~0_combout 
//  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg9|q [3] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg8|q [3] ) ) )

	.dataa(!\inst|rf|reg8|q [3]),
	.datab(!\inst|rf|reg9|q [3]),
	.datac(!\inst|rf|reg10|q [3]),
	.datad(!\inst|rf|reg11|q [3]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux12~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux12~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux12~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux12~3 (
// Equation(s):
// \inst|rf|a1|Mux12~3_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg15|q [3] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg14|q [3] ) ) ) # ( \inst19|Selector7~0_combout 
//  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg13|q [3] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg12|q [3] ) ) )

	.dataa(!\inst|rf|reg12|q [3]),
	.datab(!\inst|rf|reg13|q [3]),
	.datac(!\inst|rf|reg14|q [3]),
	.datad(!\inst|rf|reg15|q [3]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux12~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux12~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux12~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux12~4 (
// Equation(s):
// \inst|rf|a1|Mux12~4_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux12~3_combout  ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux12~2_combout  ) ) ) # ( 
// \inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux12~1_combout  ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux12~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux12~0_combout ),
	.datab(!\inst|rf|a1|Mux12~1_combout ),
	.datac(!\inst|rf|a1|Mux12~2_combout ),
	.datad(!\inst|rf|a1|Mux12~3_combout ),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux12~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux12~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux12~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg8|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg12|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux13~0 (
// Equation(s):
// \inst|rf|a1|Mux13~0_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg12|q [2] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg8|q [2] ) ) ) # ( \inst19|Selector5~0_combout  
// & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg4|q [2] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg0|q [2] ) ) )

	.dataa(!\inst|rf|reg0|q [2]),
	.datab(!\inst|rf|reg4|q [2]),
	.datac(!\inst|rf|reg8|q [2]),
	.datad(!\inst|rf|reg12|q [2]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux13~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux13~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux13~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux13~1 (
// Equation(s):
// \inst|rf|a1|Mux13~1_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg13|q [2] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg9|q [2] ) ) ) # ( \inst19|Selector5~0_combout  
// & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg5|q [2] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg1|q [2] ) ) )

	.dataa(!\inst|rf|reg1|q [2]),
	.datab(!\inst|rf|reg5|q [2]),
	.datac(!\inst|rf|reg9|q [2]),
	.datad(!\inst|rf|reg13|q [2]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux13~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux13~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux13~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg2|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux13~2 (
// Equation(s):
// \inst|rf|a1|Mux13~2_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg14|q [2] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg10|q [2] ) ) ) # ( \inst19|Selector5~0_combout 
//  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg6|q [2] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg2|q [2] ) ) )

	.dataa(!\inst|rf|reg2|q [2]),
	.datab(!\inst|rf|reg6|q [2]),
	.datac(!\inst|rf|reg10|q [2]),
	.datad(!\inst|rf|reg14|q [2]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux13~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux13~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux13~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg3|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux13~3 (
// Equation(s):
// \inst|rf|a1|Mux13~3_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg15|q [2] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg11|q [2] ) ) ) # ( \inst19|Selector5~0_combout 
//  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg7|q [2] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg3|q [2] ) ) )

	.dataa(!\inst|rf|reg3|q [2]),
	.datab(!\inst|rf|reg7|q [2]),
	.datac(!\inst|rf|reg11|q [2]),
	.datad(!\inst|rf|reg15|q [2]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux13~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux13~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux13~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux13~4 (
// Equation(s):
// \inst|rf|a1|Mux13~4_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux13~3_combout  ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux13~2_combout  ) ) ) # ( 
// \inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux13~1_combout  ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux13~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux13~0_combout ),
	.datab(!\inst|rf|a1|Mux13~1_combout ),
	.datac(!\inst|rf|a1|Mux13~2_combout ),
	.datad(!\inst|rf|a1|Mux13~3_combout ),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux13~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux13~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux13~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux14~0 (
// Equation(s):
// \inst|rf|a1|Mux14~0_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg3|q [1] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg2|q [1] ) ) ) # ( \inst19|Selector7~0_combout  
// & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg1|q [1] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg0|q [1] ) ) )

	.dataa(!\inst|rf|reg0|q [1]),
	.datab(!\inst|rf|reg1|q [1]),
	.datac(!\inst|rf|reg2|q [1]),
	.datad(!\inst|rf|reg3|q [1]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux14~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux14~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux14~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux14~1 (
// Equation(s):
// \inst|rf|a1|Mux14~1_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg7|q [1] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg6|q [1] ) ) ) # ( \inst19|Selector7~0_combout  
// & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg5|q [1] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg4|q [1] ) ) )

	.dataa(!\inst|rf|reg4|q [1]),
	.datab(!\inst|rf|reg5|q [1]),
	.datac(!\inst|rf|reg6|q [1]),
	.datad(!\inst|rf|reg7|q [1]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux14~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux14~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux14~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg8|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux14~2 (
// Equation(s):
// \inst|rf|a1|Mux14~2_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg11|q [1] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg10|q [1] ) ) ) # ( \inst19|Selector7~0_combout 
//  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg9|q [1] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg8|q [1] ) ) )

	.dataa(!\inst|rf|reg8|q [1]),
	.datab(!\inst|rf|reg9|q [1]),
	.datac(!\inst|rf|reg10|q [1]),
	.datad(!\inst|rf|reg11|q [1]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux14~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux14~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux14~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux14~3 (
// Equation(s):
// \inst|rf|a1|Mux14~3_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg15|q [1] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg14|q [1] ) ) ) # ( \inst19|Selector7~0_combout 
//  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg13|q [1] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg12|q [1] ) ) )

	.dataa(!\inst|rf|reg12|q [1]),
	.datab(!\inst|rf|reg13|q [1]),
	.datac(!\inst|rf|reg14|q [1]),
	.datad(!\inst|rf|reg15|q [1]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux14~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux14~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux14~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux14~4 (
// Equation(s):
// \inst|rf|a1|Mux14~4_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux14~3_combout  ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux14~2_combout  ) ) ) # ( 
// \inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux14~1_combout  ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux14~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux14~0_combout ),
	.datab(!\inst|rf|a1|Mux14~1_combout ),
	.datac(!\inst|rf|a1|Mux14~2_combout ),
	.datad(!\inst|rf|a1|Mux14~3_combout ),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux14~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux14~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux14~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Mux0~0 (
// Equation(s):
// \inst19|Mux0~0_combout  = (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & 
// (!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & \inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout )) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  
// & ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout )))))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Mux0~0 .extended_lut = "off";
defparam \inst19|Mux0~0 .lut_mask = 64'h0308030803080308;
defparam \inst19|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|op_sel[1] (
// Equation(s):
// \inst19|op_sel [1] = ( \inst19|op_sel [1] & ( \inst19|WideOr0~0_combout  ) ) # ( \inst19|op_sel [1] & ( !\inst19|WideOr0~0_combout  & ( \inst19|Mux0~0_combout  ) ) ) # ( !\inst19|op_sel [1] & ( !\inst19|WideOr0~0_combout  & ( \inst19|Mux0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst19|Mux0~0_combout ),
	.datae(!\inst19|op_sel [1]),
	.dataf(!\inst19|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|op_sel [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|op_sel[1] .extended_lut = "off";
defparam \inst19|op_sel[1] .lut_mask = 64'h00FF00FF0000FFFF;
defparam \inst19|op_sel[1] .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg8|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[15]~0 (
// Equation(s):
// \inst|m1|res[15]~0_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg11|q [15] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg10|q [15] ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg9|q [15] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg8|q [15] ) ) )

	.dataa(!\inst|rf|reg8|q [15]),
	.datab(!\inst|rf|reg9|q [15]),
	.datac(!\inst|rf|reg10|q [15]),
	.datad(!\inst|rf|reg11|q [15]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[15]~0 .extended_lut = "off";
defparam \inst|m1|res[15]~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[15]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[15]~1 (
// Equation(s):
// \inst|m1|res[15]~1_combout  = (\inst|m1|res[15]~0_combout  & (!\inst19|const_sel~combout  & (!\inst19|Selector1~0_combout  & \inst19|Selector0~0_combout )))

	.dataa(!\inst|m1|res[15]~0_combout ),
	.datab(!\inst19|const_sel~combout ),
	.datac(!\inst19|Selector1~0_combout ),
	.datad(!\inst19|Selector0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[15]~1 .extended_lut = "off";
defparam \inst|m1|res[15]~1 .lut_mask = 64'h0040004000400040;
defparam \inst|m1|res[15]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[15]~2 (
// Equation(s):
// \inst|m1|res[15]~2_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg15|q [15] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg14|q [15] ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg13|q [15] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg12|q [15] ) ) )

	.dataa(!\inst|rf|reg12|q [15]),
	.datab(!\inst|rf|reg13|q [15]),
	.datac(!\inst|rf|reg14|q [15]),
	.datad(!\inst|rf|reg15|q [15]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[15]~2 .extended_lut = "off";
defparam \inst|m1|res[15]~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[15]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[15]~3 (
// Equation(s):
// \inst|m1|res[15]~3_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg7|q [15] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg6|q [15] ) ) ) # ( \inst19|Selector3~0_combout  
// & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg5|q [15] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg4|q [15] ) ) )

	.dataa(!\inst|rf|reg4|q [15]),
	.datab(!\inst|rf|reg5|q [15]),
	.datac(!\inst|rf|reg6|q [15]),
	.datad(!\inst|rf|reg7|q [15]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[15]~3 .extended_lut = "off";
defparam \inst|m1|res[15]~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[15]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[15]~4 (
// Equation(s):
// \inst|m1|res[15]~4_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg3|q [15] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg2|q [15] ) ) ) # ( \inst19|Selector3~0_combout  
// & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg1|q [15] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg0|q [15] ) ) )

	.dataa(!\inst|rf|reg0|q [15]),
	.datab(!\inst|rf|reg1|q [15]),
	.datac(!\inst|rf|reg2|q [15]),
	.datad(!\inst|rf|reg3|q [15]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[15]~4 .extended_lut = "off";
defparam \inst|m1|res[15]~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[15]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[15]~6 (
// Equation(s):
// \inst|m1|res[15]~6_combout  = ( \inst|m1|res[15]~4_combout  & ( \inst|m1|res[15]~5_combout  & ( (!\inst19|Selector0~0_combout  & ((!\inst19|Selector1~0_combout ) # ((\inst|m1|res[15]~3_combout )))) # (\inst19|Selector0~0_combout  & 
// (((\inst|m1|res[15]~2_combout )))) ) ) ) # ( !\inst|m1|res[15]~4_combout  & ( \inst|m1|res[15]~5_combout  & ( (!\inst19|Selector0~0_combout  & (\inst19|Selector1~0_combout  & ((\inst|m1|res[15]~3_combout )))) # (\inst19|Selector0~0_combout  & 
// (((\inst|m1|res[15]~2_combout )))) ) ) )

	.dataa(!\inst19|Selector1~0_combout ),
	.datab(!\inst19|Selector0~0_combout ),
	.datac(!\inst|m1|res[15]~2_combout ),
	.datad(!\inst|m1|res[15]~3_combout ),
	.datae(!\inst|m1|res[15]~4_combout ),
	.dataf(!\inst|m1|res[15]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[15]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[15]~6 .extended_lut = "off";
defparam \inst|m1|res[15]~6 .lut_mask = 64'h0000000003478BCF;
defparam \inst|m1|res[15]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Decoder0~2 (
// Equation(s):
// \inst19|Decoder0~2_combout  = (!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & (\inst19|Decoder0~0_combout  & \inst19|Decoder0~1_combout ))

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datab(!\inst19|Decoder0~0_combout ),
	.datac(!\inst19|Decoder0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Decoder0~2 .extended_lut = "off";
defparam \inst19|Decoder0~2 .lut_mask = 64'h0202020202020202;
defparam \inst19|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[15]~7 (
// Equation(s):
// \inst|m1|res[15]~7_combout  = ( !\inst19|Decoder0~2_combout  & ( (\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout  & \inst19|const_sel~combout ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout ),
	.datab(!\inst19|const_sel~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst19|Decoder0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[15]~7 .extended_lut = "off";
defparam \inst|m1|res[15]~7 .lut_mask = 64'h1111000011110000;
defparam \inst|m1|res[15]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[15]~34 (
// Equation(s):
// \inst|m1|res[15]~34_combout  = ((\inst|m1|res[15]~7_combout ) # (\inst|m1|res[15]~6_combout )) # (\inst|m1|res[15]~1_combout )

	.dataa(!\inst|m1|res[15]~1_combout ),
	.datab(!\inst|m1|res[15]~6_combout ),
	.datac(!\inst|m1|res[15]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[15]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[15]~34 .extended_lut = "off";
defparam \inst|m1|res[15]~34 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \inst|m1|res[15]~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[0]~61 (
// Equation(s):
// \inst|m2|res[0]~61_combout  = (!\inst19|op_sel [0] & (\inst19|op_sel [1] & (\inst|m1|res[15]~34_combout ))) # (\inst19|op_sel [0] & (((\inst|m1|res[1]~162_combout ))))

	.dataa(!\inst19|op_sel [0]),
	.datab(!\inst19|op_sel [1]),
	.datac(!\inst|m1|res[15]~34_combout ),
	.datad(!\inst|m1|res[1]~162_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[0]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[0]~61 .extended_lut = "off";
defparam \inst|m2|res[0]~61 .lut_mask = 64'h0257025702570257;
defparam \inst|m2|res[0]~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Mux2~0 (
// Equation(s):
// \inst19|Mux2~0_combout  = ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & 
// (((\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & !\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout )) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout 
// ))) # (\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ((!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  $ 
// (!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Mux2~0 .extended_lut = "off";
defparam \inst19|Mux2~0 .lut_mask = 64'h4F3C00004F3C0000;
defparam \inst19|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|op_sel[2] (
// Equation(s):
// \inst19|op_sel [2] = ( \inst19|op_sel [2] & ( \inst19|WideOr0~0_combout  ) ) # ( \inst19|op_sel [2] & ( !\inst19|WideOr0~0_combout  & ( \inst19|Mux2~0_combout  ) ) ) # ( !\inst19|op_sel [2] & ( !\inst19|WideOr0~0_combout  & ( \inst19|Mux2~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst19|Mux2~0_combout ),
	.datae(!\inst19|op_sel [2]),
	.dataf(!\inst19|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|op_sel [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|op_sel[2] .extended_lut = "off";
defparam \inst19|op_sel[2] .lut_mask = 64'h00FF00FF0000FFFF;
defparam \inst19|op_sel[2] .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg8|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg12|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~16 (
// Equation(s):
// \inst|m1|res[0]~16_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg12|q [0] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg8|q [0] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg4|q [0] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg0|q [0] ) ) )

	.dataa(!\inst|rf|reg0|q [0]),
	.datab(!\inst|rf|reg4|q [0]),
	.datac(!\inst|rf|reg8|q [0]),
	.datad(!\inst|rf|reg12|q [0]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~16 .extended_lut = "off";
defparam \inst|m1|res[0]~16 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[0]~16 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~17 (
// Equation(s):
// \inst|m1|res[0]~17_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg13|q [0] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg9|q [0] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg5|q [0] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg1|q [0] ) ) )

	.dataa(!\inst|rf|reg1|q [0]),
	.datab(!\inst|rf|reg5|q [0]),
	.datac(!\inst|rf|reg9|q [0]),
	.datad(!\inst|rf|reg13|q [0]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~17 .extended_lut = "off";
defparam \inst|m1|res[0]~17 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[0]~17 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg2|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~18 (
// Equation(s):
// \inst|m1|res[0]~18_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg14|q [0] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg10|q [0] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg6|q [0] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg2|q [0] ) ) )

	.dataa(!\inst|rf|reg2|q [0]),
	.datab(!\inst|rf|reg6|q [0]),
	.datac(!\inst|rf|reg10|q [0]),
	.datad(!\inst|rf|reg14|q [0]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~18 .extended_lut = "off";
defparam \inst|m1|res[0]~18 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[0]~18 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg3|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~19 (
// Equation(s):
// \inst|m1|res[0]~19_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg15|q [0] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg11|q [0] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg7|q [0] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg3|q [0] ) ) )

	.dataa(!\inst|rf|reg3|q [0]),
	.datab(!\inst|rf|reg7|q [0]),
	.datac(!\inst|rf|reg11|q [0]),
	.datad(!\inst|rf|reg15|q [0]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~19 .extended_lut = "off";
defparam \inst|m1|res[0]~19 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[0]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~20 (
// Equation(s):
// \inst|m1|res[0]~20_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|m1|res[0]~19_combout  ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|m1|res[0]~18_combout  ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|m1|res[0]~17_combout  ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|m1|res[0]~16_combout  ) ) )

	.dataa(!\inst|m1|res[0]~16_combout ),
	.datab(!\inst|m1|res[0]~17_combout ),
	.datac(!\inst|m1|res[0]~18_combout ),
	.datad(!\inst|m1|res[0]~19_combout ),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~20 .extended_lut = "off";
defparam \inst|m1|res[0]~20 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[0]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~21 (
// Equation(s):
// \inst|m1|res[0]~21_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a99~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a67~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a35~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~21 .extended_lut = "off";
defparam \inst|m1|res[0]~21 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[0]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~22 (
// Equation(s):
// \inst|m1|res[0]~22_combout  = ( \inst19|Decoder0~1_combout  & ( \inst|m1|res[0]~21_combout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & ((!\inst19|Decoder0~0_combout ) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst19|Decoder0~1_combout  & ( \inst|m1|res[0]~21_combout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \inst19|const_sel~combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Decoder0~0_combout ),
	.datad(!\inst19|const_sel~combout ),
	.datae(!\inst19|Decoder0~1_combout ),
	.dataf(!\inst|m1|res[0]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~22 .extended_lut = "off";
defparam \inst|m1|res[0]~22 .lut_mask = 64'h0000000000AA00A2;
defparam \inst|m1|res[0]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~23 (
// Equation(s):
// \inst|m1|res[0]~23_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a227~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a195~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a163~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a131~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~23 .extended_lut = "off";
defparam \inst|m1|res[0]~23 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[0]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~24 (
// Equation(s):
// \inst|m1|res[0]~24_combout  = ( \inst19|Decoder0~1_combout  & ( \inst|m1|res[0]~23_combout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & ((!\inst19|Decoder0~0_combout ) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst19|Decoder0~1_combout  & ( \inst|m1|res[0]~23_combout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \inst19|const_sel~combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Decoder0~0_combout ),
	.datad(!\inst19|const_sel~combout ),
	.datae(!\inst19|Decoder0~1_combout ),
	.dataf(!\inst|m1|res[0]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~24 .extended_lut = "off";
defparam \inst|m1|res[0]~24 .lut_mask = 64'h0000000000550051;
defparam \inst|m1|res[0]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~25 (
// Equation(s):
// \inst|m1|res[0]~25_combout  = (((!\inst19|const_sel~combout  & \inst|m1|res[0]~20_combout )) # (\inst|m1|res[0]~24_combout )) # (\inst|m1|res[0]~22_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[0]~20_combout ),
	.datac(!\inst|m1|res[0]~22_combout ),
	.datad(!\inst|m1|res[0]~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~25 .extended_lut = "off";
defparam \inst|m1|res[0]~25 .lut_mask = 64'h2FFF2FFF2FFF2FFF;
defparam \inst|m1|res[0]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~37 (
// Equation(s):
// \inst|al_shift|al|au|Add0~37_sumout  = SUM(( !\inst19|op_sel [0] $ (!\inst|m1|res[0]~25_combout ) ) + ( \inst19|op_sel [0] ) + ( !VCC ))
// \inst|al_shift|al|au|Add0~38  = CARRY(( !\inst19|op_sel [0] $ (!\inst|m1|res[0]~25_combout ) ) + ( \inst19|op_sel [0] ) + ( !VCC ))

	.dataa(!\inst19|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[0]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~37_sumout ),
	.cout(\inst|al_shift|al|au|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~37 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~37 .lut_mask = 64'h0000AAAA000055AA;
defparam \inst|al_shift|al|au|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[0]~164 (
// Equation(s):
// \inst|m1|res[0]~164_combout  = (!\inst19|const_sel~combout  & \inst|m1|res[0]~20_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[0]~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[0]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[0]~164 .extended_lut = "off";
defparam \inst|m1|res[0]~164 .lut_mask = 64'h2222222222222222;
defparam \inst|m1|res[0]~164 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|lu|m4|Mux15~0 (
// Equation(s):
// \inst|al_shift|al|lu|m4|Mux15~0_combout  = ( \inst19|op_sel [1] & ( \inst|rf|a1|Mux15~4_combout  & ( (((\inst19|op_sel [0]) # (\inst|m1|res[0]~164_combout )) # (\inst|m1|res[0]~22_combout )) # (\inst|m1|res[0]~24_combout ) ) ) ) # ( !\inst19|op_sel [1] & 
// ( \inst|rf|a1|Mux15~4_combout  & ( (!\inst|m1|res[0]~24_combout  & (!\inst|m1|res[0]~22_combout  & (!\inst|m1|res[0]~164_combout  & !\inst19|op_sel [0]))) ) ) ) # ( \inst19|op_sel [1] & ( !\inst|rf|a1|Mux15~4_combout  & ( (!\inst|m1|res[0]~24_combout  & 
// (!\inst|m1|res[0]~22_combout  & (!\inst|m1|res[0]~164_combout  & !\inst19|op_sel [0]))) ) ) ) # ( !\inst19|op_sel [1] & ( !\inst|rf|a1|Mux15~4_combout  & ( (!\inst19|op_sel [0]) # ((!\inst|m1|res[0]~24_combout  & (!\inst|m1|res[0]~22_combout  & 
// !\inst|m1|res[0]~164_combout ))) ) ) )

	.dataa(!\inst|m1|res[0]~24_combout ),
	.datab(!\inst|m1|res[0]~22_combout ),
	.datac(!\inst|m1|res[0]~164_combout ),
	.datad(!\inst19|op_sel [0]),
	.datae(!\inst19|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|lu|m4|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|lu|m4|Mux15~0 .extended_lut = "off";
defparam \inst|al_shift|al|lu|m4|Mux15~0 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|al_shift|al|lu|m4|Mux15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[0]~62 (
// Equation(s):
// \inst|m2|res[0]~62_combout  = (!\inst19|op_sel [2] & (\inst|rf|a1|Mux15~4_combout  & (\inst|al_shift|al|au|Add0~37_sumout ))) # (\inst19|op_sel [2] & (((!\inst|al_shift|al|lu|m4|Mux15~0_combout ))))

	.dataa(!\inst|rf|a1|Mux15~4_combout ),
	.datab(!\inst19|op_sel [2]),
	.datac(!\inst|al_shift|al|au|Add0~37_sumout ),
	.datad(!\inst|al_shift|al|lu|m4|Mux15~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[0]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[0]~62 .extended_lut = "off";
defparam \inst|m2|res[0]~62 .lut_mask = 64'h3704370437043704;
defparam \inst|m2|res[0]~62 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Decoder0~4 (
// Equation(s):
// \inst19|Decoder0~4_combout  = ( !\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( (!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & !\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ))) 
// ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datac(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datad(!\inst12|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datae(!\inst12|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Decoder0~4 .extended_lut = "off";
defparam \inst19|Decoder0~4 .lut_mask = 64'h0200000002000000;
defparam \inst19|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3] = (\inst|rf|a1|Mux0~4_combout  & (!\inst|rf|a1|Mux1~4_combout  & (!\inst|rf|a1|Mux2~4_combout  & \inst19|Decoder0~4_combout )))

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst|rf|a1|Mux1~4_combout ),
	.datac(!\inst|rf|a1|Mux2~4_combout ),
	.datad(!\inst19|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3] .lut_mask = 64'h0040004000400040;
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout  = (\inst|rf|a1|Mux0~4_combout  & (!\inst|rf|a1|Mux1~4_combout  & !\inst|rf|a1|Mux2~4_combout ))

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst|rf|a1|Mux1~4_combout ),
	.datac(!\inst|rf|a1|Mux2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0 .lut_mask = 64'h4040404040404040;
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[0]~25_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|decode2|w_anode1047w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3] = (!\inst|rf|a1|Mux0~4_combout  & (!\inst|rf|a1|Mux1~4_combout  & (!\inst|rf|a1|Mux2~4_combout  & \inst19|Decoder0~4_combout )))

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst|rf|a1|Mux1~4_combout ),
	.datac(!\inst|rf|a1|Mux2~4_combout ),
	.datad(!\inst19|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1047w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1047w[3] .lut_mask = 64'h0080008000800080;
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1047w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3] = (!\inst|rf|a1|Mux0~4_combout  & (!\inst|rf|a1|Mux1~4_combout  & !\inst|rf|a1|Mux2~4_combout ))

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst|rf|a1|Mux1~4_combout ),
	.datac(!\inst|rf|a1|Mux2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w[3] .lut_mask = 64'h8080808080808080;
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[0]~25_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|decode2|w_anode1064w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3] = (!\inst|rf|a1|Mux0~4_combout  & (!\inst|rf|a1|Mux1~4_combout  & (\inst|rf|a1|Mux2~4_combout  & \inst19|Decoder0~4_combout )))

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst|rf|a1|Mux1~4_combout ),
	.datac(!\inst|rf|a1|Mux2~4_combout ),
	.datad(!\inst19|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1064w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1064w[3] .lut_mask = 64'h0008000800080008;
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1064w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3] = (!\inst|rf|a1|Mux0~4_combout  & (!\inst|rf|a1|Mux1~4_combout  & \inst|rf|a1|Mux2~4_combout ))

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst|rf|a1|Mux1~4_combout ),
	.datac(!\inst|rf|a1|Mux2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w[3] .lut_mask = 64'h0808080808080808;
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[0]~25_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|decode2|w_anode1074w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3] = (!\inst|rf|a1|Mux0~4_combout  & (\inst|rf|a1|Mux1~4_combout  & (!\inst|rf|a1|Mux2~4_combout  & \inst19|Decoder0~4_combout )))

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst|rf|a1|Mux1~4_combout ),
	.datac(!\inst|rf|a1|Mux2~4_combout ),
	.datad(!\inst19|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1074w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1074w[3] .lut_mask = 64'h0020002000200020;
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1074w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3] = (!\inst|rf|a1|Mux0~4_combout  & (\inst|rf|a1|Mux1~4_combout  & !\inst|rf|a1|Mux2~4_combout ))

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst|rf|a1|Mux1~4_combout ),
	.datac(!\inst|rf|a1|Mux2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w[3] .lut_mask = 64'h2020202020202020;
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[0]~25_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|decode2|w_anode1084w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3] = (!\inst|rf|a1|Mux0~4_combout  & (\inst|rf|a1|Mux1~4_combout  & (\inst|rf|a1|Mux2~4_combout  & \inst19|Decoder0~4_combout )))

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst|rf|a1|Mux1~4_combout ),
	.datac(!\inst|rf|a1|Mux2~4_combout ),
	.datad(!\inst19|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1084w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1084w[3] .lut_mask = 64'h0002000200020002;
defparam \inst13|altsyncram_component|auto_generated|decode2|w_anode1084w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w[3] (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3] = (!\inst|rf|a1|Mux0~4_combout  & (\inst|rf|a1|Mux1~4_combout  & \inst|rf|a1|Mux2~4_combout ))

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst|rf|a1|Mux1~4_combout ),
	.datac(!\inst|rf|a1|Mux2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w[3] .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w[3] .lut_mask = 64'h0202020202020202;
defparam \inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[0]~25_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout  = ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst13|altsyncram_component|auto_generated|ram_block1a48~portadataout  ) ) ) # ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst13|altsyncram_component|auto_generated|ram_block1a32~portadataout  ) ) ) # ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst13|altsyncram_component|auto_generated|ram_block1a16~portadataout  ) ) ) # ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst13|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst13|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[0]~63 (
// Equation(s):
// \inst|m2|res[0]~63_combout  = (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\inst|m2|res[14]~3_combout  & \inst13|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # 
// (\inst13|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ))) # (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst|m2|res[14]~3_combout  & 
// (\inst13|altsyncram_component|auto_generated|ram_block1a64~portadataout )))

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst|m2|res[14]~3_combout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[0]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[0]~63 .extended_lut = "off";
defparam \inst|m2|res[0]~63 .lut_mask = 64'h03AB03AB03AB03AB;
defparam \inst|m2|res[0]~63 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[0]~64 (
// Equation(s):
// \inst|m2|res[0]~64_combout  = ( \inst|m2|res[0]~63_combout  & ( ((!\inst19|op_sel [3] & ((\inst|m2|res[0]~62_combout ))) # (\inst19|op_sel [3] & (\inst|m2|res[0]~61_combout ))) # (\inst19|data_sel~combout ) ) ) # ( !\inst|m2|res[0]~63_combout  & ( 
// (!\inst19|data_sel~combout  & ((!\inst19|op_sel [3] & ((\inst|m2|res[0]~62_combout ))) # (\inst19|op_sel [3] & (\inst|m2|res[0]~61_combout )))) ) )

	.dataa(!\inst19|data_sel~combout ),
	.datab(!\inst19|op_sel [3]),
	.datac(!\inst|m2|res[0]~61_combout ),
	.datad(!\inst|m2|res[0]~62_combout ),
	.datae(!\inst|m2|res[0]~63_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[0]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[0]~64 .extended_lut = "off";
defparam \inst|m2|res[0]~64 .lut_mask = 64'h028A57DF028A57DF;
defparam \inst|m2|res[0]~64 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[0] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux15~0 (
// Equation(s):
// \inst|rf|a1|Mux15~0_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg12|q [0] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg8|q [0] ) ) ) # ( \inst19|Selector5~0_combout  
// & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg4|q [0] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg0|q [0] ) ) )

	.dataa(!\inst|rf|reg0|q [0]),
	.datab(!\inst|rf|reg4|q [0]),
	.datac(!\inst|rf|reg8|q [0]),
	.datad(!\inst|rf|reg12|q [0]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux15~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux15~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux15~1 (
// Equation(s):
// \inst|rf|a1|Mux15~1_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg13|q [0] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg9|q [0] ) ) ) # ( \inst19|Selector5~0_combout  
// & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg5|q [0] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg1|q [0] ) ) )

	.dataa(!\inst|rf|reg1|q [0]),
	.datab(!\inst|rf|reg5|q [0]),
	.datac(!\inst|rf|reg9|q [0]),
	.datad(!\inst|rf|reg13|q [0]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux15~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux15~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux15~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux15~2 (
// Equation(s):
// \inst|rf|a1|Mux15~2_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg14|q [0] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg10|q [0] ) ) ) # ( \inst19|Selector5~0_combout 
//  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg6|q [0] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg2|q [0] ) ) )

	.dataa(!\inst|rf|reg2|q [0]),
	.datab(!\inst|rf|reg6|q [0]),
	.datac(!\inst|rf|reg10|q [0]),
	.datad(!\inst|rf|reg14|q [0]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux15~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux15~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux15~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux15~3 (
// Equation(s):
// \inst|rf|a1|Mux15~3_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg15|q [0] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg11|q [0] ) ) ) # ( \inst19|Selector5~0_combout 
//  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg7|q [0] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg3|q [0] ) ) )

	.dataa(!\inst|rf|reg3|q [0]),
	.datab(!\inst|rf|reg7|q [0]),
	.datac(!\inst|rf|reg11|q [0]),
	.datad(!\inst|rf|reg15|q [0]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux15~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux15~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux15~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux15~4 (
// Equation(s):
// \inst|rf|a1|Mux15~4_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux15~3_combout  ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux15~2_combout  ) ) ) # ( 
// \inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux15~1_combout  ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux15~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux15~0_combout ),
	.datab(!\inst|rf|a1|Mux15~1_combout ),
	.datac(!\inst|rf|a1|Mux15~2_combout ),
	.datad(!\inst|rf|a1|Mux15~3_combout ),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux15~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux15~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux15~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~33 (
// Equation(s):
// \inst|al_shift|al|au|Add0~33_sumout  = SUM(( !\inst19|op_sel [0] $ (!\inst|m1|res[1]~162_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~38  ))
// \inst|al_shift|al|au|Add0~34  = CARRY(( !\inst19|op_sel [0] $ (!\inst|m1|res[1]~162_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~38  ))

	.dataa(!\inst19|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[1]~162_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~33_sumout ),
	.cout(\inst|al_shift|al|au|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~33 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~33 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f1|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f1|s~0_combout  = !\inst|rf|a1|Mux14~4_combout  $ (!\inst|rf|a1|Mux15~4_combout  $ (!\inst|al_shift|al|au|Add0~33_sumout  $ (!\inst|al_shift|al|au|Add0~37_sumout )))

	.dataa(!\inst|rf|a1|Mux14~4_combout ),
	.datab(!\inst|rf|a1|Mux15~4_combout ),
	.datac(!\inst|al_shift|al|au|Add0~33_sumout ),
	.datad(!\inst|al_shift|al|au|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f1|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f1|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f1|s~0 .lut_mask = 64'h6996699669966996;
defparam \inst|al_shift|al|au|f1|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~160 (
// Equation(s):
// \inst|m1|res[1]~160_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a228~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a196~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a164~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a132~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~160 .extended_lut = "off";
defparam \inst|m1|res[1]~160 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[1]~160 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~161 (
// Equation(s):
// \inst|m1|res[1]~161_combout  = ( \inst19|Decoder0~1_combout  & ( \inst|m1|res[1]~160_combout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & ((!\inst19|Decoder0~0_combout ) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst19|Decoder0~1_combout  & ( \inst|m1|res[1]~160_combout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \inst19|const_sel~combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Decoder0~0_combout ),
	.datad(!\inst19|const_sel~combout ),
	.datae(!\inst19|Decoder0~1_combout ),
	.dataf(!\inst|m1|res[1]~160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~161 .extended_lut = "off";
defparam \inst|m1|res[1]~161 .lut_mask = 64'h0000000000550051;
defparam \inst|m1|res[1]~161 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~158 (
// Equation(s):
// \inst|m1|res[1]~158_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a100~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a68~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a36~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~158 .extended_lut = "off";
defparam \inst|m1|res[1]~158 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[1]~158 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~159 (
// Equation(s):
// \inst|m1|res[1]~159_combout  = ( \inst19|Decoder0~1_combout  & ( \inst|m1|res[1]~158_combout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & ((!\inst19|Decoder0~0_combout ) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst19|Decoder0~1_combout  & ( \inst|m1|res[1]~158_combout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \inst19|const_sel~combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Decoder0~0_combout ),
	.datad(!\inst19|const_sel~combout ),
	.datae(!\inst19|Decoder0~1_combout ),
	.dataf(!\inst|m1|res[1]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~159 .extended_lut = "off";
defparam \inst|m1|res[1]~159 .lut_mask = 64'h0000000000AA00A2;
defparam \inst|m1|res[1]~159 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~163 (
// Equation(s):
// \inst|m1|res[1]~163_combout  = (!\inst19|const_sel~combout  & \inst|m1|res[1]~157_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[1]~157_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~163 .extended_lut = "off";
defparam \inst|m1|res[1]~163 .lut_mask = 64'h2222222222222222;
defparam \inst|m1|res[1]~163 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[1]~57 (
// Equation(s):
// \inst|m2|res[1]~57_combout  = ( \inst19|op_sel [1] & ( \inst|rf|a1|Mux14~4_combout  & ( (((\inst19|op_sel [0]) # (\inst|m1|res[1]~163_combout )) # (\inst|m1|res[1]~159_combout )) # (\inst|m1|res[1]~161_combout ) ) ) ) # ( !\inst19|op_sel [1] & ( 
// \inst|rf|a1|Mux14~4_combout  & ( (!\inst|m1|res[1]~161_combout  & (!\inst|m1|res[1]~159_combout  & (!\inst|m1|res[1]~163_combout  & !\inst19|op_sel [0]))) ) ) ) # ( \inst19|op_sel [1] & ( !\inst|rf|a1|Mux14~4_combout  & ( (!\inst|m1|res[1]~161_combout  & 
// (!\inst|m1|res[1]~159_combout  & (!\inst|m1|res[1]~163_combout  & !\inst19|op_sel [0]))) ) ) ) # ( !\inst19|op_sel [1] & ( !\inst|rf|a1|Mux14~4_combout  & ( (!\inst19|op_sel [0]) # ((!\inst|m1|res[1]~161_combout  & (!\inst|m1|res[1]~159_combout  & 
// !\inst|m1|res[1]~163_combout ))) ) ) )

	.dataa(!\inst|m1|res[1]~161_combout ),
	.datab(!\inst|m1|res[1]~159_combout ),
	.datac(!\inst|m1|res[1]~163_combout ),
	.datad(!\inst19|op_sel [0]),
	.datae(!\inst19|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[1]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[1]~57 .extended_lut = "off";
defparam \inst|m2|res[1]~57 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[1]~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[14]~8 (
// Equation(s):
// \inst|m2|res[14]~8_combout  = (!\inst19|op_sel [3] & ((\inst19|op_sel [2]))) # (\inst19|op_sel [3] & (\inst19|op_sel [0]))

	.dataa(!\inst19|op_sel [0]),
	.datab(!\inst19|op_sel [2]),
	.datac(!\inst19|op_sel [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[14]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[14]~8 .extended_lut = "off";
defparam \inst|m2|res[14]~8 .lut_mask = 64'h3535353535353535;
defparam \inst|m2|res[14]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[1]~58 (
// Equation(s):
// \inst|m2|res[1]~58_combout  = ( \inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[2]~151_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[0]~25_combout  ) ) ) # ( \inst|m2|res[14]~8_combout  & ( 
// !\inst19|op_sel [3] & ( !\inst|m2|res[1]~57_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( !\inst19|op_sel [3] & ( \inst|al_shift|al|au|f1|s~0_combout  ) ) )

	.dataa(!\inst|al_shift|al|au|f1|s~0_combout ),
	.datab(!\inst|m2|res[1]~57_combout ),
	.datac(!\inst|m1|res[0]~25_combout ),
	.datad(!\inst|m1|res[2]~151_combout ),
	.datae(!\inst|m2|res[14]~8_combout ),
	.dataf(!\inst19|op_sel [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[1]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[1]~58 .extended_lut = "off";
defparam \inst|m2|res[1]~58 .lut_mask = 64'h5555CCCC0F0F00FF;
defparam \inst|m2|res[1]~58 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[1]~162_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[1]~162_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[1]~162_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[1]~162_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[1]~162_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[1]~59 (
// Equation(s):
// \inst|m2|res[1]~59_combout  = ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a49~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a33~portadataout  ) ) ) # ( 
// \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a17~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a1~portadataout  ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[1]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[1]~59 .extended_lut = "off";
defparam \inst|m2|res[1]~59 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m2|res[1]~59 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[1]~60 (
// Equation(s):
// \inst|m2|res[1]~60_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( \inst|m2|res[1]~59_combout  & ( (!\inst19|data_sel~combout  & (((\inst|m2|res[1]~58_combout )))) # (\inst19|data_sel~combout  & 
// ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\inst|m2|res[14]~3_combout )))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( \inst|m2|res[1]~59_combout  & ( (!\inst19|data_sel~combout  & 
// ((\inst|m2|res[1]~58_combout ))) # (\inst19|data_sel~combout  & (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \inst13|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( !\inst|m2|res[1]~59_combout  & ( 
// (!\inst19|data_sel~combout  & ((\inst|m2|res[1]~58_combout ))) # (\inst19|data_sel~combout  & (\inst|m2|res[14]~3_combout )) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( !\inst|m2|res[1]~59_combout  & ( 
// (!\inst19|data_sel~combout  & \inst|m2|res[1]~58_combout ) ) ) )

	.dataa(!\inst19|data_sel~combout ),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\inst|m2|res[14]~3_combout ),
	.datad(!\inst|m2|res[1]~58_combout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.dataf(!\inst|m2|res[1]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[1]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[1]~60 .extended_lut = "off";
defparam \inst|m2|res[1]~60 .lut_mask = 64'h00AA05AF44EE45EF;
defparam \inst|m2|res[1]~60 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[1] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[1]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[1] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~153 (
// Equation(s):
// \inst|m1|res[1]~153_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg12|q [1] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg8|q [1] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg4|q [1] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg0|q [1] ) ) )

	.dataa(!\inst|rf|reg0|q [1]),
	.datab(!\inst|rf|reg4|q [1]),
	.datac(!\inst|rf|reg8|q [1]),
	.datad(!\inst|rf|reg12|q [1]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~153 .extended_lut = "off";
defparam \inst|m1|res[1]~153 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[1]~153 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~154 (
// Equation(s):
// \inst|m1|res[1]~154_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg13|q [1] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg9|q [1] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg5|q [1] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg1|q [1] ) ) )

	.dataa(!\inst|rf|reg1|q [1]),
	.datab(!\inst|rf|reg5|q [1]),
	.datac(!\inst|rf|reg9|q [1]),
	.datad(!\inst|rf|reg13|q [1]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~154 .extended_lut = "off";
defparam \inst|m1|res[1]~154 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[1]~154 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~155 (
// Equation(s):
// \inst|m1|res[1]~155_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg14|q [1] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg10|q [1] ) ) ) # ( \inst19|Selector1~0_combout 
//  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg6|q [1] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg2|q [1] ) ) )

	.dataa(!\inst|rf|reg2|q [1]),
	.datab(!\inst|rf|reg6|q [1]),
	.datac(!\inst|rf|reg10|q [1]),
	.datad(!\inst|rf|reg14|q [1]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~155 .extended_lut = "off";
defparam \inst|m1|res[1]~155 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[1]~155 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~156 (
// Equation(s):
// \inst|m1|res[1]~156_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg15|q [1] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg11|q [1] ) ) ) # ( \inst19|Selector1~0_combout 
//  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg7|q [1] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg3|q [1] ) ) )

	.dataa(!\inst|rf|reg3|q [1]),
	.datab(!\inst|rf|reg7|q [1]),
	.datac(!\inst|rf|reg11|q [1]),
	.datad(!\inst|rf|reg15|q [1]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~156 .extended_lut = "off";
defparam \inst|m1|res[1]~156 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[1]~156 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~157 (
// Equation(s):
// \inst|m1|res[1]~157_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|m1|res[1]~156_combout  ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|m1|res[1]~155_combout  ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|m1|res[1]~154_combout  ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|m1|res[1]~153_combout  ) ) )

	.dataa(!\inst|m1|res[1]~153_combout ),
	.datab(!\inst|m1|res[1]~154_combout ),
	.datac(!\inst|m1|res[1]~155_combout ),
	.datad(!\inst|m1|res[1]~156_combout ),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~157 .extended_lut = "off";
defparam \inst|m1|res[1]~157 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[1]~157 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[1]~162 (
// Equation(s):
// \inst|m1|res[1]~162_combout  = (((!\inst19|const_sel~combout  & \inst|m1|res[1]~157_combout )) # (\inst|m1|res[1]~161_combout )) # (\inst|m1|res[1]~159_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[1]~157_combout ),
	.datac(!\inst|m1|res[1]~159_combout ),
	.datad(!\inst|m1|res[1]~161_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[1]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[1]~162 .extended_lut = "off";
defparam \inst|m1|res[1]~162 .lut_mask = 64'h2FFF2FFF2FFF2FFF;
defparam \inst|m1|res[1]~162 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~29 (
// Equation(s):
// \inst|al_shift|al|au|Add0~29_sumout  = SUM(( !\inst19|op_sel [0] $ (!\inst|m1|res[2]~151_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~34  ))
// \inst|al_shift|al|au|Add0~30  = CARRY(( !\inst19|op_sel [0] $ (!\inst|m1|res[2]~151_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~34  ))

	.dataa(!\inst19|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[2]~151_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~29_sumout ),
	.cout(\inst|al_shift|al|au|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~29 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~29 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f1|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f1|c~0_combout  = (!\inst|rf|a1|Mux14~4_combout  & (\inst|al_shift|al|au|Add0~33_sumout  & (!\inst|rf|a1|Mux15~4_combout  $ (!\inst|al_shift|al|au|Add0~37_sumout )))) # (\inst|rf|a1|Mux14~4_combout  & ((!\inst|rf|a1|Mux15~4_combout  $ 
// (!\inst|al_shift|al|au|Add0~37_sumout )) # (\inst|al_shift|al|au|Add0~33_sumout )))

	.dataa(!\inst|rf|a1|Mux14~4_combout ),
	.datab(!\inst|rf|a1|Mux15~4_combout ),
	.datac(!\inst|al_shift|al|au|Add0~33_sumout ),
	.datad(!\inst|al_shift|al|au|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f1|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f1|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f1|c~0 .lut_mask = 64'h174D174D174D174D;
defparam \inst|al_shift|al|au|f1|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f2|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f2|s~0_combout  = !\inst|rf|a1|Mux13~4_combout  $ (!\inst|al_shift|al|au|Add0~29_sumout  $ (\inst|al_shift|al|au|f1|c~0_combout ))

	.dataa(!\inst|rf|a1|Mux13~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~29_sumout ),
	.datac(!\inst|al_shift|al|au|f1|c~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f2|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f2|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f2|s~0 .lut_mask = 64'h6969696969696969;
defparam \inst|al_shift|al|au|f2|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~149 (
// Equation(s):
// \inst|m1|res[2]~149_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a229~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a197~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a165~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a133~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~149 .extended_lut = "off";
defparam \inst|m1|res[2]~149 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[2]~149 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~150 (
// Equation(s):
// \inst|m1|res[2]~150_combout  = ( \inst19|Decoder0~1_combout  & ( \inst|m1|res[2]~149_combout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & ((!\inst19|Decoder0~0_combout ) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst19|Decoder0~1_combout  & ( \inst|m1|res[2]~149_combout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \inst19|const_sel~combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Decoder0~0_combout ),
	.datad(!\inst19|const_sel~combout ),
	.datae(!\inst19|Decoder0~1_combout ),
	.dataf(!\inst|m1|res[2]~149_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~150 .extended_lut = "off";
defparam \inst|m1|res[2]~150 .lut_mask = 64'h0000000000550051;
defparam \inst|m1|res[2]~150 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~147 (
// Equation(s):
// \inst|m1|res[2]~147_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a101~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a69~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a37~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~147 .extended_lut = "off";
defparam \inst|m1|res[2]~147 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[2]~147 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~148 (
// Equation(s):
// \inst|m1|res[2]~148_combout  = ( \inst19|Decoder0~1_combout  & ( \inst|m1|res[2]~147_combout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & ((!\inst19|Decoder0~0_combout ) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst19|Decoder0~1_combout  & ( \inst|m1|res[2]~147_combout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \inst19|const_sel~combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Decoder0~0_combout ),
	.datad(!\inst19|const_sel~combout ),
	.datae(!\inst19|Decoder0~1_combout ),
	.dataf(!\inst|m1|res[2]~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~148 .extended_lut = "off";
defparam \inst|m1|res[2]~148 .lut_mask = 64'h0000000000AA00A2;
defparam \inst|m1|res[2]~148 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~152 (
// Equation(s):
// \inst|m1|res[2]~152_combout  = (!\inst19|const_sel~combout  & \inst|m1|res[2]~146_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[2]~146_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~152 .extended_lut = "off";
defparam \inst|m1|res[2]~152 .lut_mask = 64'h2222222222222222;
defparam \inst|m1|res[2]~152 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[2]~53 (
// Equation(s):
// \inst|m2|res[2]~53_combout  = ( \inst19|op_sel [1] & ( \inst|rf|a1|Mux13~4_combout  & ( (((\inst19|op_sel [0]) # (\inst|m1|res[2]~152_combout )) # (\inst|m1|res[2]~148_combout )) # (\inst|m1|res[2]~150_combout ) ) ) ) # ( !\inst19|op_sel [1] & ( 
// \inst|rf|a1|Mux13~4_combout  & ( (!\inst|m1|res[2]~150_combout  & (!\inst|m1|res[2]~148_combout  & (!\inst|m1|res[2]~152_combout  & !\inst19|op_sel [0]))) ) ) ) # ( \inst19|op_sel [1] & ( !\inst|rf|a1|Mux13~4_combout  & ( (!\inst|m1|res[2]~150_combout  & 
// (!\inst|m1|res[2]~148_combout  & (!\inst|m1|res[2]~152_combout  & !\inst19|op_sel [0]))) ) ) ) # ( !\inst19|op_sel [1] & ( !\inst|rf|a1|Mux13~4_combout  & ( (!\inst19|op_sel [0]) # ((!\inst|m1|res[2]~150_combout  & (!\inst|m1|res[2]~148_combout  & 
// !\inst|m1|res[2]~152_combout ))) ) ) )

	.dataa(!\inst|m1|res[2]~150_combout ),
	.datab(!\inst|m1|res[2]~148_combout ),
	.datac(!\inst|m1|res[2]~152_combout ),
	.datad(!\inst19|op_sel [0]),
	.datae(!\inst19|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[2]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[2]~53 .extended_lut = "off";
defparam \inst|m2|res[2]~53 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[2]~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[2]~54 (
// Equation(s):
// \inst|m2|res[2]~54_combout  = ( \inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[3]~140_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[1]~162_combout  ) ) ) # ( \inst|m2|res[14]~8_combout  & ( 
// !\inst19|op_sel [3] & ( !\inst|m2|res[2]~53_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( !\inst19|op_sel [3] & ( \inst|al_shift|al|au|f2|s~0_combout  ) ) )

	.dataa(!\inst|al_shift|al|au|f2|s~0_combout ),
	.datab(!\inst|m2|res[2]~53_combout ),
	.datac(!\inst|m1|res[1]~162_combout ),
	.datad(!\inst|m1|res[3]~140_combout ),
	.datae(!\inst|m2|res[14]~8_combout ),
	.dataf(!\inst19|op_sel [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[2]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[2]~54 .extended_lut = "off";
defparam \inst|m2|res[2]~54 .lut_mask = 64'h5555CCCC0F0F00FF;
defparam \inst|m2|res[2]~54 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[2]~151_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[2]~151_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[2]~151_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[2]~151_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[2]~151_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[2]~55 (
// Equation(s):
// \inst|m2|res[2]~55_combout  = ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a50~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a34~portadataout  ) ) ) # ( 
// \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a18~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a2~portadataout  ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[2]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[2]~55 .extended_lut = "off";
defparam \inst|m2|res[2]~55 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m2|res[2]~55 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[2]~56 (
// Equation(s):
// \inst|m2|res[2]~56_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( \inst|m2|res[2]~55_combout  & ( (!\inst19|data_sel~combout  & (((\inst|m2|res[2]~54_combout )))) # (\inst19|data_sel~combout  & 
// ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\inst|m2|res[14]~3_combout )))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( \inst|m2|res[2]~55_combout  & ( (!\inst19|data_sel~combout  & 
// ((\inst|m2|res[2]~54_combout ))) # (\inst19|data_sel~combout  & (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \inst13|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( !\inst|m2|res[2]~55_combout  & ( 
// (!\inst19|data_sel~combout  & ((\inst|m2|res[2]~54_combout ))) # (\inst19|data_sel~combout  & (\inst|m2|res[14]~3_combout )) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( !\inst|m2|res[2]~55_combout  & ( 
// (!\inst19|data_sel~combout  & \inst|m2|res[2]~54_combout ) ) ) )

	.dataa(!\inst19|data_sel~combout ),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\inst|m2|res[14]~3_combout ),
	.datad(!\inst|m2|res[2]~54_combout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.dataf(!\inst|m2|res[2]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[2]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[2]~56 .extended_lut = "off";
defparam \inst|m2|res[2]~56 .lut_mask = 64'h00AA05AF44EE45EF;
defparam \inst|m2|res[2]~56 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[2] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[2]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[2] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~142 (
// Equation(s):
// \inst|m1|res[2]~142_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg12|q [2] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg8|q [2] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg4|q [2] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg0|q [2] ) ) )

	.dataa(!\inst|rf|reg0|q [2]),
	.datab(!\inst|rf|reg4|q [2]),
	.datac(!\inst|rf|reg8|q [2]),
	.datad(!\inst|rf|reg12|q [2]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~142 .extended_lut = "off";
defparam \inst|m1|res[2]~142 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[2]~142 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~143 (
// Equation(s):
// \inst|m1|res[2]~143_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg13|q [2] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg9|q [2] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg5|q [2] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg1|q [2] ) ) )

	.dataa(!\inst|rf|reg1|q [2]),
	.datab(!\inst|rf|reg5|q [2]),
	.datac(!\inst|rf|reg9|q [2]),
	.datad(!\inst|rf|reg13|q [2]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~143 .extended_lut = "off";
defparam \inst|m1|res[2]~143 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[2]~143 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~144 (
// Equation(s):
// \inst|m1|res[2]~144_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg14|q [2] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg10|q [2] ) ) ) # ( \inst19|Selector1~0_combout 
//  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg6|q [2] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg2|q [2] ) ) )

	.dataa(!\inst|rf|reg2|q [2]),
	.datab(!\inst|rf|reg6|q [2]),
	.datac(!\inst|rf|reg10|q [2]),
	.datad(!\inst|rf|reg14|q [2]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~144 .extended_lut = "off";
defparam \inst|m1|res[2]~144 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[2]~144 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~145 (
// Equation(s):
// \inst|m1|res[2]~145_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg15|q [2] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg11|q [2] ) ) ) # ( \inst19|Selector1~0_combout 
//  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg7|q [2] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg3|q [2] ) ) )

	.dataa(!\inst|rf|reg3|q [2]),
	.datab(!\inst|rf|reg7|q [2]),
	.datac(!\inst|rf|reg11|q [2]),
	.datad(!\inst|rf|reg15|q [2]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~145 .extended_lut = "off";
defparam \inst|m1|res[2]~145 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[2]~145 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~146 (
// Equation(s):
// \inst|m1|res[2]~146_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|m1|res[2]~145_combout  ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|m1|res[2]~144_combout  ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|m1|res[2]~143_combout  ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|m1|res[2]~142_combout  ) ) )

	.dataa(!\inst|m1|res[2]~142_combout ),
	.datab(!\inst|m1|res[2]~143_combout ),
	.datac(!\inst|m1|res[2]~144_combout ),
	.datad(!\inst|m1|res[2]~145_combout ),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~146 .extended_lut = "off";
defparam \inst|m1|res[2]~146 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[2]~146 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[2]~151 (
// Equation(s):
// \inst|m1|res[2]~151_combout  = (((!\inst19|const_sel~combout  & \inst|m1|res[2]~146_combout )) # (\inst|m1|res[2]~150_combout )) # (\inst|m1|res[2]~148_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[2]~146_combout ),
	.datac(!\inst|m1|res[2]~148_combout ),
	.datad(!\inst|m1|res[2]~150_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[2]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[2]~151 .extended_lut = "off";
defparam \inst|m1|res[2]~151 .lut_mask = 64'h2FFF2FFF2FFF2FFF;
defparam \inst|m1|res[2]~151 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~25 (
// Equation(s):
// \inst|al_shift|al|au|Add0~25_sumout  = SUM(( !\inst19|op_sel [0] $ (!\inst|m1|res[3]~140_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~30  ))
// \inst|al_shift|al|au|Add0~26  = CARRY(( !\inst19|op_sel [0] $ (!\inst|m1|res[3]~140_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~30  ))

	.dataa(!\inst19|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[3]~140_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~25_sumout ),
	.cout(\inst|al_shift|al|au|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~25 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~25 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f2|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f2|c~0_combout  = ( \inst|al_shift|al|au|Add0~33_sumout  & ( \inst|al_shift|al|au|Add0~37_sumout  & ( (!\inst|rf|a1|Mux13~4_combout  & (\inst|al_shift|al|au|Add0~29_sumout  & ((!\inst|rf|a1|Mux15~4_combout ) # 
// (\inst|rf|a1|Mux14~4_combout )))) # (\inst|rf|a1|Mux13~4_combout  & (((!\inst|rf|a1|Mux15~4_combout ) # (\inst|al_shift|al|au|Add0~29_sumout )) # (\inst|rf|a1|Mux14~4_combout ))) ) ) ) # ( !\inst|al_shift|al|au|Add0~33_sumout  & ( 
// \inst|al_shift|al|au|Add0~37_sumout  & ( (!\inst|rf|a1|Mux13~4_combout  & (\inst|rf|a1|Mux14~4_combout  & (!\inst|rf|a1|Mux15~4_combout  & \inst|al_shift|al|au|Add0~29_sumout ))) # (\inst|rf|a1|Mux13~4_combout  & (((\inst|rf|a1|Mux14~4_combout  & 
// !\inst|rf|a1|Mux15~4_combout )) # (\inst|al_shift|al|au|Add0~29_sumout ))) ) ) ) # ( \inst|al_shift|al|au|Add0~33_sumout  & ( !\inst|al_shift|al|au|Add0~37_sumout  & ( (!\inst|rf|a1|Mux13~4_combout  & (\inst|al_shift|al|au|Add0~29_sumout  & 
// ((\inst|rf|a1|Mux15~4_combout ) # (\inst|rf|a1|Mux14~4_combout )))) # (\inst|rf|a1|Mux13~4_combout  & (((\inst|al_shift|al|au|Add0~29_sumout ) # (\inst|rf|a1|Mux15~4_combout )) # (\inst|rf|a1|Mux14~4_combout ))) ) ) ) # ( 
// !\inst|al_shift|al|au|Add0~33_sumout  & ( !\inst|al_shift|al|au|Add0~37_sumout  & ( (!\inst|rf|a1|Mux13~4_combout  & (\inst|rf|a1|Mux14~4_combout  & (\inst|rf|a1|Mux15~4_combout  & \inst|al_shift|al|au|Add0~29_sumout ))) # (\inst|rf|a1|Mux13~4_combout  & 
// (((\inst|rf|a1|Mux14~4_combout  & \inst|rf|a1|Mux15~4_combout )) # (\inst|al_shift|al|au|Add0~29_sumout ))) ) ) )

	.dataa(!\inst|rf|a1|Mux13~4_combout ),
	.datab(!\inst|rf|a1|Mux14~4_combout ),
	.datac(!\inst|rf|a1|Mux15~4_combout ),
	.datad(!\inst|al_shift|al|au|Add0~29_sumout ),
	.datae(!\inst|al_shift|al|au|Add0~33_sumout ),
	.dataf(!\inst|al_shift|al|au|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f2|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f2|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f2|c~0 .lut_mask = 64'h0157157F107551F7;
defparam \inst|al_shift|al|au|f2|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f3|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f3|s~0_combout  = !\inst|rf|a1|Mux12~4_combout  $ (!\inst|al_shift|al|au|Add0~25_sumout  $ (\inst|al_shift|al|au|f2|c~0_combout ))

	.dataa(!\inst|rf|a1|Mux12~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~25_sumout ),
	.datac(!\inst|al_shift|al|au|f2|c~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f3|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f3|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f3|s~0 .lut_mask = 64'h6969696969696969;
defparam \inst|al_shift|al|au|f3|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~138 (
// Equation(s):
// \inst|m1|res[3]~138_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a230~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a198~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a166~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a134~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~138 .extended_lut = "off";
defparam \inst|m1|res[3]~138 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[3]~138 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~139 (
// Equation(s):
// \inst|m1|res[3]~139_combout  = ( \inst19|Decoder0~1_combout  & ( \inst|m1|res[3]~138_combout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & ((!\inst19|Decoder0~0_combout ) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst19|Decoder0~1_combout  & ( \inst|m1|res[3]~138_combout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \inst19|const_sel~combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Decoder0~0_combout ),
	.datad(!\inst19|const_sel~combout ),
	.datae(!\inst19|Decoder0~1_combout ),
	.dataf(!\inst|m1|res[3]~138_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~139 .extended_lut = "off";
defparam \inst|m1|res[3]~139 .lut_mask = 64'h0000000000550051;
defparam \inst|m1|res[3]~139 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~136 (
// Equation(s):
// \inst|m1|res[3]~136_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a102~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a70~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a38~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a6~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~136 .extended_lut = "off";
defparam \inst|m1|res[3]~136 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[3]~136 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~137 (
// Equation(s):
// \inst|m1|res[3]~137_combout  = ( \inst19|Decoder0~1_combout  & ( \inst|m1|res[3]~136_combout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & ((!\inst19|Decoder0~0_combout ) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst19|Decoder0~1_combout  & ( \inst|m1|res[3]~136_combout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \inst19|const_sel~combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Decoder0~0_combout ),
	.datad(!\inst19|const_sel~combout ),
	.datae(!\inst19|Decoder0~1_combout ),
	.dataf(!\inst|m1|res[3]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~137 .extended_lut = "off";
defparam \inst|m1|res[3]~137 .lut_mask = 64'h0000000000AA00A2;
defparam \inst|m1|res[3]~137 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~141 (
// Equation(s):
// \inst|m1|res[3]~141_combout  = (!\inst19|const_sel~combout  & \inst|m1|res[3]~135_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[3]~135_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~141 .extended_lut = "off";
defparam \inst|m1|res[3]~141 .lut_mask = 64'h2222222222222222;
defparam \inst|m1|res[3]~141 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[3]~49 (
// Equation(s):
// \inst|m2|res[3]~49_combout  = ( \inst19|op_sel [1] & ( \inst|rf|a1|Mux12~4_combout  & ( (((\inst19|op_sel [0]) # (\inst|m1|res[3]~141_combout )) # (\inst|m1|res[3]~137_combout )) # (\inst|m1|res[3]~139_combout ) ) ) ) # ( !\inst19|op_sel [1] & ( 
// \inst|rf|a1|Mux12~4_combout  & ( (!\inst|m1|res[3]~139_combout  & (!\inst|m1|res[3]~137_combout  & (!\inst|m1|res[3]~141_combout  & !\inst19|op_sel [0]))) ) ) ) # ( \inst19|op_sel [1] & ( !\inst|rf|a1|Mux12~4_combout  & ( (!\inst|m1|res[3]~139_combout  & 
// (!\inst|m1|res[3]~137_combout  & (!\inst|m1|res[3]~141_combout  & !\inst19|op_sel [0]))) ) ) ) # ( !\inst19|op_sel [1] & ( !\inst|rf|a1|Mux12~4_combout  & ( (!\inst19|op_sel [0]) # ((!\inst|m1|res[3]~139_combout  & (!\inst|m1|res[3]~137_combout  & 
// !\inst|m1|res[3]~141_combout ))) ) ) )

	.dataa(!\inst|m1|res[3]~139_combout ),
	.datab(!\inst|m1|res[3]~137_combout ),
	.datac(!\inst|m1|res[3]~141_combout ),
	.datad(!\inst19|op_sel [0]),
	.datae(!\inst19|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[3]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[3]~49 .extended_lut = "off";
defparam \inst|m2|res[3]~49 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[3]~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[3]~50 (
// Equation(s):
// \inst|m2|res[3]~50_combout  = ( \inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[4]~129_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[2]~151_combout  ) ) ) # ( \inst|m2|res[14]~8_combout  & ( 
// !\inst19|op_sel [3] & ( !\inst|m2|res[3]~49_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( !\inst19|op_sel [3] & ( \inst|al_shift|al|au|f3|s~0_combout  ) ) )

	.dataa(!\inst|al_shift|al|au|f3|s~0_combout ),
	.datab(!\inst|m2|res[3]~49_combout ),
	.datac(!\inst|m1|res[2]~151_combout ),
	.datad(!\inst|m1|res[4]~129_combout ),
	.datae(!\inst|m2|res[14]~8_combout ),
	.dataf(!\inst19|op_sel [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[3]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[3]~50 .extended_lut = "off";
defparam \inst|m2|res[3]~50 .lut_mask = 64'h5555CCCC0F0F00FF;
defparam \inst|m2|res[3]~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[3]~140_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[3]~140_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[3]~140_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[3]~140_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[3]~140_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[3]~51 (
// Equation(s):
// \inst|m2|res[3]~51_combout  = ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a51~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a35~portadataout  ) ) ) # ( 
// \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a19~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[3]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[3]~51 .extended_lut = "off";
defparam \inst|m2|res[3]~51 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m2|res[3]~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[3]~52 (
// Equation(s):
// \inst|m2|res[3]~52_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( \inst|m2|res[3]~51_combout  & ( (!\inst19|data_sel~combout  & (((\inst|m2|res[3]~50_combout )))) # (\inst19|data_sel~combout  & 
// ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\inst|m2|res[14]~3_combout )))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( \inst|m2|res[3]~51_combout  & ( (!\inst19|data_sel~combout  & 
// ((\inst|m2|res[3]~50_combout ))) # (\inst19|data_sel~combout  & (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \inst13|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( !\inst|m2|res[3]~51_combout  & ( 
// (!\inst19|data_sel~combout  & ((\inst|m2|res[3]~50_combout ))) # (\inst19|data_sel~combout  & (\inst|m2|res[14]~3_combout )) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( !\inst|m2|res[3]~51_combout  & ( 
// (!\inst19|data_sel~combout  & \inst|m2|res[3]~50_combout ) ) ) )

	.dataa(!\inst19|data_sel~combout ),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\inst|m2|res[14]~3_combout ),
	.datad(!\inst|m2|res[3]~50_combout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.dataf(!\inst|m2|res[3]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[3]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[3]~52 .extended_lut = "off";
defparam \inst|m2|res[3]~52 .lut_mask = 64'h00AA05AF44EE45EF;
defparam \inst|m2|res[3]~52 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[3] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[3]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[3] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~131 (
// Equation(s):
// \inst|m1|res[3]~131_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg12|q [3] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg8|q [3] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg4|q [3] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg0|q [3] ) ) )

	.dataa(!\inst|rf|reg0|q [3]),
	.datab(!\inst|rf|reg4|q [3]),
	.datac(!\inst|rf|reg8|q [3]),
	.datad(!\inst|rf|reg12|q [3]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~131 .extended_lut = "off";
defparam \inst|m1|res[3]~131 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[3]~131 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~132 (
// Equation(s):
// \inst|m1|res[3]~132_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg13|q [3] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg9|q [3] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg5|q [3] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg1|q [3] ) ) )

	.dataa(!\inst|rf|reg1|q [3]),
	.datab(!\inst|rf|reg5|q [3]),
	.datac(!\inst|rf|reg9|q [3]),
	.datad(!\inst|rf|reg13|q [3]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~132 .extended_lut = "off";
defparam \inst|m1|res[3]~132 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[3]~132 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~133 (
// Equation(s):
// \inst|m1|res[3]~133_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg14|q [3] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg10|q [3] ) ) ) # ( \inst19|Selector1~0_combout 
//  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg6|q [3] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg2|q [3] ) ) )

	.dataa(!\inst|rf|reg2|q [3]),
	.datab(!\inst|rf|reg6|q [3]),
	.datac(!\inst|rf|reg10|q [3]),
	.datad(!\inst|rf|reg14|q [3]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~133 .extended_lut = "off";
defparam \inst|m1|res[3]~133 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[3]~133 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~134 (
// Equation(s):
// \inst|m1|res[3]~134_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg15|q [3] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg11|q [3] ) ) ) # ( \inst19|Selector1~0_combout 
//  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg7|q [3] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg3|q [3] ) ) )

	.dataa(!\inst|rf|reg3|q [3]),
	.datab(!\inst|rf|reg7|q [3]),
	.datac(!\inst|rf|reg11|q [3]),
	.datad(!\inst|rf|reg15|q [3]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~134 .extended_lut = "off";
defparam \inst|m1|res[3]~134 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[3]~134 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~135 (
// Equation(s):
// \inst|m1|res[3]~135_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|m1|res[3]~134_combout  ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|m1|res[3]~133_combout  ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|m1|res[3]~132_combout  ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|m1|res[3]~131_combout  ) ) )

	.dataa(!\inst|m1|res[3]~131_combout ),
	.datab(!\inst|m1|res[3]~132_combout ),
	.datac(!\inst|m1|res[3]~133_combout ),
	.datad(!\inst|m1|res[3]~134_combout ),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~135 .extended_lut = "off";
defparam \inst|m1|res[3]~135 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[3]~135 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[3]~140 (
// Equation(s):
// \inst|m1|res[3]~140_combout  = (((!\inst19|const_sel~combout  & \inst|m1|res[3]~135_combout )) # (\inst|m1|res[3]~139_combout )) # (\inst|m1|res[3]~137_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[3]~135_combout ),
	.datac(!\inst|m1|res[3]~137_combout ),
	.datad(!\inst|m1|res[3]~139_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[3]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[3]~140 .extended_lut = "off";
defparam \inst|m1|res[3]~140 .lut_mask = 64'h2FFF2FFF2FFF2FFF;
defparam \inst|m1|res[3]~140 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~21 (
// Equation(s):
// \inst|al_shift|al|au|Add0~21_sumout  = SUM(( !\inst19|op_sel [0] $ (!\inst|m1|res[4]~129_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~26  ))
// \inst|al_shift|al|au|Add0~22  = CARRY(( !\inst19|op_sel [0] $ (!\inst|m1|res[4]~129_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~26  ))

	.dataa(!\inst19|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[4]~129_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~21_sumout ),
	.cout(\inst|al_shift|al|au|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~21 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~21 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f3|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f3|c~0_combout  = ( \inst|al_shift|al|au|f1|c~0_combout  & ( (!\inst|rf|a1|Mux12~4_combout  & (\inst|al_shift|al|au|Add0~25_sumout  & ((\inst|al_shift|al|au|Add0~29_sumout ) # (\inst|rf|a1|Mux13~4_combout )))) # 
// (\inst|rf|a1|Mux12~4_combout  & (((\inst|al_shift|al|au|Add0~29_sumout ) # (\inst|al_shift|al|au|Add0~25_sumout )) # (\inst|rf|a1|Mux13~4_combout ))) ) ) # ( !\inst|al_shift|al|au|f1|c~0_combout  & ( (!\inst|rf|a1|Mux12~4_combout  & 
// (\inst|rf|a1|Mux13~4_combout  & (\inst|al_shift|al|au|Add0~25_sumout  & \inst|al_shift|al|au|Add0~29_sumout ))) # (\inst|rf|a1|Mux12~4_combout  & (((\inst|rf|a1|Mux13~4_combout  & \inst|al_shift|al|au|Add0~29_sumout )) # 
// (\inst|al_shift|al|au|Add0~25_sumout ))) ) )

	.dataa(!\inst|rf|a1|Mux12~4_combout ),
	.datab(!\inst|rf|a1|Mux13~4_combout ),
	.datac(!\inst|al_shift|al|au|Add0~25_sumout ),
	.datad(!\inst|al_shift|al|au|Add0~29_sumout ),
	.datae(!\inst|al_shift|al|au|f1|c~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f3|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f3|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f3|c~0 .lut_mask = 64'h0517175F0517175F;
defparam \inst|al_shift|al|au|f3|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f4|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f4|s~0_combout  = !\inst|rf|a1|Mux11~4_combout  $ (!\inst|al_shift|al|au|Add0~21_sumout  $ (\inst|al_shift|al|au|f3|c~0_combout ))

	.dataa(!\inst|rf|a1|Mux11~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~21_sumout ),
	.datac(!\inst|al_shift|al|au|f3|c~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f4|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f4|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f4|s~0 .lut_mask = 64'h6969696969696969;
defparam \inst|al_shift|al|au|f4|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~127 (
// Equation(s):
// \inst|m1|res[4]~127_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a231~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a199~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a167~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a135~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~127 .extended_lut = "off";
defparam \inst|m1|res[4]~127 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[4]~127 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~128 (
// Equation(s):
// \inst|m1|res[4]~128_combout  = ( \inst19|Decoder0~1_combout  & ( \inst|m1|res[4]~127_combout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & ((!\inst19|Decoder0~0_combout ) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst19|Decoder0~1_combout  & ( \inst|m1|res[4]~127_combout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \inst19|const_sel~combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Decoder0~0_combout ),
	.datad(!\inst19|const_sel~combout ),
	.datae(!\inst19|Decoder0~1_combout ),
	.dataf(!\inst|m1|res[4]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~128 .extended_lut = "off";
defparam \inst|m1|res[4]~128 .lut_mask = 64'h0000000000550051;
defparam \inst|m1|res[4]~128 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~125 (
// Equation(s):
// \inst|m1|res[4]~125_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a103~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a71~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a39~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~125 .extended_lut = "off";
defparam \inst|m1|res[4]~125 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[4]~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~126 (
// Equation(s):
// \inst|m1|res[4]~126_combout  = ( \inst19|Decoder0~1_combout  & ( \inst|m1|res[4]~125_combout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & ((!\inst19|Decoder0~0_combout ) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst19|Decoder0~1_combout  & ( \inst|m1|res[4]~125_combout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \inst19|const_sel~combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Decoder0~0_combout ),
	.datad(!\inst19|const_sel~combout ),
	.datae(!\inst19|Decoder0~1_combout ),
	.dataf(!\inst|m1|res[4]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~126 .extended_lut = "off";
defparam \inst|m1|res[4]~126 .lut_mask = 64'h0000000000AA00A2;
defparam \inst|m1|res[4]~126 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~130 (
// Equation(s):
// \inst|m1|res[4]~130_combout  = (!\inst19|const_sel~combout  & \inst|m1|res[4]~124_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[4]~124_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~130 .extended_lut = "off";
defparam \inst|m1|res[4]~130 .lut_mask = 64'h2222222222222222;
defparam \inst|m1|res[4]~130 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[4]~45 (
// Equation(s):
// \inst|m2|res[4]~45_combout  = ( \inst19|op_sel [1] & ( \inst|rf|a1|Mux11~4_combout  & ( (((\inst19|op_sel [0]) # (\inst|m1|res[4]~130_combout )) # (\inst|m1|res[4]~126_combout )) # (\inst|m1|res[4]~128_combout ) ) ) ) # ( !\inst19|op_sel [1] & ( 
// \inst|rf|a1|Mux11~4_combout  & ( (!\inst|m1|res[4]~128_combout  & (!\inst|m1|res[4]~126_combout  & (!\inst|m1|res[4]~130_combout  & !\inst19|op_sel [0]))) ) ) ) # ( \inst19|op_sel [1] & ( !\inst|rf|a1|Mux11~4_combout  & ( (!\inst|m1|res[4]~128_combout  & 
// (!\inst|m1|res[4]~126_combout  & (!\inst|m1|res[4]~130_combout  & !\inst19|op_sel [0]))) ) ) ) # ( !\inst19|op_sel [1] & ( !\inst|rf|a1|Mux11~4_combout  & ( (!\inst19|op_sel [0]) # ((!\inst|m1|res[4]~128_combout  & (!\inst|m1|res[4]~126_combout  & 
// !\inst|m1|res[4]~130_combout ))) ) ) )

	.dataa(!\inst|m1|res[4]~128_combout ),
	.datab(!\inst|m1|res[4]~126_combout ),
	.datac(!\inst|m1|res[4]~130_combout ),
	.datad(!\inst19|op_sel [0]),
	.datae(!\inst19|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[4]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[4]~45 .extended_lut = "off";
defparam \inst|m2|res[4]~45 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[4]~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[4]~46 (
// Equation(s):
// \inst|m2|res[4]~46_combout  = ( \inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[5]~118_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[3]~140_combout  ) ) ) # ( \inst|m2|res[14]~8_combout  & ( 
// !\inst19|op_sel [3] & ( !\inst|m2|res[4]~45_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( !\inst19|op_sel [3] & ( \inst|al_shift|al|au|f4|s~0_combout  ) ) )

	.dataa(!\inst|al_shift|al|au|f4|s~0_combout ),
	.datab(!\inst|m2|res[4]~45_combout ),
	.datac(!\inst|m1|res[3]~140_combout ),
	.datad(!\inst|m1|res[5]~118_combout ),
	.datae(!\inst|m2|res[14]~8_combout ),
	.dataf(!\inst19|op_sel [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[4]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[4]~46 .extended_lut = "off";
defparam \inst|m2|res[4]~46 .lut_mask = 64'h5555CCCC0F0F00FF;
defparam \inst|m2|res[4]~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[4]~129_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[4]~129_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[4]~129_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[4]~129_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[4]~129_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[4]~47 (
// Equation(s):
// \inst|m2|res[4]~47_combout  = ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a52~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a36~portadataout  ) ) ) # ( 
// \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a20~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[4]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[4]~47 .extended_lut = "off";
defparam \inst|m2|res[4]~47 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m2|res[4]~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[4]~48 (
// Equation(s):
// \inst|m2|res[4]~48_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( \inst|m2|res[4]~47_combout  & ( (!\inst19|data_sel~combout  & (((\inst|m2|res[4]~46_combout )))) # (\inst19|data_sel~combout  & 
// ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\inst|m2|res[14]~3_combout )))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( \inst|m2|res[4]~47_combout  & ( (!\inst19|data_sel~combout  & 
// ((\inst|m2|res[4]~46_combout ))) # (\inst19|data_sel~combout  & (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \inst13|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( !\inst|m2|res[4]~47_combout  & ( 
// (!\inst19|data_sel~combout  & ((\inst|m2|res[4]~46_combout ))) # (\inst19|data_sel~combout  & (\inst|m2|res[14]~3_combout )) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( !\inst|m2|res[4]~47_combout  & ( 
// (!\inst19|data_sel~combout  & \inst|m2|res[4]~46_combout ) ) ) )

	.dataa(!\inst19|data_sel~combout ),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\inst|m2|res[14]~3_combout ),
	.datad(!\inst|m2|res[4]~46_combout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.dataf(!\inst|m2|res[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[4]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[4]~48 .extended_lut = "off";
defparam \inst|m2|res[4]~48 .lut_mask = 64'h00AA05AF44EE45EF;
defparam \inst|m2|res[4]~48 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[4] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[4]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[4] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~120 (
// Equation(s):
// \inst|m1|res[4]~120_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg3|q [4] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg2|q [4] ) ) ) # ( \inst19|Selector3~0_combout  
// & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg1|q [4] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg0|q [4] ) ) )

	.dataa(!\inst|rf|reg0|q [4]),
	.datab(!\inst|rf|reg1|q [4]),
	.datac(!\inst|rf|reg2|q [4]),
	.datad(!\inst|rf|reg3|q [4]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~120 .extended_lut = "off";
defparam \inst|m1|res[4]~120 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[4]~120 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~121 (
// Equation(s):
// \inst|m1|res[4]~121_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg7|q [4] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg6|q [4] ) ) ) # ( \inst19|Selector3~0_combout  
// & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg5|q [4] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg4|q [4] ) ) )

	.dataa(!\inst|rf|reg4|q [4]),
	.datab(!\inst|rf|reg5|q [4]),
	.datac(!\inst|rf|reg6|q [4]),
	.datad(!\inst|rf|reg7|q [4]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~121 .extended_lut = "off";
defparam \inst|m1|res[4]~121 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[4]~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~122 (
// Equation(s):
// \inst|m1|res[4]~122_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg11|q [4] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg10|q [4] ) ) ) # ( \inst19|Selector3~0_combout 
//  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg9|q [4] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg8|q [4] ) ) )

	.dataa(!\inst|rf|reg8|q [4]),
	.datab(!\inst|rf|reg9|q [4]),
	.datac(!\inst|rf|reg10|q [4]),
	.datad(!\inst|rf|reg11|q [4]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~122 .extended_lut = "off";
defparam \inst|m1|res[4]~122 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[4]~122 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~123 (
// Equation(s):
// \inst|m1|res[4]~123_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg15|q [4] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg14|q [4] ) ) ) # ( \inst19|Selector3~0_combout 
//  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg13|q [4] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg12|q [4] ) ) )

	.dataa(!\inst|rf|reg12|q [4]),
	.datab(!\inst|rf|reg13|q [4]),
	.datac(!\inst|rf|reg14|q [4]),
	.datad(!\inst|rf|reg15|q [4]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~123 .extended_lut = "off";
defparam \inst|m1|res[4]~123 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[4]~123 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~124 (
// Equation(s):
// \inst|m1|res[4]~124_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|m1|res[4]~123_combout  ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|m1|res[4]~122_combout  ) ) ) # ( 
// \inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|m1|res[4]~121_combout  ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|m1|res[4]~120_combout  ) ) )

	.dataa(!\inst|m1|res[4]~120_combout ),
	.datab(!\inst|m1|res[4]~121_combout ),
	.datac(!\inst|m1|res[4]~122_combout ),
	.datad(!\inst|m1|res[4]~123_combout ),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~124 .extended_lut = "off";
defparam \inst|m1|res[4]~124 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[4]~124 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[4]~129 (
// Equation(s):
// \inst|m1|res[4]~129_combout  = (((!\inst19|const_sel~combout  & \inst|m1|res[4]~124_combout )) # (\inst|m1|res[4]~128_combout )) # (\inst|m1|res[4]~126_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[4]~124_combout ),
	.datac(!\inst|m1|res[4]~126_combout ),
	.datad(!\inst|m1|res[4]~128_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[4]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[4]~129 .extended_lut = "off";
defparam \inst|m1|res[4]~129 .lut_mask = 64'h2FFF2FFF2FFF2FFF;
defparam \inst|m1|res[4]~129 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~17 (
// Equation(s):
// \inst|al_shift|al|au|Add0~17_sumout  = SUM(( !\inst19|op_sel [0] $ (!\inst|m1|res[5]~118_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~22  ))
// \inst|al_shift|al|au|Add0~18  = CARRY(( !\inst19|op_sel [0] $ (!\inst|m1|res[5]~118_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~22  ))

	.dataa(!\inst19|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[5]~118_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~17_sumout ),
	.cout(\inst|al_shift|al|au|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~17 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~17 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f4|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f4|c~0_combout  = ( \inst|al_shift|al|au|f2|c~0_combout  & ( (!\inst|rf|a1|Mux11~4_combout  & (\inst|al_shift|al|au|Add0~21_sumout  & ((\inst|al_shift|al|au|Add0~25_sumout ) # (\inst|rf|a1|Mux12~4_combout )))) # 
// (\inst|rf|a1|Mux11~4_combout  & (((\inst|al_shift|al|au|Add0~25_sumout ) # (\inst|al_shift|al|au|Add0~21_sumout )) # (\inst|rf|a1|Mux12~4_combout ))) ) ) # ( !\inst|al_shift|al|au|f2|c~0_combout  & ( (!\inst|rf|a1|Mux11~4_combout  & 
// (\inst|rf|a1|Mux12~4_combout  & (\inst|al_shift|al|au|Add0~21_sumout  & \inst|al_shift|al|au|Add0~25_sumout ))) # (\inst|rf|a1|Mux11~4_combout  & (((\inst|rf|a1|Mux12~4_combout  & \inst|al_shift|al|au|Add0~25_sumout )) # 
// (\inst|al_shift|al|au|Add0~21_sumout ))) ) )

	.dataa(!\inst|rf|a1|Mux11~4_combout ),
	.datab(!\inst|rf|a1|Mux12~4_combout ),
	.datac(!\inst|al_shift|al|au|Add0~21_sumout ),
	.datad(!\inst|al_shift|al|au|Add0~25_sumout ),
	.datae(!\inst|al_shift|al|au|f2|c~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f4|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f4|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f4|c~0 .lut_mask = 64'h0517175F0517175F;
defparam \inst|al_shift|al|au|f4|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f5|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f5|s~0_combout  = !\inst|rf|a1|Mux10~4_combout  $ (!\inst|al_shift|al|au|Add0~17_sumout  $ (\inst|al_shift|al|au|f4|c~0_combout ))

	.dataa(!\inst|rf|a1|Mux10~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~17_sumout ),
	.datac(!\inst|al_shift|al|au|f4|c~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f5|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f5|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f5|s~0 .lut_mask = 64'h6969696969696969;
defparam \inst|al_shift|al|au|f5|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~116 (
// Equation(s):
// \inst|m1|res[5]~116_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a232~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a200~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a168~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a136~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~116 .extended_lut = "off";
defparam \inst|m1|res[5]~116 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[5]~116 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~117 (
// Equation(s):
// \inst|m1|res[5]~117_combout  = ( \inst19|Decoder0~1_combout  & ( \inst|m1|res[5]~116_combout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & ((!\inst19|Decoder0~0_combout ) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst19|Decoder0~1_combout  & ( \inst|m1|res[5]~116_combout  & ( (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \inst19|const_sel~combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Decoder0~0_combout ),
	.datad(!\inst19|const_sel~combout ),
	.datae(!\inst19|Decoder0~1_combout ),
	.dataf(!\inst|m1|res[5]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~117 .extended_lut = "off";
defparam \inst|m1|res[5]~117 .lut_mask = 64'h0000000000550051;
defparam \inst|m1|res[5]~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~114 (
// Equation(s):
// \inst|m1|res[5]~114_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a104~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a72~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a40~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~114 .extended_lut = "off";
defparam \inst|m1|res[5]~114 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[5]~114 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~115 (
// Equation(s):
// \inst|m1|res[5]~115_combout  = ( \inst19|Decoder0~1_combout  & ( \inst|m1|res[5]~114_combout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & ((!\inst19|Decoder0~0_combout ) # 
// (\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst19|Decoder0~1_combout  & ( \inst|m1|res[5]~114_combout  & ( (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \inst19|const_sel~combout ) ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst12|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst19|Decoder0~0_combout ),
	.datad(!\inst19|const_sel~combout ),
	.datae(!\inst19|Decoder0~1_combout ),
	.dataf(!\inst|m1|res[5]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~115 .extended_lut = "off";
defparam \inst|m1|res[5]~115 .lut_mask = 64'h0000000000AA00A2;
defparam \inst|m1|res[5]~115 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~119 (
// Equation(s):
// \inst|m1|res[5]~119_combout  = (!\inst19|const_sel~combout  & \inst|m1|res[5]~113_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[5]~113_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~119 .extended_lut = "off";
defparam \inst|m1|res[5]~119 .lut_mask = 64'h2222222222222222;
defparam \inst|m1|res[5]~119 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[5]~41 (
// Equation(s):
// \inst|m2|res[5]~41_combout  = ( \inst19|op_sel [1] & ( \inst|rf|a1|Mux10~4_combout  & ( (((\inst19|op_sel [0]) # (\inst|m1|res[5]~119_combout )) # (\inst|m1|res[5]~115_combout )) # (\inst|m1|res[5]~117_combout ) ) ) ) # ( !\inst19|op_sel [1] & ( 
// \inst|rf|a1|Mux10~4_combout  & ( (!\inst|m1|res[5]~117_combout  & (!\inst|m1|res[5]~115_combout  & (!\inst|m1|res[5]~119_combout  & !\inst19|op_sel [0]))) ) ) ) # ( \inst19|op_sel [1] & ( !\inst|rf|a1|Mux10~4_combout  & ( (!\inst|m1|res[5]~117_combout  & 
// (!\inst|m1|res[5]~115_combout  & (!\inst|m1|res[5]~119_combout  & !\inst19|op_sel [0]))) ) ) ) # ( !\inst19|op_sel [1] & ( !\inst|rf|a1|Mux10~4_combout  & ( (!\inst19|op_sel [0]) # ((!\inst|m1|res[5]~117_combout  & (!\inst|m1|res[5]~115_combout  & 
// !\inst|m1|res[5]~119_combout ))) ) ) )

	.dataa(!\inst|m1|res[5]~117_combout ),
	.datab(!\inst|m1|res[5]~115_combout ),
	.datac(!\inst|m1|res[5]~119_combout ),
	.datad(!\inst19|op_sel [0]),
	.datae(!\inst19|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[5]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[5]~41 .extended_lut = "off";
defparam \inst|m2|res[5]~41 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[5]~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[5]~42 (
// Equation(s):
// \inst|m2|res[5]~42_combout  = ( \inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[6]~107_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[4]~129_combout  ) ) ) # ( \inst|m2|res[14]~8_combout  & ( 
// !\inst19|op_sel [3] & ( !\inst|m2|res[5]~41_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( !\inst19|op_sel [3] & ( \inst|al_shift|al|au|f5|s~0_combout  ) ) )

	.dataa(!\inst|al_shift|al|au|f5|s~0_combout ),
	.datab(!\inst|m2|res[5]~41_combout ),
	.datac(!\inst|m1|res[4]~129_combout ),
	.datad(!\inst|m1|res[6]~107_combout ),
	.datae(!\inst|m2|res[14]~8_combout ),
	.dataf(!\inst19|op_sel [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[5]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[5]~42 .extended_lut = "off";
defparam \inst|m2|res[5]~42 .lut_mask = 64'h5555CCCC0F0F00FF;
defparam \inst|m2|res[5]~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[5]~118_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[5]~118_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[5]~118_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[5]~118_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[5]~118_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[5]~43 (
// Equation(s):
// \inst|m2|res[5]~43_combout  = ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a53~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a37~portadataout  ) ) ) # ( 
// \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a21~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[5]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[5]~43 .extended_lut = "off";
defparam \inst|m2|res[5]~43 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m2|res[5]~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[5]~44 (
// Equation(s):
// \inst|m2|res[5]~44_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( \inst|m2|res[5]~43_combout  & ( (!\inst19|data_sel~combout  & (((\inst|m2|res[5]~42_combout )))) # (\inst19|data_sel~combout  & 
// ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\inst|m2|res[14]~3_combout )))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( \inst|m2|res[5]~43_combout  & ( (!\inst19|data_sel~combout  & 
// ((\inst|m2|res[5]~42_combout ))) # (\inst19|data_sel~combout  & (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \inst13|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( !\inst|m2|res[5]~43_combout  & ( 
// (!\inst19|data_sel~combout  & ((\inst|m2|res[5]~42_combout ))) # (\inst19|data_sel~combout  & (\inst|m2|res[14]~3_combout )) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( !\inst|m2|res[5]~43_combout  & ( 
// (!\inst19|data_sel~combout  & \inst|m2|res[5]~42_combout ) ) ) )

	.dataa(!\inst19|data_sel~combout ),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\inst|m2|res[14]~3_combout ),
	.datad(!\inst|m2|res[5]~42_combout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.dataf(!\inst|m2|res[5]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[5]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[5]~44 .extended_lut = "off";
defparam \inst|m2|res[5]~44 .lut_mask = 64'h00AA05AF44EE45EF;
defparam \inst|m2|res[5]~44 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[5] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[5] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~109 (
// Equation(s):
// \inst|m1|res[5]~109_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg12|q [5] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg8|q [5] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg4|q [5] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg0|q [5] ) ) )

	.dataa(!\inst|rf|reg0|q [5]),
	.datab(!\inst|rf|reg4|q [5]),
	.datac(!\inst|rf|reg8|q [5]),
	.datad(!\inst|rf|reg12|q [5]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~109 .extended_lut = "off";
defparam \inst|m1|res[5]~109 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[5]~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~110 (
// Equation(s):
// \inst|m1|res[5]~110_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg13|q [5] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg9|q [5] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg5|q [5] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg1|q [5] ) ) )

	.dataa(!\inst|rf|reg1|q [5]),
	.datab(!\inst|rf|reg5|q [5]),
	.datac(!\inst|rf|reg9|q [5]),
	.datad(!\inst|rf|reg13|q [5]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~110 .extended_lut = "off";
defparam \inst|m1|res[5]~110 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[5]~110 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~111 (
// Equation(s):
// \inst|m1|res[5]~111_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg14|q [5] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg10|q [5] ) ) ) # ( \inst19|Selector1~0_combout 
//  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg6|q [5] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg2|q [5] ) ) )

	.dataa(!\inst|rf|reg2|q [5]),
	.datab(!\inst|rf|reg6|q [5]),
	.datac(!\inst|rf|reg10|q [5]),
	.datad(!\inst|rf|reg14|q [5]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~111 .extended_lut = "off";
defparam \inst|m1|res[5]~111 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[5]~111 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~112 (
// Equation(s):
// \inst|m1|res[5]~112_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg15|q [5] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg11|q [5] ) ) ) # ( \inst19|Selector1~0_combout 
//  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg7|q [5] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg3|q [5] ) ) )

	.dataa(!\inst|rf|reg3|q [5]),
	.datab(!\inst|rf|reg7|q [5]),
	.datac(!\inst|rf|reg11|q [5]),
	.datad(!\inst|rf|reg15|q [5]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~112 .extended_lut = "off";
defparam \inst|m1|res[5]~112 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[5]~112 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~113 (
// Equation(s):
// \inst|m1|res[5]~113_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|m1|res[5]~112_combout  ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|m1|res[5]~111_combout  ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|m1|res[5]~110_combout  ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|m1|res[5]~109_combout  ) ) )

	.dataa(!\inst|m1|res[5]~109_combout ),
	.datab(!\inst|m1|res[5]~110_combout ),
	.datac(!\inst|m1|res[5]~111_combout ),
	.datad(!\inst|m1|res[5]~112_combout ),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~113 .extended_lut = "off";
defparam \inst|m1|res[5]~113 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[5]~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[5]~118 (
// Equation(s):
// \inst|m1|res[5]~118_combout  = (((!\inst19|const_sel~combout  & \inst|m1|res[5]~113_combout )) # (\inst|m1|res[5]~117_combout )) # (\inst|m1|res[5]~115_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[5]~113_combout ),
	.datac(!\inst|m1|res[5]~115_combout ),
	.datad(!\inst|m1|res[5]~117_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[5]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[5]~118 .extended_lut = "off";
defparam \inst|m1|res[5]~118 .lut_mask = 64'h2FFF2FFF2FFF2FFF;
defparam \inst|m1|res[5]~118 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~13 (
// Equation(s):
// \inst|al_shift|al|au|Add0~13_sumout  = SUM(( !\inst19|op_sel [0] $ (!\inst|m1|res[6]~107_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~18  ))
// \inst|al_shift|al|au|Add0~14  = CARRY(( !\inst19|op_sel [0] $ (!\inst|m1|res[6]~107_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~18  ))

	.dataa(!\inst19|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[6]~107_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~13_sumout ),
	.cout(\inst|al_shift|al|au|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~13 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~13 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f5|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f5|c~0_combout  = (\inst|rf|a1|Mux10~4_combout  & \inst|al_shift|al|au|Add0~17_sumout )

	.dataa(!\inst|rf|a1|Mux10~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f5|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f5|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f5|c~0 .lut_mask = 64'h1111111111111111;
defparam \inst|al_shift|al|au|f5|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f5|c~1 (
// Equation(s):
// \inst|al_shift|al|au|f5|c~1_combout  = (!\inst|rf|a1|Mux10~4_combout  & !\inst|al_shift|al|au|Add0~17_sumout )

	.dataa(!\inst|rf|a1|Mux10~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f5|c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f5|c~1 .extended_lut = "off";
defparam \inst|al_shift|al|au|f5|c~1 .lut_mask = 64'h8888888888888888;
defparam \inst|al_shift|al|au|f5|c~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f5|c~2 (
// Equation(s):
// \inst|al_shift|al|au|f5|c~2_combout  = ( \inst|al_shift|al|au|f2|c~0_combout  & ( !\inst|al_shift|al|au|f5|c~1_combout  & ( (!\inst|rf|a1|Mux11~4_combout  & (\inst|al_shift|al|au|Add0~21_sumout  & ((\inst|al_shift|al|au|Add0~25_sumout ) # 
// (\inst|rf|a1|Mux12~4_combout )))) # (\inst|rf|a1|Mux11~4_combout  & (((\inst|al_shift|al|au|Add0~25_sumout ) # (\inst|al_shift|al|au|Add0~21_sumout )) # (\inst|rf|a1|Mux12~4_combout ))) ) ) ) # ( !\inst|al_shift|al|au|f2|c~0_combout  & ( 
// !\inst|al_shift|al|au|f5|c~1_combout  & ( (!\inst|rf|a1|Mux11~4_combout  & (\inst|rf|a1|Mux12~4_combout  & (\inst|al_shift|al|au|Add0~21_sumout  & \inst|al_shift|al|au|Add0~25_sumout ))) # (\inst|rf|a1|Mux11~4_combout  & (((\inst|rf|a1|Mux12~4_combout  & 
// \inst|al_shift|al|au|Add0~25_sumout )) # (\inst|al_shift|al|au|Add0~21_sumout ))) ) ) )

	.dataa(!\inst|rf|a1|Mux11~4_combout ),
	.datab(!\inst|rf|a1|Mux12~4_combout ),
	.datac(!\inst|al_shift|al|au|Add0~21_sumout ),
	.datad(!\inst|al_shift|al|au|Add0~25_sumout ),
	.datae(!\inst|al_shift|al|au|f2|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f5|c~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f5|c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f5|c~2 .extended_lut = "off";
defparam \inst|al_shift|al|au|f5|c~2 .lut_mask = 64'h0517175F00000000;
defparam \inst|al_shift|al|au|f5|c~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f6|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f6|s~0_combout  = !\inst|rf|a1|Mux9~4_combout  $ (!\inst|al_shift|al|au|Add0~13_sumout  $ (((\inst|al_shift|al|au|f5|c~2_combout ) # (\inst|al_shift|al|au|f5|c~0_combout ))))

	.dataa(!\inst|rf|a1|Mux9~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~13_sumout ),
	.datac(!\inst|al_shift|al|au|f5|c~0_combout ),
	.datad(!\inst|al_shift|al|au|f5|c~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f6|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f6|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f6|s~0 .lut_mask = 64'h6999699969996999;
defparam \inst|al_shift|al|au|f6|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[6]~108 (
// Equation(s):
// \inst|m1|res[6]~108_combout  = (!\inst19|const_sel~combout  & \inst|m1|res[6]~102_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[6]~102_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[6]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[6]~108 .extended_lut = "off";
defparam \inst|m1|res[6]~108 .lut_mask = 64'h2222222222222222;
defparam \inst|m1|res[6]~108 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[6]~37 (
// Equation(s):
// \inst|m2|res[6]~37_combout  = ( \inst19|op_sel [1] & ( \inst|rf|a1|Mux9~4_combout  & ( (((\inst19|op_sel [0]) # (\inst|m1|res[6]~108_combout )) # (\inst|m1|res[6]~104_combout )) # (\inst|m1|res[6]~106_combout ) ) ) ) # ( !\inst19|op_sel [1] & ( 
// \inst|rf|a1|Mux9~4_combout  & ( (!\inst|m1|res[6]~106_combout  & (!\inst|m1|res[6]~104_combout  & (!\inst|m1|res[6]~108_combout  & !\inst19|op_sel [0]))) ) ) ) # ( \inst19|op_sel [1] & ( !\inst|rf|a1|Mux9~4_combout  & ( (!\inst|m1|res[6]~106_combout  & 
// (!\inst|m1|res[6]~104_combout  & (!\inst|m1|res[6]~108_combout  & !\inst19|op_sel [0]))) ) ) ) # ( !\inst19|op_sel [1] & ( !\inst|rf|a1|Mux9~4_combout  & ( (!\inst19|op_sel [0]) # ((!\inst|m1|res[6]~106_combout  & (!\inst|m1|res[6]~104_combout  & 
// !\inst|m1|res[6]~108_combout ))) ) ) )

	.dataa(!\inst|m1|res[6]~106_combout ),
	.datab(!\inst|m1|res[6]~104_combout ),
	.datac(!\inst|m1|res[6]~108_combout ),
	.datad(!\inst19|op_sel [0]),
	.datae(!\inst19|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[6]~37 .extended_lut = "off";
defparam \inst|m2|res[6]~37 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[6]~37 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg8|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg12|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~87 (
// Equation(s):
// \inst|m1|res[7]~87_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg12|q [7] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg8|q [7] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg4|q [7] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg0|q [7] ) ) )

	.dataa(!\inst|rf|reg0|q [7]),
	.datab(!\inst|rf|reg4|q [7]),
	.datac(!\inst|rf|reg8|q [7]),
	.datad(!\inst|rf|reg12|q [7]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~87 .extended_lut = "off";
defparam \inst|m1|res[7]~87 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[7]~87 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~88 (
// Equation(s):
// \inst|m1|res[7]~88_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg13|q [7] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg9|q [7] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg5|q [7] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg1|q [7] ) ) )

	.dataa(!\inst|rf|reg1|q [7]),
	.datab(!\inst|rf|reg5|q [7]),
	.datac(!\inst|rf|reg9|q [7]),
	.datad(!\inst|rf|reg13|q [7]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~88 .extended_lut = "off";
defparam \inst|m1|res[7]~88 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[7]~88 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg2|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~89 (
// Equation(s):
// \inst|m1|res[7]~89_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg14|q [7] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg10|q [7] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg6|q [7] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg2|q [7] ) ) )

	.dataa(!\inst|rf|reg2|q [7]),
	.datab(!\inst|rf|reg6|q [7]),
	.datac(!\inst|rf|reg10|q [7]),
	.datad(!\inst|rf|reg14|q [7]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~89 .extended_lut = "off";
defparam \inst|m1|res[7]~89 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[7]~89 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg3|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~90 (
// Equation(s):
// \inst|m1|res[7]~90_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg15|q [7] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg11|q [7] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg7|q [7] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg3|q [7] ) ) )

	.dataa(!\inst|rf|reg3|q [7]),
	.datab(!\inst|rf|reg7|q [7]),
	.datac(!\inst|rf|reg11|q [7]),
	.datad(!\inst|rf|reg15|q [7]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~90 .extended_lut = "off";
defparam \inst|m1|res[7]~90 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[7]~90 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~91 (
// Equation(s):
// \inst|m1|res[7]~91_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|m1|res[7]~90_combout  ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|m1|res[7]~89_combout  ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|m1|res[7]~88_combout  ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|m1|res[7]~87_combout  ) ) )

	.dataa(!\inst|m1|res[7]~87_combout ),
	.datab(!\inst|m1|res[7]~88_combout ),
	.datac(!\inst|m1|res[7]~89_combout ),
	.datad(!\inst|m1|res[7]~90_combout ),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~91 .extended_lut = "off";
defparam \inst|m1|res[7]~91 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[7]~91 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~92 (
// Equation(s):
// \inst|m1|res[7]~92_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a106~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a74~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a42~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a10~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~92 .extended_lut = "off";
defparam \inst|m1|res[7]~92 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[7]~92 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~93 (
// Equation(s):
// \inst|m1|res[7]~93_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & (!\inst19|Decoder0~2_combout  & \inst|m1|res[7]~92_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst19|const_sel~combout ),
	.datac(!\inst19|Decoder0~2_combout ),
	.datad(!\inst|m1|res[7]~92_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~93 .extended_lut = "off";
defparam \inst|m1|res[7]~93 .lut_mask = 64'h0020002000200020;
defparam \inst|m1|res[7]~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 10;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~94 (
// Equation(s):
// \inst|m1|res[7]~94_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a234~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a202~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a170~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a138~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~94 .extended_lut = "off";
defparam \inst|m1|res[7]~94 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[7]~94 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~95 (
// Equation(s):
// \inst|m1|res[7]~95_combout  = (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & (!\inst19|Decoder0~2_combout  & \inst|m1|res[7]~94_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst19|const_sel~combout ),
	.datac(!\inst19|Decoder0~2_combout ),
	.datad(!\inst|m1|res[7]~94_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~95 .extended_lut = "off";
defparam \inst|m1|res[7]~95 .lut_mask = 64'h0010001000100010;
defparam \inst|m1|res[7]~95 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~96 (
// Equation(s):
// \inst|m1|res[7]~96_combout  = (((!\inst19|const_sel~combout  & \inst|m1|res[7]~91_combout )) # (\inst|m1|res[7]~95_combout )) # (\inst|m1|res[7]~93_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[7]~91_combout ),
	.datac(!\inst|m1|res[7]~93_combout ),
	.datad(!\inst|m1|res[7]~95_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~96 .extended_lut = "off";
defparam \inst|m1|res[7]~96 .lut_mask = 64'h2FFF2FFF2FFF2FFF;
defparam \inst|m1|res[7]~96 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[6]~38 (
// Equation(s):
// \inst|m2|res[6]~38_combout  = ( \inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[7]~96_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[5]~118_combout  ) ) ) # ( \inst|m2|res[14]~8_combout  & ( 
// !\inst19|op_sel [3] & ( !\inst|m2|res[6]~37_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( !\inst19|op_sel [3] & ( \inst|al_shift|al|au|f6|s~0_combout  ) ) )

	.dataa(!\inst|al_shift|al|au|f6|s~0_combout ),
	.datab(!\inst|m2|res[6]~37_combout ),
	.datac(!\inst|m1|res[5]~118_combout ),
	.datad(!\inst|m1|res[7]~96_combout ),
	.datae(!\inst|m2|res[14]~8_combout ),
	.dataf(!\inst19|op_sel [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[6]~38 .extended_lut = "off";
defparam \inst|m2|res[6]~38 .lut_mask = 64'h5555CCCC0F0F00FF;
defparam \inst|m2|res[6]~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[6]~107_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[6]~107_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[6]~107_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[6]~107_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[6]~107_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[6]~39 (
// Equation(s):
// \inst|m2|res[6]~39_combout  = ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a54~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a38~portadataout  ) ) ) # ( 
// \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a22~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a6~portadataout  ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[6]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[6]~39 .extended_lut = "off";
defparam \inst|m2|res[6]~39 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m2|res[6]~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[6]~40 (
// Equation(s):
// \inst|m2|res[6]~40_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( \inst|m2|res[6]~39_combout  & ( (!\inst19|data_sel~combout  & (((\inst|m2|res[6]~38_combout )))) # (\inst19|data_sel~combout  & 
// ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\inst|m2|res[14]~3_combout )))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( \inst|m2|res[6]~39_combout  & ( (!\inst19|data_sel~combout  & 
// ((\inst|m2|res[6]~38_combout ))) # (\inst19|data_sel~combout  & (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \inst13|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( !\inst|m2|res[6]~39_combout  & ( 
// (!\inst19|data_sel~combout  & ((\inst|m2|res[6]~38_combout ))) # (\inst19|data_sel~combout  & (\inst|m2|res[14]~3_combout )) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( !\inst|m2|res[6]~39_combout  & ( 
// (!\inst19|data_sel~combout  & \inst|m2|res[6]~38_combout ) ) ) )

	.dataa(!\inst19|data_sel~combout ),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\inst|m2|res[14]~3_combout ),
	.datad(!\inst|m2|res[6]~38_combout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.dataf(!\inst|m2|res[6]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[6]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[6]~40 .extended_lut = "off";
defparam \inst|m2|res[6]~40 .lut_mask = 64'h00AA05AF44EE45EF;
defparam \inst|m2|res[6]~40 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[6] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[6] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux9~0 (
// Equation(s):
// \inst|rf|a1|Mux9~0_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg12|q [6] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg8|q [6] ) ) ) # ( \inst19|Selector5~0_combout  
// & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg4|q [6] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg0|q [6] ) ) )

	.dataa(!\inst|rf|reg0|q [6]),
	.datab(!\inst|rf|reg4|q [6]),
	.datac(!\inst|rf|reg8|q [6]),
	.datad(!\inst|rf|reg12|q [6]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux9~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux9~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux9~1 (
// Equation(s):
// \inst|rf|a1|Mux9~1_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg13|q [6] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg9|q [6] ) ) ) # ( \inst19|Selector5~0_combout  
// & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg5|q [6] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg1|q [6] ) ) )

	.dataa(!\inst|rf|reg1|q [6]),
	.datab(!\inst|rf|reg5|q [6]),
	.datac(!\inst|rf|reg9|q [6]),
	.datad(!\inst|rf|reg13|q [6]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux9~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux9~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux9~2 (
// Equation(s):
// \inst|rf|a1|Mux9~2_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg14|q [6] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg10|q [6] ) ) ) # ( \inst19|Selector5~0_combout  
// & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg6|q [6] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg2|q [6] ) ) )

	.dataa(!\inst|rf|reg2|q [6]),
	.datab(!\inst|rf|reg6|q [6]),
	.datac(!\inst|rf|reg10|q [6]),
	.datad(!\inst|rf|reg14|q [6]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux9~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux9~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux9~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux9~3 (
// Equation(s):
// \inst|rf|a1|Mux9~3_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg15|q [6] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg11|q [6] ) ) ) # ( \inst19|Selector5~0_combout  
// & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg7|q [6] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg3|q [6] ) ) )

	.dataa(!\inst|rf|reg3|q [6]),
	.datab(!\inst|rf|reg7|q [6]),
	.datac(!\inst|rf|reg11|q [6]),
	.datad(!\inst|rf|reg15|q [6]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux9~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux9~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux9~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux9~4 (
// Equation(s):
// \inst|rf|a1|Mux9~4_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux9~3_combout  ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux9~2_combout  ) ) ) # ( 
// \inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux9~1_combout  ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux9~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux9~0_combout ),
	.datab(!\inst|rf|a1|Mux9~1_combout ),
	.datac(!\inst|rf|a1|Mux9~2_combout ),
	.datad(!\inst|rf|a1|Mux9~3_combout ),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux9~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux9~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux9~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~9 (
// Equation(s):
// \inst|al_shift|al|au|Add0~9_sumout  = SUM(( !\inst19|op_sel [0] $ (!\inst|m1|res[7]~96_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~14  ))
// \inst|al_shift|al|au|Add0~10  = CARRY(( !\inst19|op_sel [0] $ (!\inst|m1|res[7]~96_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~14  ))

	.dataa(!\inst19|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[7]~96_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~9_sumout ),
	.cout(\inst|al_shift|al|au|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~9 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~9 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f7|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f7|s~0_combout  = ( \inst|al_shift|al|au|f5|c~0_combout  & ( \inst|al_shift|al|au|f5|c~2_combout  & ( !\inst|rf|a1|Mux8~4_combout  $ (!\inst|al_shift|al|au|Add0~9_sumout  $ (((\inst|al_shift|al|au|Add0~13_sumout ) # 
// (\inst|rf|a1|Mux9~4_combout )))) ) ) ) # ( !\inst|al_shift|al|au|f5|c~0_combout  & ( \inst|al_shift|al|au|f5|c~2_combout  & ( !\inst|rf|a1|Mux8~4_combout  $ (!\inst|al_shift|al|au|Add0~9_sumout  $ (((\inst|al_shift|al|au|Add0~13_sumout ) # 
// (\inst|rf|a1|Mux9~4_combout )))) ) ) ) # ( \inst|al_shift|al|au|f5|c~0_combout  & ( !\inst|al_shift|al|au|f5|c~2_combout  & ( !\inst|rf|a1|Mux8~4_combout  $ (!\inst|al_shift|al|au|Add0~9_sumout  $ (((\inst|al_shift|al|au|Add0~13_sumout ) # 
// (\inst|rf|a1|Mux9~4_combout )))) ) ) ) # ( !\inst|al_shift|al|au|f5|c~0_combout  & ( !\inst|al_shift|al|au|f5|c~2_combout  & ( !\inst|rf|a1|Mux8~4_combout  $ (!\inst|al_shift|al|au|Add0~9_sumout  $ (((\inst|rf|a1|Mux9~4_combout  & 
// \inst|al_shift|al|au|Add0~13_sumout )))) ) ) )

	.dataa(!\inst|rf|a1|Mux8~4_combout ),
	.datab(!\inst|rf|a1|Mux9~4_combout ),
	.datac(!\inst|al_shift|al|au|Add0~9_sumout ),
	.datad(!\inst|al_shift|al|au|Add0~13_sumout ),
	.datae(!\inst|al_shift|al|au|f5|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f5|c~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f7|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f7|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f7|s~0 .lut_mask = 64'h5A6969A569A569A5;
defparam \inst|al_shift|al|au|f7|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[7]~97 (
// Equation(s):
// \inst|m1|res[7]~97_combout  = (!\inst19|const_sel~combout  & \inst|m1|res[7]~91_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[7]~91_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[7]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[7]~97 .extended_lut = "off";
defparam \inst|m1|res[7]~97 .lut_mask = 64'h2222222222222222;
defparam \inst|m1|res[7]~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[7]~33 (
// Equation(s):
// \inst|m2|res[7]~33_combout  = ( \inst19|op_sel [1] & ( \inst|rf|a1|Mux8~4_combout  & ( (((\inst19|op_sel [0]) # (\inst|m1|res[7]~97_combout )) # (\inst|m1|res[7]~93_combout )) # (\inst|m1|res[7]~95_combout ) ) ) ) # ( !\inst19|op_sel [1] & ( 
// \inst|rf|a1|Mux8~4_combout  & ( (!\inst|m1|res[7]~95_combout  & (!\inst|m1|res[7]~93_combout  & (!\inst|m1|res[7]~97_combout  & !\inst19|op_sel [0]))) ) ) ) # ( \inst19|op_sel [1] & ( !\inst|rf|a1|Mux8~4_combout  & ( (!\inst|m1|res[7]~95_combout  & 
// (!\inst|m1|res[7]~93_combout  & (!\inst|m1|res[7]~97_combout  & !\inst19|op_sel [0]))) ) ) ) # ( !\inst19|op_sel [1] & ( !\inst|rf|a1|Mux8~4_combout  & ( (!\inst19|op_sel [0]) # ((!\inst|m1|res[7]~95_combout  & (!\inst|m1|res[7]~93_combout  & 
// !\inst|m1|res[7]~97_combout ))) ) ) )

	.dataa(!\inst|m1|res[7]~95_combout ),
	.datab(!\inst|m1|res[7]~93_combout ),
	.datac(!\inst|m1|res[7]~97_combout ),
	.datad(!\inst19|op_sel [0]),
	.datae(!\inst19|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[7]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[7]~33 .extended_lut = "off";
defparam \inst|m2|res[7]~33 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[7]~33 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~76 (
// Equation(s):
// \inst|m1|res[8]~76_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg3|q [8] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg2|q [8] ) ) ) # ( \inst19|Selector3~0_combout  & 
// ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg1|q [8] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg0|q [8] ) ) )

	.dataa(!\inst|rf|reg0|q [8]),
	.datab(!\inst|rf|reg1|q [8]),
	.datac(!\inst|rf|reg2|q [8]),
	.datad(!\inst|rf|reg3|q [8]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~76 .extended_lut = "off";
defparam \inst|m1|res[8]~76 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[8]~76 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~77 (
// Equation(s):
// \inst|m1|res[8]~77_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg7|q [8] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg6|q [8] ) ) ) # ( \inst19|Selector3~0_combout  & 
// ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg5|q [8] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg4|q [8] ) ) )

	.dataa(!\inst|rf|reg4|q [8]),
	.datab(!\inst|rf|reg5|q [8]),
	.datac(!\inst|rf|reg6|q [8]),
	.datad(!\inst|rf|reg7|q [8]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~77 .extended_lut = "off";
defparam \inst|m1|res[8]~77 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[8]~77 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg8|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~78 (
// Equation(s):
// \inst|m1|res[8]~78_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg11|q [8] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg10|q [8] ) ) ) # ( \inst19|Selector3~0_combout  
// & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg9|q [8] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg8|q [8] ) ) )

	.dataa(!\inst|rf|reg8|q [8]),
	.datab(!\inst|rf|reg9|q [8]),
	.datac(!\inst|rf|reg10|q [8]),
	.datad(!\inst|rf|reg11|q [8]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~78 .extended_lut = "off";
defparam \inst|m1|res[8]~78 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[8]~78 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~79 (
// Equation(s):
// \inst|m1|res[8]~79_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg15|q [8] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg14|q [8] ) ) ) # ( \inst19|Selector3~0_combout  
// & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg13|q [8] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg12|q [8] ) ) )

	.dataa(!\inst|rf|reg12|q [8]),
	.datab(!\inst|rf|reg13|q [8]),
	.datac(!\inst|rf|reg14|q [8]),
	.datad(!\inst|rf|reg15|q [8]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~79 .extended_lut = "off";
defparam \inst|m1|res[8]~79 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[8]~79 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~80 (
// Equation(s):
// \inst|m1|res[8]~80_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|m1|res[8]~79_combout  ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|m1|res[8]~78_combout  ) ) ) # ( 
// \inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|m1|res[8]~77_combout  ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|m1|res[8]~76_combout  ) ) )

	.dataa(!\inst|m1|res[8]~76_combout ),
	.datab(!\inst|m1|res[8]~77_combout ),
	.datac(!\inst|m1|res[8]~78_combout ),
	.datad(!\inst|m1|res[8]~79_combout ),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~80 .extended_lut = "off";
defparam \inst|m1|res[8]~80 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[8]~80 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~81 (
// Equation(s):
// \inst|m1|res[8]~81_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a107~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a75~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a43~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a11~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~81 .extended_lut = "off";
defparam \inst|m1|res[8]~81 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[8]~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~82 (
// Equation(s):
// \inst|m1|res[8]~82_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & (!\inst19|Decoder0~2_combout  & \inst|m1|res[8]~81_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst19|const_sel~combout ),
	.datac(!\inst19|Decoder0~2_combout ),
	.datad(!\inst|m1|res[8]~81_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~82 .extended_lut = "off";
defparam \inst|m1|res[8]~82 .lut_mask = 64'h0020002000200020;
defparam \inst|m1|res[8]~82 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 11;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 11;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 11;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~83 (
// Equation(s):
// \inst|m1|res[8]~83_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a235~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a203~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a171~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a139~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~83 .extended_lut = "off";
defparam \inst|m1|res[8]~83 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[8]~83 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~84 (
// Equation(s):
// \inst|m1|res[8]~84_combout  = (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & (!\inst19|Decoder0~2_combout  & \inst|m1|res[8]~83_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst19|const_sel~combout ),
	.datac(!\inst19|Decoder0~2_combout ),
	.datad(!\inst|m1|res[8]~83_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~84 .extended_lut = "off";
defparam \inst|m1|res[8]~84 .lut_mask = 64'h0010001000100010;
defparam \inst|m1|res[8]~84 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~85 (
// Equation(s):
// \inst|m1|res[8]~85_combout  = (((!\inst19|const_sel~combout  & \inst|m1|res[8]~80_combout )) # (\inst|m1|res[8]~84_combout )) # (\inst|m1|res[8]~82_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[8]~80_combout ),
	.datac(!\inst|m1|res[8]~82_combout ),
	.datad(!\inst|m1|res[8]~84_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~85 .extended_lut = "off";
defparam \inst|m1|res[8]~85 .lut_mask = 64'h2FFF2FFF2FFF2FFF;
defparam \inst|m1|res[8]~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[7]~34 (
// Equation(s):
// \inst|m2|res[7]~34_combout  = ( \inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[8]~85_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[6]~107_combout  ) ) ) # ( \inst|m2|res[14]~8_combout  & ( 
// !\inst19|op_sel [3] & ( !\inst|m2|res[7]~33_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( !\inst19|op_sel [3] & ( \inst|al_shift|al|au|f7|s~0_combout  ) ) )

	.dataa(!\inst|al_shift|al|au|f7|s~0_combout ),
	.datab(!\inst|m2|res[7]~33_combout ),
	.datac(!\inst|m1|res[6]~107_combout ),
	.datad(!\inst|m1|res[8]~85_combout ),
	.datae(!\inst|m2|res[14]~8_combout ),
	.dataf(!\inst19|op_sel [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[7]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[7]~34 .extended_lut = "off";
defparam \inst|m2|res[7]~34 .lut_mask = 64'h5555CCCC0F0F00FF;
defparam \inst|m2|res[7]~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[7]~96_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[7]~96_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[7]~96_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[7]~96_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[7]~96_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[7]~35 (
// Equation(s):
// \inst|m2|res[7]~35_combout  = ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a55~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a39~portadataout  ) ) ) # ( 
// \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a23~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[7]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[7]~35 .extended_lut = "off";
defparam \inst|m2|res[7]~35 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m2|res[7]~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[7]~36 (
// Equation(s):
// \inst|m2|res[7]~36_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( \inst|m2|res[7]~35_combout  & ( (!\inst19|data_sel~combout  & (((\inst|m2|res[7]~34_combout )))) # (\inst19|data_sel~combout  & 
// ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\inst|m2|res[14]~3_combout )))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( \inst|m2|res[7]~35_combout  & ( (!\inst19|data_sel~combout  & 
// ((\inst|m2|res[7]~34_combout ))) # (\inst19|data_sel~combout  & (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \inst13|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( !\inst|m2|res[7]~35_combout  & ( 
// (!\inst19|data_sel~combout  & ((\inst|m2|res[7]~34_combout ))) # (\inst19|data_sel~combout  & (\inst|m2|res[14]~3_combout )) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( !\inst|m2|res[7]~35_combout  & ( 
// (!\inst19|data_sel~combout  & \inst|m2|res[7]~34_combout ) ) ) )

	.dataa(!\inst19|data_sel~combout ),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\inst|m2|res[14]~3_combout ),
	.datad(!\inst|m2|res[7]~34_combout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.dataf(!\inst|m2|res[7]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[7]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[7]~36 .extended_lut = "off";
defparam \inst|m2|res[7]~36 .lut_mask = 64'h00AA05AF44EE45EF;
defparam \inst|m2|res[7]~36 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[7] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[7]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[7] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux8~0 (
// Equation(s):
// \inst|rf|a1|Mux8~0_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg3|q [7] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg2|q [7] ) ) ) # ( \inst19|Selector7~0_combout  & 
// ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg1|q [7] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg0|q [7] ) ) )

	.dataa(!\inst|rf|reg0|q [7]),
	.datab(!\inst|rf|reg1|q [7]),
	.datac(!\inst|rf|reg2|q [7]),
	.datad(!\inst|rf|reg3|q [7]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux8~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux8~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux8~1 (
// Equation(s):
// \inst|rf|a1|Mux8~1_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg7|q [7] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg6|q [7] ) ) ) # ( \inst19|Selector7~0_combout  & 
// ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg5|q [7] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg4|q [7] ) ) )

	.dataa(!\inst|rf|reg4|q [7]),
	.datab(!\inst|rf|reg5|q [7]),
	.datac(!\inst|rf|reg6|q [7]),
	.datad(!\inst|rf|reg7|q [7]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux8~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux8~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux8~2 (
// Equation(s):
// \inst|rf|a1|Mux8~2_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg11|q [7] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg10|q [7] ) ) ) # ( \inst19|Selector7~0_combout  
// & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg9|q [7] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg8|q [7] ) ) )

	.dataa(!\inst|rf|reg8|q [7]),
	.datab(!\inst|rf|reg9|q [7]),
	.datac(!\inst|rf|reg10|q [7]),
	.datad(!\inst|rf|reg11|q [7]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux8~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux8~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux8~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux8~3 (
// Equation(s):
// \inst|rf|a1|Mux8~3_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg15|q [7] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg14|q [7] ) ) ) # ( \inst19|Selector7~0_combout  
// & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg13|q [7] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg12|q [7] ) ) )

	.dataa(!\inst|rf|reg12|q [7]),
	.datab(!\inst|rf|reg13|q [7]),
	.datac(!\inst|rf|reg14|q [7]),
	.datad(!\inst|rf|reg15|q [7]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux8~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux8~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux8~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux8~4 (
// Equation(s):
// \inst|rf|a1|Mux8~4_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux8~3_combout  ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux8~2_combout  ) ) ) # ( 
// \inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux8~1_combout  ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux8~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux8~0_combout ),
	.datab(!\inst|rf|a1|Mux8~1_combout ),
	.datac(!\inst|rf|a1|Mux8~2_combout ),
	.datad(!\inst|rf|a1|Mux8~3_combout ),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux8~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux8~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux8~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~5 (
// Equation(s):
// \inst|al_shift|al|au|Add0~5_sumout  = SUM(( !\inst19|op_sel [0] $ (!\inst|m1|res[8]~85_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~10  ))
// \inst|al_shift|al|au|Add0~6  = CARRY(( !\inst19|op_sel [0] $ (!\inst|m1|res[8]~85_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~10  ))

	.dataa(!\inst19|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[8]~85_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~5_sumout ),
	.cout(\inst|al_shift|al|au|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~5 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~5 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f6|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f6|c~0_combout  = (\inst|rf|a1|Mux9~4_combout  & \inst|al_shift|al|au|Add0~13_sumout )

	.dataa(!\inst|rf|a1|Mux9~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f6|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f6|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f6|c~0 .lut_mask = 64'h1111111111111111;
defparam \inst|al_shift|al|au|f6|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f6|c~1 (
// Equation(s):
// \inst|al_shift|al|au|f6|c~1_combout  = (!\inst|rf|a1|Mux9~4_combout  & !\inst|al_shift|al|au|Add0~13_sumout )

	.dataa(!\inst|rf|a1|Mux9~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f6|c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f6|c~1 .extended_lut = "off";
defparam \inst|al_shift|al|au|f6|c~1 .lut_mask = 64'h8888888888888888;
defparam \inst|al_shift|al|au|f6|c~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f6|c~2 (
// Equation(s):
// \inst|al_shift|al|au|f6|c~2_combout  = ( \inst|al_shift|al|au|f3|c~0_combout  & ( !\inst|al_shift|al|au|f6|c~1_combout  & ( (!\inst|rf|a1|Mux10~4_combout  & (\inst|al_shift|al|au|Add0~17_sumout  & ((\inst|al_shift|al|au|Add0~21_sumout ) # 
// (\inst|rf|a1|Mux11~4_combout )))) # (\inst|rf|a1|Mux10~4_combout  & (((\inst|al_shift|al|au|Add0~21_sumout ) # (\inst|al_shift|al|au|Add0~17_sumout )) # (\inst|rf|a1|Mux11~4_combout ))) ) ) ) # ( !\inst|al_shift|al|au|f3|c~0_combout  & ( 
// !\inst|al_shift|al|au|f6|c~1_combout  & ( (!\inst|rf|a1|Mux10~4_combout  & (\inst|rf|a1|Mux11~4_combout  & (\inst|al_shift|al|au|Add0~17_sumout  & \inst|al_shift|al|au|Add0~21_sumout ))) # (\inst|rf|a1|Mux10~4_combout  & (((\inst|rf|a1|Mux11~4_combout  & 
// \inst|al_shift|al|au|Add0~21_sumout )) # (\inst|al_shift|al|au|Add0~17_sumout ))) ) ) )

	.dataa(!\inst|rf|a1|Mux10~4_combout ),
	.datab(!\inst|rf|a1|Mux11~4_combout ),
	.datac(!\inst|al_shift|al|au|Add0~17_sumout ),
	.datad(!\inst|al_shift|al|au|Add0~21_sumout ),
	.datae(!\inst|al_shift|al|au|f3|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f6|c~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f6|c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f6|c~2 .extended_lut = "off";
defparam \inst|al_shift|al|au|f6|c~2 .lut_mask = 64'h0517175F00000000;
defparam \inst|al_shift|al|au|f6|c~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f8|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f8|s~0_combout  = ( \inst|al_shift|al|au|f6|c~0_combout  & ( \inst|al_shift|al|au|f6|c~2_combout  & ( !\inst|rf|a1|Mux7~4_combout  $ (!\inst|al_shift|al|au|Add0~5_sumout  $ (((\inst|al_shift|al|au|Add0~9_sumout ) # 
// (\inst|rf|a1|Mux8~4_combout )))) ) ) ) # ( !\inst|al_shift|al|au|f6|c~0_combout  & ( \inst|al_shift|al|au|f6|c~2_combout  & ( !\inst|rf|a1|Mux7~4_combout  $ (!\inst|al_shift|al|au|Add0~5_sumout  $ (((\inst|al_shift|al|au|Add0~9_sumout ) # 
// (\inst|rf|a1|Mux8~4_combout )))) ) ) ) # ( \inst|al_shift|al|au|f6|c~0_combout  & ( !\inst|al_shift|al|au|f6|c~2_combout  & ( !\inst|rf|a1|Mux7~4_combout  $ (!\inst|al_shift|al|au|Add0~5_sumout  $ (((\inst|al_shift|al|au|Add0~9_sumout ) # 
// (\inst|rf|a1|Mux8~4_combout )))) ) ) ) # ( !\inst|al_shift|al|au|f6|c~0_combout  & ( !\inst|al_shift|al|au|f6|c~2_combout  & ( !\inst|rf|a1|Mux7~4_combout  $ (!\inst|al_shift|al|au|Add0~5_sumout  $ (((\inst|rf|a1|Mux8~4_combout  & 
// \inst|al_shift|al|au|Add0~9_sumout )))) ) ) )

	.dataa(!\inst|rf|a1|Mux7~4_combout ),
	.datab(!\inst|rf|a1|Mux8~4_combout ),
	.datac(!\inst|al_shift|al|au|Add0~5_sumout ),
	.datad(!\inst|al_shift|al|au|Add0~9_sumout ),
	.datae(!\inst|al_shift|al|au|f6|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f6|c~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f8|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f8|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f8|s~0 .lut_mask = 64'h5A6969A569A569A5;
defparam \inst|al_shift|al|au|f8|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[8]~86 (
// Equation(s):
// \inst|m1|res[8]~86_combout  = (!\inst19|const_sel~combout  & \inst|m1|res[8]~80_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[8]~80_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[8]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[8]~86 .extended_lut = "off";
defparam \inst|m1|res[8]~86 .lut_mask = 64'h2222222222222222;
defparam \inst|m1|res[8]~86 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[8]~29 (
// Equation(s):
// \inst|m2|res[8]~29_combout  = ( \inst19|op_sel [1] & ( \inst|rf|a1|Mux7~4_combout  & ( (((\inst19|op_sel [0]) # (\inst|m1|res[8]~86_combout )) # (\inst|m1|res[8]~82_combout )) # (\inst|m1|res[8]~84_combout ) ) ) ) # ( !\inst19|op_sel [1] & ( 
// \inst|rf|a1|Mux7~4_combout  & ( (!\inst|m1|res[8]~84_combout  & (!\inst|m1|res[8]~82_combout  & (!\inst|m1|res[8]~86_combout  & !\inst19|op_sel [0]))) ) ) ) # ( \inst19|op_sel [1] & ( !\inst|rf|a1|Mux7~4_combout  & ( (!\inst|m1|res[8]~84_combout  & 
// (!\inst|m1|res[8]~82_combout  & (!\inst|m1|res[8]~86_combout  & !\inst19|op_sel [0]))) ) ) ) # ( !\inst19|op_sel [1] & ( !\inst|rf|a1|Mux7~4_combout  & ( (!\inst19|op_sel [0]) # ((!\inst|m1|res[8]~84_combout  & (!\inst|m1|res[8]~82_combout  & 
// !\inst|m1|res[8]~86_combout ))) ) ) )

	.dataa(!\inst|m1|res[8]~84_combout ),
	.datab(!\inst|m1|res[8]~82_combout ),
	.datac(!\inst|m1|res[8]~86_combout ),
	.datad(!\inst19|op_sel [0]),
	.datae(!\inst19|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[8]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[8]~29 .extended_lut = "off";
defparam \inst|m2|res[8]~29 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[8]~29 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg8|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg12|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~65 (
// Equation(s):
// \inst|m1|res[9]~65_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg12|q [9] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg8|q [9] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg4|q [9] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg0|q [9] ) ) )

	.dataa(!\inst|rf|reg0|q [9]),
	.datab(!\inst|rf|reg4|q [9]),
	.datac(!\inst|rf|reg8|q [9]),
	.datad(!\inst|rf|reg12|q [9]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~65 .extended_lut = "off";
defparam \inst|m1|res[9]~65 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[9]~65 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~66 (
// Equation(s):
// \inst|m1|res[9]~66_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg13|q [9] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg9|q [9] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg5|q [9] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg1|q [9] ) ) )

	.dataa(!\inst|rf|reg1|q [9]),
	.datab(!\inst|rf|reg5|q [9]),
	.datac(!\inst|rf|reg9|q [9]),
	.datad(!\inst|rf|reg13|q [9]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~66 .extended_lut = "off";
defparam \inst|m1|res[9]~66 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[9]~66 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg2|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~67 (
// Equation(s):
// \inst|m1|res[9]~67_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg14|q [9] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg10|q [9] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg6|q [9] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg2|q [9] ) ) )

	.dataa(!\inst|rf|reg2|q [9]),
	.datab(!\inst|rf|reg6|q [9]),
	.datac(!\inst|rf|reg10|q [9]),
	.datad(!\inst|rf|reg14|q [9]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~67 .extended_lut = "off";
defparam \inst|m1|res[9]~67 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[9]~67 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg3|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~68 (
// Equation(s):
// \inst|m1|res[9]~68_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg15|q [9] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg11|q [9] ) ) ) # ( \inst19|Selector1~0_combout  
// & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg7|q [9] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg3|q [9] ) ) )

	.dataa(!\inst|rf|reg3|q [9]),
	.datab(!\inst|rf|reg7|q [9]),
	.datac(!\inst|rf|reg11|q [9]),
	.datad(!\inst|rf|reg15|q [9]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~68 .extended_lut = "off";
defparam \inst|m1|res[9]~68 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[9]~68 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~69 (
// Equation(s):
// \inst|m1|res[9]~69_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|m1|res[9]~68_combout  ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|m1|res[9]~67_combout  ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|m1|res[9]~66_combout  ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|m1|res[9]~65_combout  ) ) )

	.dataa(!\inst|m1|res[9]~65_combout ),
	.datab(!\inst|m1|res[9]~66_combout ),
	.datac(!\inst|m1|res[9]~67_combout ),
	.datad(!\inst|m1|res[9]~68_combout ),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~69 .extended_lut = "off";
defparam \inst|m1|res[9]~69 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[9]~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~70 (
// Equation(s):
// \inst|m1|res[9]~70_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a108~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a76~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a44~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a12~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~70 .extended_lut = "off";
defparam \inst|m1|res[9]~70 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[9]~70 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~71 (
// Equation(s):
// \inst|m1|res[9]~71_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & (!\inst19|Decoder0~2_combout  & \inst|m1|res[9]~70_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst19|const_sel~combout ),
	.datac(!\inst19|Decoder0~2_combout ),
	.datad(!\inst|m1|res[9]~70_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~71 .extended_lut = "off";
defparam \inst|m1|res[9]~71 .lut_mask = 64'h0020002000200020;
defparam \inst|m1|res[9]~71 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 12;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 12;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 12;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 12;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~72 (
// Equation(s):
// \inst|m1|res[9]~72_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a236~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a204~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a172~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a140~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~72 .extended_lut = "off";
defparam \inst|m1|res[9]~72 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[9]~72 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~73 (
// Equation(s):
// \inst|m1|res[9]~73_combout  = (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & (!\inst19|Decoder0~2_combout  & \inst|m1|res[9]~72_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst19|const_sel~combout ),
	.datac(!\inst19|Decoder0~2_combout ),
	.datad(!\inst|m1|res[9]~72_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~73 .extended_lut = "off";
defparam \inst|m1|res[9]~73 .lut_mask = 64'h0010001000100010;
defparam \inst|m1|res[9]~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~74 (
// Equation(s):
// \inst|m1|res[9]~74_combout  = (((!\inst19|const_sel~combout  & \inst|m1|res[9]~69_combout )) # (\inst|m1|res[9]~73_combout )) # (\inst|m1|res[9]~71_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[9]~69_combout ),
	.datac(!\inst|m1|res[9]~71_combout ),
	.datad(!\inst|m1|res[9]~73_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~74 .extended_lut = "off";
defparam \inst|m1|res[9]~74 .lut_mask = 64'h2FFF2FFF2FFF2FFF;
defparam \inst|m1|res[9]~74 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[8]~30 (
// Equation(s):
// \inst|m2|res[8]~30_combout  = ( \inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[9]~74_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[7]~96_combout  ) ) ) # ( \inst|m2|res[14]~8_combout  & ( 
// !\inst19|op_sel [3] & ( !\inst|m2|res[8]~29_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( !\inst19|op_sel [3] & ( \inst|al_shift|al|au|f8|s~0_combout  ) ) )

	.dataa(!\inst|al_shift|al|au|f8|s~0_combout ),
	.datab(!\inst|m2|res[8]~29_combout ),
	.datac(!\inst|m1|res[7]~96_combout ),
	.datad(!\inst|m1|res[9]~74_combout ),
	.datae(!\inst|m2|res[14]~8_combout ),
	.dataf(!\inst19|op_sel [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[8]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[8]~30 .extended_lut = "off";
defparam \inst|m2|res[8]~30 .lut_mask = 64'h5555CCCC0F0F00FF;
defparam \inst|m2|res[8]~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[8]~85_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[8]~85_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[8]~85_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[8]~85_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[8]~85_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[8]~31 (
// Equation(s):
// \inst|m2|res[8]~31_combout  = ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a56~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a40~portadataout  ) ) ) # ( 
// \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a24~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[8]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[8]~31 .extended_lut = "off";
defparam \inst|m2|res[8]~31 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m2|res[8]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[8]~32 (
// Equation(s):
// \inst|m2|res[8]~32_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( \inst|m2|res[8]~31_combout  & ( (!\inst19|data_sel~combout  & (((\inst|m2|res[8]~30_combout )))) # (\inst19|data_sel~combout  & 
// ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\inst|m2|res[14]~3_combout )))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( \inst|m2|res[8]~31_combout  & ( (!\inst19|data_sel~combout  & 
// ((\inst|m2|res[8]~30_combout ))) # (\inst19|data_sel~combout  & (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \inst13|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( !\inst|m2|res[8]~31_combout  & ( 
// (!\inst19|data_sel~combout  & ((\inst|m2|res[8]~30_combout ))) # (\inst19|data_sel~combout  & (\inst|m2|res[14]~3_combout )) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( !\inst|m2|res[8]~31_combout  & ( 
// (!\inst19|data_sel~combout  & \inst|m2|res[8]~30_combout ) ) ) )

	.dataa(!\inst19|data_sel~combout ),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\inst|m2|res[14]~3_combout ),
	.datad(!\inst|m2|res[8]~30_combout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.dataf(!\inst|m2|res[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[8]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[8]~32 .extended_lut = "off";
defparam \inst|m2|res[8]~32 .lut_mask = 64'h00AA05AF44EE45EF;
defparam \inst|m2|res[8]~32 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[8] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[8] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux7~0 (
// Equation(s):
// \inst|rf|a1|Mux7~0_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg12|q [8] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg8|q [8] ) ) ) # ( \inst19|Selector5~0_combout  
// & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg4|q [8] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg0|q [8] ) ) )

	.dataa(!\inst|rf|reg0|q [8]),
	.datab(!\inst|rf|reg4|q [8]),
	.datac(!\inst|rf|reg8|q [8]),
	.datad(!\inst|rf|reg12|q [8]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux7~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux7~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux7~1 (
// Equation(s):
// \inst|rf|a1|Mux7~1_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg13|q [8] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg9|q [8] ) ) ) # ( \inst19|Selector5~0_combout  
// & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg5|q [8] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg1|q [8] ) ) )

	.dataa(!\inst|rf|reg1|q [8]),
	.datab(!\inst|rf|reg5|q [8]),
	.datac(!\inst|rf|reg9|q [8]),
	.datad(!\inst|rf|reg13|q [8]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux7~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux7~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux7~2 (
// Equation(s):
// \inst|rf|a1|Mux7~2_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg14|q [8] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg10|q [8] ) ) ) # ( \inst19|Selector5~0_combout  
// & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg6|q [8] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg2|q [8] ) ) )

	.dataa(!\inst|rf|reg2|q [8]),
	.datab(!\inst|rf|reg6|q [8]),
	.datac(!\inst|rf|reg10|q [8]),
	.datad(!\inst|rf|reg14|q [8]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux7~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux7~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux7~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux7~3 (
// Equation(s):
// \inst|rf|a1|Mux7~3_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg15|q [8] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg11|q [8] ) ) ) # ( \inst19|Selector5~0_combout  
// & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg7|q [8] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg3|q [8] ) ) )

	.dataa(!\inst|rf|reg3|q [8]),
	.datab(!\inst|rf|reg7|q [8]),
	.datac(!\inst|rf|reg11|q [8]),
	.datad(!\inst|rf|reg15|q [8]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux7~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux7~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux7~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux7~4 (
// Equation(s):
// \inst|rf|a1|Mux7~4_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux7~3_combout  ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux7~2_combout  ) ) ) # ( 
// \inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux7~1_combout  ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux7~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux7~0_combout ),
	.datab(!\inst|rf|a1|Mux7~1_combout ),
	.datac(!\inst|rf|a1|Mux7~2_combout ),
	.datad(!\inst|rf|a1|Mux7~3_combout ),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux7~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux7~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux7~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~1 (
// Equation(s):
// \inst|al_shift|al|au|Add0~1_sumout  = SUM(( !\inst19|op_sel [0] $ (!\inst|m1|res[9]~74_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~6  ))
// \inst|al_shift|al|au|Add0~2  = CARRY(( !\inst19|op_sel [0] $ (!\inst|m1|res[9]~74_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~6  ))

	.dataa(!\inst19|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[9]~74_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~1_sumout ),
	.cout(\inst|al_shift|al|au|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~1 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~1 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f7|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f7|c~0_combout  = (\inst|rf|a1|Mux8~4_combout  & \inst|al_shift|al|au|Add0~9_sumout )

	.dataa(!\inst|rf|a1|Mux8~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f7|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f7|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f7|c~0 .lut_mask = 64'h1111111111111111;
defparam \inst|al_shift|al|au|f7|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f7|c~1 (
// Equation(s):
// \inst|al_shift|al|au|f7|c~1_combout  = (!\inst|rf|a1|Mux8~4_combout  & !\inst|al_shift|al|au|Add0~9_sumout )

	.dataa(!\inst|rf|a1|Mux8~4_combout ),
	.datab(!\inst|al_shift|al|au|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f7|c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f7|c~1 .extended_lut = "off";
defparam \inst|al_shift|al|au|f7|c~1 .lut_mask = 64'h8888888888888888;
defparam \inst|al_shift|al|au|f7|c~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f7|c~2 (
// Equation(s):
// \inst|al_shift|al|au|f7|c~2_combout  = ( \inst|al_shift|al|au|f4|c~0_combout  & ( !\inst|al_shift|al|au|f7|c~1_combout  & ( (!\inst|rf|a1|Mux9~4_combout  & (\inst|al_shift|al|au|Add0~13_sumout  & ((\inst|al_shift|al|au|Add0~17_sumout ) # 
// (\inst|rf|a1|Mux10~4_combout )))) # (\inst|rf|a1|Mux9~4_combout  & (((\inst|al_shift|al|au|Add0~17_sumout ) # (\inst|al_shift|al|au|Add0~13_sumout )) # (\inst|rf|a1|Mux10~4_combout ))) ) ) ) # ( !\inst|al_shift|al|au|f4|c~0_combout  & ( 
// !\inst|al_shift|al|au|f7|c~1_combout  & ( (!\inst|rf|a1|Mux9~4_combout  & (\inst|rf|a1|Mux10~4_combout  & (\inst|al_shift|al|au|Add0~13_sumout  & \inst|al_shift|al|au|Add0~17_sumout ))) # (\inst|rf|a1|Mux9~4_combout  & (((\inst|rf|a1|Mux10~4_combout  & 
// \inst|al_shift|al|au|Add0~17_sumout )) # (\inst|al_shift|al|au|Add0~13_sumout ))) ) ) )

	.dataa(!\inst|rf|a1|Mux9~4_combout ),
	.datab(!\inst|rf|a1|Mux10~4_combout ),
	.datac(!\inst|al_shift|al|au|Add0~13_sumout ),
	.datad(!\inst|al_shift|al|au|Add0~17_sumout ),
	.datae(!\inst|al_shift|al|au|f4|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f7|c~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f7|c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f7|c~2 .extended_lut = "off";
defparam \inst|al_shift|al|au|f7|c~2 .lut_mask = 64'h0517175F00000000;
defparam \inst|al_shift|al|au|f7|c~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f9|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f9|s~0_combout  = ( \inst|al_shift|al|au|f7|c~0_combout  & ( \inst|al_shift|al|au|f7|c~2_combout  & ( !\inst|rf|a1|Mux6~4_combout  $ (!\inst|al_shift|al|au|Add0~1_sumout  $ (((\inst|al_shift|al|au|Add0~5_sumout ) # 
// (\inst|rf|a1|Mux7~4_combout )))) ) ) ) # ( !\inst|al_shift|al|au|f7|c~0_combout  & ( \inst|al_shift|al|au|f7|c~2_combout  & ( !\inst|rf|a1|Mux6~4_combout  $ (!\inst|al_shift|al|au|Add0~1_sumout  $ (((\inst|al_shift|al|au|Add0~5_sumout ) # 
// (\inst|rf|a1|Mux7~4_combout )))) ) ) ) # ( \inst|al_shift|al|au|f7|c~0_combout  & ( !\inst|al_shift|al|au|f7|c~2_combout  & ( !\inst|rf|a1|Mux6~4_combout  $ (!\inst|al_shift|al|au|Add0~1_sumout  $ (((\inst|al_shift|al|au|Add0~5_sumout ) # 
// (\inst|rf|a1|Mux7~4_combout )))) ) ) ) # ( !\inst|al_shift|al|au|f7|c~0_combout  & ( !\inst|al_shift|al|au|f7|c~2_combout  & ( !\inst|rf|a1|Mux6~4_combout  $ (!\inst|al_shift|al|au|Add0~1_sumout  $ (((\inst|rf|a1|Mux7~4_combout  & 
// \inst|al_shift|al|au|Add0~5_sumout )))) ) ) )

	.dataa(!\inst|rf|a1|Mux6~4_combout ),
	.datab(!\inst|rf|a1|Mux7~4_combout ),
	.datac(!\inst|al_shift|al|au|Add0~1_sumout ),
	.datad(!\inst|al_shift|al|au|Add0~5_sumout ),
	.datae(!\inst|al_shift|al|au|f7|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f7|c~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f9|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f9|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f9|s~0 .lut_mask = 64'h5A6969A569A569A5;
defparam \inst|al_shift|al|au|f9|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[9]~75 (
// Equation(s):
// \inst|m1|res[9]~75_combout  = (!\inst19|const_sel~combout  & \inst|m1|res[9]~69_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[9]~69_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[9]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[9]~75 .extended_lut = "off";
defparam \inst|m1|res[9]~75 .lut_mask = 64'h2222222222222222;
defparam \inst|m1|res[9]~75 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[9]~25 (
// Equation(s):
// \inst|m2|res[9]~25_combout  = ( \inst19|op_sel [1] & ( \inst|rf|a1|Mux6~4_combout  & ( (((\inst19|op_sel [0]) # (\inst|m1|res[9]~75_combout )) # (\inst|m1|res[9]~71_combout )) # (\inst|m1|res[9]~73_combout ) ) ) ) # ( !\inst19|op_sel [1] & ( 
// \inst|rf|a1|Mux6~4_combout  & ( (!\inst|m1|res[9]~73_combout  & (!\inst|m1|res[9]~71_combout  & (!\inst|m1|res[9]~75_combout  & !\inst19|op_sel [0]))) ) ) ) # ( \inst19|op_sel [1] & ( !\inst|rf|a1|Mux6~4_combout  & ( (!\inst|m1|res[9]~73_combout  & 
// (!\inst|m1|res[9]~71_combout  & (!\inst|m1|res[9]~75_combout  & !\inst19|op_sel [0]))) ) ) ) # ( !\inst19|op_sel [1] & ( !\inst|rf|a1|Mux6~4_combout  & ( (!\inst19|op_sel [0]) # ((!\inst|m1|res[9]~73_combout  & (!\inst|m1|res[9]~71_combout  & 
// !\inst|m1|res[9]~75_combout ))) ) ) )

	.dataa(!\inst|m1|res[9]~73_combout ),
	.datab(!\inst|m1|res[9]~71_combout ),
	.datac(!\inst|m1|res[9]~75_combout ),
	.datad(!\inst19|op_sel [0]),
	.datae(!\inst19|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[9]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[9]~25 .extended_lut = "off";
defparam \inst|m2|res[9]~25 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[9]~25 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~54 (
// Equation(s):
// \inst|m1|res[10]~54_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg3|q [10] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg2|q [10] ) ) ) # ( \inst19|Selector3~0_combout 
//  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg1|q [10] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg0|q [10] ) ) )

	.dataa(!\inst|rf|reg0|q [10]),
	.datab(!\inst|rf|reg1|q [10]),
	.datac(!\inst|rf|reg2|q [10]),
	.datad(!\inst|rf|reg3|q [10]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~54 .extended_lut = "off";
defparam \inst|m1|res[10]~54 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[10]~54 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~55 (
// Equation(s):
// \inst|m1|res[10]~55_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg7|q [10] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg6|q [10] ) ) ) # ( \inst19|Selector3~0_combout 
//  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg5|q [10] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg4|q [10] ) ) )

	.dataa(!\inst|rf|reg4|q [10]),
	.datab(!\inst|rf|reg5|q [10]),
	.datac(!\inst|rf|reg6|q [10]),
	.datad(!\inst|rf|reg7|q [10]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~55 .extended_lut = "off";
defparam \inst|m1|res[10]~55 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[10]~55 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg8|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~56 (
// Equation(s):
// \inst|m1|res[10]~56_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg11|q [10] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg10|q [10] ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg9|q [10] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg8|q [10] ) ) )

	.dataa(!\inst|rf|reg8|q [10]),
	.datab(!\inst|rf|reg9|q [10]),
	.datac(!\inst|rf|reg10|q [10]),
	.datad(!\inst|rf|reg11|q [10]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~56 .extended_lut = "off";
defparam \inst|m1|res[10]~56 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[10]~56 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~57 (
// Equation(s):
// \inst|m1|res[10]~57_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg15|q [10] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg14|q [10] ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg13|q [10] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg12|q [10] ) ) )

	.dataa(!\inst|rf|reg12|q [10]),
	.datab(!\inst|rf|reg13|q [10]),
	.datac(!\inst|rf|reg14|q [10]),
	.datad(!\inst|rf|reg15|q [10]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~57 .extended_lut = "off";
defparam \inst|m1|res[10]~57 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[10]~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~58 (
// Equation(s):
// \inst|m1|res[10]~58_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|m1|res[10]~57_combout  ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|m1|res[10]~56_combout  ) ) ) # ( 
// \inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|m1|res[10]~55_combout  ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|m1|res[10]~54_combout  ) ) )

	.dataa(!\inst|m1|res[10]~54_combout ),
	.datab(!\inst|m1|res[10]~55_combout ),
	.datac(!\inst|m1|res[10]~56_combout ),
	.datad(!\inst|m1|res[10]~57_combout ),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~58 .extended_lut = "off";
defparam \inst|m1|res[10]~58 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[10]~58 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~59 (
// Equation(s):
// \inst|m1|res[10]~59_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a109~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a77~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a45~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a13~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~59 .extended_lut = "off";
defparam \inst|m1|res[10]~59 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[10]~59 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~60 (
// Equation(s):
// \inst|m1|res[10]~60_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & (!\inst19|Decoder0~2_combout  & \inst|m1|res[10]~59_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst19|const_sel~combout ),
	.datac(!\inst19|Decoder0~2_combout ),
	.datad(!\inst|m1|res[10]~59_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~60 .extended_lut = "off";
defparam \inst|m1|res[10]~60 .lut_mask = 64'h0020002000200020;
defparam \inst|m1|res[10]~60 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~61 (
// Equation(s):
// \inst|m1|res[10]~61_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a237~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a205~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a173~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a141~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~61 .extended_lut = "off";
defparam \inst|m1|res[10]~61 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[10]~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~62 (
// Equation(s):
// \inst|m1|res[10]~62_combout  = (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & (!\inst19|Decoder0~2_combout  & \inst|m1|res[10]~61_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst19|const_sel~combout ),
	.datac(!\inst19|Decoder0~2_combout ),
	.datad(!\inst|m1|res[10]~61_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~62 .extended_lut = "off";
defparam \inst|m1|res[10]~62 .lut_mask = 64'h0010001000100010;
defparam \inst|m1|res[10]~62 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~63 (
// Equation(s):
// \inst|m1|res[10]~63_combout  = (((!\inst19|const_sel~combout  & \inst|m1|res[10]~58_combout )) # (\inst|m1|res[10]~62_combout )) # (\inst|m1|res[10]~60_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[10]~58_combout ),
	.datac(!\inst|m1|res[10]~60_combout ),
	.datad(!\inst|m1|res[10]~62_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~63 .extended_lut = "off";
defparam \inst|m1|res[10]~63 .lut_mask = 64'h2FFF2FFF2FFF2FFF;
defparam \inst|m1|res[10]~63 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[9]~26 (
// Equation(s):
// \inst|m2|res[9]~26_combout  = ( \inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[10]~63_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[8]~85_combout  ) ) ) # ( \inst|m2|res[14]~8_combout  & ( 
// !\inst19|op_sel [3] & ( !\inst|m2|res[9]~25_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( !\inst19|op_sel [3] & ( \inst|al_shift|al|au|f9|s~0_combout  ) ) )

	.dataa(!\inst|al_shift|al|au|f9|s~0_combout ),
	.datab(!\inst|m2|res[9]~25_combout ),
	.datac(!\inst|m1|res[8]~85_combout ),
	.datad(!\inst|m1|res[10]~63_combout ),
	.datae(!\inst|m2|res[14]~8_combout ),
	.dataf(!\inst19|op_sel [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[9]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[9]~26 .extended_lut = "off";
defparam \inst|m2|res[9]~26 .lut_mask = 64'h5555CCCC0F0F00FF;
defparam \inst|m2|res[9]~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[9]~74_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[9]~74_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[9]~74_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[9]~74_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[9]~74_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[9]~27 (
// Equation(s):
// \inst|m2|res[9]~27_combout  = ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a57~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a41~portadataout  ) ) ) # ( 
// \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a25~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[9]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[9]~27 .extended_lut = "off";
defparam \inst|m2|res[9]~27 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m2|res[9]~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[9]~28 (
// Equation(s):
// \inst|m2|res[9]~28_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( \inst|m2|res[9]~27_combout  & ( (!\inst19|data_sel~combout  & (((\inst|m2|res[9]~26_combout )))) # (\inst19|data_sel~combout  & 
// ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\inst|m2|res[14]~3_combout )))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( \inst|m2|res[9]~27_combout  & ( (!\inst19|data_sel~combout  & 
// ((\inst|m2|res[9]~26_combout ))) # (\inst19|data_sel~combout  & (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \inst13|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( !\inst|m2|res[9]~27_combout  & ( 
// (!\inst19|data_sel~combout  & ((\inst|m2|res[9]~26_combout ))) # (\inst19|data_sel~combout  & (\inst|m2|res[14]~3_combout )) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( !\inst|m2|res[9]~27_combout  & ( 
// (!\inst19|data_sel~combout  & \inst|m2|res[9]~26_combout ) ) ) )

	.dataa(!\inst19|data_sel~combout ),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\inst|m2|res[14]~3_combout ),
	.datad(!\inst|m2|res[9]~26_combout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.dataf(!\inst|m2|res[9]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[9]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[9]~28 .extended_lut = "off";
defparam \inst|m2|res[9]~28 .lut_mask = 64'h00AA05AF44EE45EF;
defparam \inst|m2|res[9]~28 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[9] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[9] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux6~0 (
// Equation(s):
// \inst|rf|a1|Mux6~0_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg3|q [9] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg2|q [9] ) ) ) # ( \inst19|Selector7~0_combout  & 
// ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg1|q [9] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg0|q [9] ) ) )

	.dataa(!\inst|rf|reg0|q [9]),
	.datab(!\inst|rf|reg1|q [9]),
	.datac(!\inst|rf|reg2|q [9]),
	.datad(!\inst|rf|reg3|q [9]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux6~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux6~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux6~1 (
// Equation(s):
// \inst|rf|a1|Mux6~1_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg7|q [9] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg6|q [9] ) ) ) # ( \inst19|Selector7~0_combout  & 
// ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg5|q [9] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg4|q [9] ) ) )

	.dataa(!\inst|rf|reg4|q [9]),
	.datab(!\inst|rf|reg5|q [9]),
	.datac(!\inst|rf|reg6|q [9]),
	.datad(!\inst|rf|reg7|q [9]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux6~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux6~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux6~2 (
// Equation(s):
// \inst|rf|a1|Mux6~2_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg11|q [9] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg10|q [9] ) ) ) # ( \inst19|Selector7~0_combout  
// & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg9|q [9] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg8|q [9] ) ) )

	.dataa(!\inst|rf|reg8|q [9]),
	.datab(!\inst|rf|reg9|q [9]),
	.datac(!\inst|rf|reg10|q [9]),
	.datad(!\inst|rf|reg11|q [9]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux6~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux6~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux6~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux6~3 (
// Equation(s):
// \inst|rf|a1|Mux6~3_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg15|q [9] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg14|q [9] ) ) ) # ( \inst19|Selector7~0_combout  
// & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg13|q [9] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg12|q [9] ) ) )

	.dataa(!\inst|rf|reg12|q [9]),
	.datab(!\inst|rf|reg13|q [9]),
	.datac(!\inst|rf|reg14|q [9]),
	.datad(!\inst|rf|reg15|q [9]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux6~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux6~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux6~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux6~4 (
// Equation(s):
// \inst|rf|a1|Mux6~4_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux6~3_combout  ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux6~2_combout  ) ) ) # ( 
// \inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux6~1_combout  ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux6~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux6~0_combout ),
	.datab(!\inst|rf|a1|Mux6~1_combout ),
	.datac(!\inst|rf|a1|Mux6~2_combout ),
	.datad(!\inst|rf|a1|Mux6~3_combout ),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux6~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux6~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux6~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f8|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f8|c~0_combout  = ( \inst|al_shift|al|au|f6|c~0_combout  & ( \inst|al_shift|al|au|f6|c~2_combout  & ( (!\inst|rf|a1|Mux7~4_combout  & ((!\inst|al_shift|al|au|Add0~5_sumout ) # ((!\inst|rf|a1|Mux8~4_combout  & 
// !\inst|al_shift|al|au|Add0~9_sumout )))) # (\inst|rf|a1|Mux7~4_combout  & (!\inst|rf|a1|Mux8~4_combout  & (!\inst|al_shift|al|au|Add0~5_sumout  & !\inst|al_shift|al|au|Add0~9_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f6|c~0_combout  & ( 
// \inst|al_shift|al|au|f6|c~2_combout  & ( (!\inst|rf|a1|Mux7~4_combout  & ((!\inst|al_shift|al|au|Add0~5_sumout ) # ((!\inst|rf|a1|Mux8~4_combout  & !\inst|al_shift|al|au|Add0~9_sumout )))) # (\inst|rf|a1|Mux7~4_combout  & (!\inst|rf|a1|Mux8~4_combout  & 
// (!\inst|al_shift|al|au|Add0~5_sumout  & !\inst|al_shift|al|au|Add0~9_sumout ))) ) ) ) # ( \inst|al_shift|al|au|f6|c~0_combout  & ( !\inst|al_shift|al|au|f6|c~2_combout  & ( (!\inst|rf|a1|Mux7~4_combout  & ((!\inst|al_shift|al|au|Add0~5_sumout ) # 
// ((!\inst|rf|a1|Mux8~4_combout  & !\inst|al_shift|al|au|Add0~9_sumout )))) # (\inst|rf|a1|Mux7~4_combout  & (!\inst|rf|a1|Mux8~4_combout  & (!\inst|al_shift|al|au|Add0~5_sumout  & !\inst|al_shift|al|au|Add0~9_sumout ))) ) ) ) # ( 
// !\inst|al_shift|al|au|f6|c~0_combout  & ( !\inst|al_shift|al|au|f6|c~2_combout  & ( (!\inst|rf|a1|Mux7~4_combout  & ((!\inst|rf|a1|Mux8~4_combout ) # ((!\inst|al_shift|al|au|Add0~5_sumout ) # (!\inst|al_shift|al|au|Add0~9_sumout )))) # 
// (\inst|rf|a1|Mux7~4_combout  & (!\inst|al_shift|al|au|Add0~5_sumout  & ((!\inst|rf|a1|Mux8~4_combout ) # (!\inst|al_shift|al|au|Add0~9_sumout )))) ) ) )

	.dataa(!\inst|rf|a1|Mux7~4_combout ),
	.datab(!\inst|rf|a1|Mux8~4_combout ),
	.datac(!\inst|al_shift|al|au|Add0~5_sumout ),
	.datad(!\inst|al_shift|al|au|Add0~9_sumout ),
	.datae(!\inst|al_shift|al|au|f6|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f6|c~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f8|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f8|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f8|c~0 .lut_mask = 64'hFAE8E8A0E8A0E8A0;
defparam \inst|al_shift|al|au|f8|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~41 (
// Equation(s):
// \inst|al_shift|al|au|Add0~41_sumout  = SUM(( !\inst19|op_sel [0] $ (!\inst|m1|res[10]~63_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~2  ))
// \inst|al_shift|al|au|Add0~42  = CARRY(( !\inst19|op_sel [0] $ (!\inst|m1|res[10]~63_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~2  ))

	.dataa(!\inst19|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[10]~63_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~41_sumout ),
	.cout(\inst|al_shift|al|au|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~41 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~41 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f10|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f10|s~0_combout  = ( \inst|al_shift|al|au|Add0~41_sumout  & ( !\inst|rf|a1|Mux5~4_combout  $ (((!\inst|rf|a1|Mux6~4_combout  & (\inst|al_shift|al|au|Add0~1_sumout  & !\inst|al_shift|al|au|f8|c~0_combout )) # 
// (\inst|rf|a1|Mux6~4_combout  & ((!\inst|al_shift|al|au|f8|c~0_combout ) # (\inst|al_shift|al|au|Add0~1_sumout ))))) ) ) # ( !\inst|al_shift|al|au|Add0~41_sumout  & ( !\inst|rf|a1|Mux5~4_combout  $ (((!\inst|rf|a1|Mux6~4_combout  & 
// ((!\inst|al_shift|al|au|Add0~1_sumout ) # (\inst|al_shift|al|au|f8|c~0_combout ))) # (\inst|rf|a1|Mux6~4_combout  & (!\inst|al_shift|al|au|Add0~1_sumout  & \inst|al_shift|al|au|f8|c~0_combout )))) ) )

	.dataa(!\inst|rf|a1|Mux5~4_combout ),
	.datab(!\inst|rf|a1|Mux6~4_combout ),
	.datac(!\inst|al_shift|al|au|Add0~1_sumout ),
	.datad(!\inst|al_shift|al|au|f8|c~0_combout ),
	.datae(!\inst|al_shift|al|au|Add0~41_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f10|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f10|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f10|s~0 .lut_mask = 64'h6A5695A96A5695A9;
defparam \inst|al_shift|al|au|f10|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[10]~64 (
// Equation(s):
// \inst|m1|res[10]~64_combout  = (!\inst19|const_sel~combout  & \inst|m1|res[10]~58_combout )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst|m1|res[10]~58_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[10]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[10]~64 .extended_lut = "off";
defparam \inst|m1|res[10]~64 .lut_mask = 64'h2222222222222222;
defparam \inst|m1|res[10]~64 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[10]~21 (
// Equation(s):
// \inst|m2|res[10]~21_combout  = ( \inst19|op_sel [1] & ( \inst|rf|a1|Mux5~4_combout  & ( (((\inst19|op_sel [0]) # (\inst|m1|res[10]~64_combout )) # (\inst|m1|res[10]~60_combout )) # (\inst|m1|res[10]~62_combout ) ) ) ) # ( !\inst19|op_sel [1] & ( 
// \inst|rf|a1|Mux5~4_combout  & ( (!\inst|m1|res[10]~62_combout  & (!\inst|m1|res[10]~60_combout  & (!\inst|m1|res[10]~64_combout  & !\inst19|op_sel [0]))) ) ) ) # ( \inst19|op_sel [1] & ( !\inst|rf|a1|Mux5~4_combout  & ( (!\inst|m1|res[10]~62_combout  & 
// (!\inst|m1|res[10]~60_combout  & (!\inst|m1|res[10]~64_combout  & !\inst19|op_sel [0]))) ) ) ) # ( !\inst19|op_sel [1] & ( !\inst|rf|a1|Mux5~4_combout  & ( (!\inst19|op_sel [0]) # ((!\inst|m1|res[10]~62_combout  & (!\inst|m1|res[10]~60_combout  & 
// !\inst|m1|res[10]~64_combout ))) ) ) )

	.dataa(!\inst|m1|res[10]~62_combout ),
	.datab(!\inst|m1|res[10]~60_combout ),
	.datac(!\inst|m1|res[10]~64_combout ),
	.datad(!\inst19|op_sel [0]),
	.datae(!\inst19|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[10]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[10]~21 .extended_lut = "off";
defparam \inst|m2|res[10]~21 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[10]~21 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg8|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg12|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~43 (
// Equation(s):
// \inst|m1|res[11]~43_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg12|q [11] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg8|q [11] ) ) ) # ( 
// \inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg4|q [11] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg0|q [11] ) ) )

	.dataa(!\inst|rf|reg0|q [11]),
	.datab(!\inst|rf|reg4|q [11]),
	.datac(!\inst|rf|reg8|q [11]),
	.datad(!\inst|rf|reg12|q [11]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~43 .extended_lut = "off";
defparam \inst|m1|res[11]~43 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[11]~43 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~44 (
// Equation(s):
// \inst|m1|res[11]~44_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg13|q [11] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg9|q [11] ) ) ) # ( 
// \inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg5|q [11] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg1|q [11] ) ) )

	.dataa(!\inst|rf|reg1|q [11]),
	.datab(!\inst|rf|reg5|q [11]),
	.datac(!\inst|rf|reg9|q [11]),
	.datad(!\inst|rf|reg13|q [11]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~44 .extended_lut = "off";
defparam \inst|m1|res[11]~44 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[11]~44 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg2|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~45 (
// Equation(s):
// \inst|m1|res[11]~45_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg14|q [11] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg10|q [11] ) ) ) # ( 
// \inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg6|q [11] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg2|q [11] ) ) )

	.dataa(!\inst|rf|reg2|q [11]),
	.datab(!\inst|rf|reg6|q [11]),
	.datac(!\inst|rf|reg10|q [11]),
	.datad(!\inst|rf|reg14|q [11]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~45 .extended_lut = "off";
defparam \inst|m1|res[11]~45 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[11]~45 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg3|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~46 (
// Equation(s):
// \inst|m1|res[11]~46_combout  = ( \inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg15|q [11] ) ) ) # ( !\inst19|Selector1~0_combout  & ( \inst19|Selector0~0_combout  & ( \inst|rf|reg11|q [11] ) ) ) # ( 
// \inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg7|q [11] ) ) ) # ( !\inst19|Selector1~0_combout  & ( !\inst19|Selector0~0_combout  & ( \inst|rf|reg3|q [11] ) ) )

	.dataa(!\inst|rf|reg3|q [11]),
	.datab(!\inst|rf|reg7|q [11]),
	.datac(!\inst|rf|reg11|q [11]),
	.datad(!\inst|rf|reg15|q [11]),
	.datae(!\inst19|Selector1~0_combout ),
	.dataf(!\inst19|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~46 .extended_lut = "off";
defparam \inst|m1|res[11]~46 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[11]~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~47 (
// Equation(s):
// \inst|m1|res[11]~47_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|m1|res[11]~46_combout  ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|m1|res[11]~45_combout  ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|m1|res[11]~44_combout  ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|m1|res[11]~43_combout  ) ) )

	.dataa(!\inst|m1|res[11]~43_combout ),
	.datab(!\inst|m1|res[11]~44_combout ),
	.datac(!\inst|m1|res[11]~45_combout ),
	.datad(!\inst|m1|res[11]~46_combout ),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~47 .extended_lut = "off";
defparam \inst|m1|res[11]~47 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[11]~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 8192;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 16383;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 16384;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 24575;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 24576;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 32767;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~48 (
// Equation(s):
// \inst|m1|res[11]~48_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a110~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a78~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a46~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a14~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~48 .extended_lut = "off";
defparam \inst|m1|res[11]~48 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[11]~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~49 (
// Equation(s):
// \inst|m1|res[11]~49_combout  = (!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & (!\inst19|Decoder0~2_combout  & \inst|m1|res[11]~48_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst19|const_sel~combout ),
	.datac(!\inst19|Decoder0~2_combout ),
	.datad(!\inst|m1|res[11]~48_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~49 .extended_lut = "off";
defparam \inst|m1|res[11]~49 .lut_mask = 64'h0020002000200020;
defparam \inst|m1|res[11]~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 32768;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 14;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 40959;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 40960;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 14;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 49151;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 49152;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 14;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 57343;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst12|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(gnd),
	.ena0(\inst12|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst18|counter [12],\inst18|counter [11],\inst18|counter [10],\inst18|counter [9],\inst18|counter [8],\inst18|counter [7],\inst18|counter [6],\inst18|counter [5],\inst18|counter [4],\inst18|counter [3],\inst18|counter [2],\inst18|counter [1],\inst18|counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst12|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .init_file = "rom.mif";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "ROM:inst12|altsyncram:altsyncram_component|altsyncram_6bf1:auto_generated|ALTSYNCRAM";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "rom";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "clock0";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 57344;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 14;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 65535;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 65536;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 32;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_a_write_enable_clock = "none";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst12|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~50 (
// Equation(s):
// \inst|m1|res[11]~50_combout  = ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a238~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a206~portadataout  ) ) ) # ( 
// \inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a174~portadataout  ) ) ) # ( 
// !\inst12|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst12|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst12|altsyncram_component|auto_generated|ram_block1a142~portadataout  ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datab(!\inst12|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datac(!\inst12|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.datad(!\inst12|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datae(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~50 .extended_lut = "off";
defparam \inst|m1|res[11]~50 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[11]~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~51 (
// Equation(s):
// \inst|m1|res[11]~51_combout  = (\inst12|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst19|const_sel~combout  & (!\inst19|Decoder0~2_combout  & \inst|m1|res[11]~50_combout )))

	.dataa(!\inst12|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst19|const_sel~combout ),
	.datac(!\inst19|Decoder0~2_combout ),
	.datad(!\inst|m1|res[11]~50_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~51 .extended_lut = "off";
defparam \inst|m1|res[11]~51 .lut_mask = 64'h0010001000100010;
defparam \inst|m1|res[11]~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~52 (
// Equation(s):
// \inst|m1|res[11]~52_combout  = (((\inst|m1|res[11]~47_combout  & !\inst19|const_sel~combout )) # (\inst|m1|res[11]~51_combout )) # (\inst|m1|res[11]~49_combout )

	.dataa(!\inst|m1|res[11]~47_combout ),
	.datab(!\inst19|const_sel~combout ),
	.datac(!\inst|m1|res[11]~49_combout ),
	.datad(!\inst|m1|res[11]~51_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~52 .extended_lut = "off";
defparam \inst|m1|res[11]~52 .lut_mask = 64'h4FFF4FFF4FFF4FFF;
defparam \inst|m1|res[11]~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[10]~22 (
// Equation(s):
// \inst|m2|res[10]~22_combout  = ( \inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[11]~52_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[9]~74_combout  ) ) ) # ( \inst|m2|res[14]~8_combout  & ( 
// !\inst19|op_sel [3] & ( !\inst|m2|res[10]~21_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( !\inst19|op_sel [3] & ( \inst|al_shift|al|au|f10|s~0_combout  ) ) )

	.dataa(!\inst|al_shift|al|au|f10|s~0_combout ),
	.datab(!\inst|m2|res[10]~21_combout ),
	.datac(!\inst|m1|res[9]~74_combout ),
	.datad(!\inst|m1|res[11]~52_combout ),
	.datae(!\inst|m2|res[14]~8_combout ),
	.dataf(!\inst19|op_sel [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[10]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[10]~22 .extended_lut = "off";
defparam \inst|m2|res[10]~22 .lut_mask = 64'h5555CCCC0F0F00FF;
defparam \inst|m2|res[10]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[10]~63_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[10]~63_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[10]~63_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[10]~63_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[10]~63_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[10]~23 (
// Equation(s):
// \inst|m2|res[10]~23_combout  = ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a58~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a42~portadataout  ) ) ) # ( 
// \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a26~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a10~portadataout  ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[10]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[10]~23 .extended_lut = "off";
defparam \inst|m2|res[10]~23 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m2|res[10]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[10]~24 (
// Equation(s):
// \inst|m2|res[10]~24_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \inst|m2|res[10]~23_combout  & ( (!\inst19|data_sel~combout  & (((\inst|m2|res[10]~22_combout )))) # (\inst19|data_sel~combout  & 
// ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\inst|m2|res[14]~3_combout )))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \inst|m2|res[10]~23_combout  & ( (!\inst19|data_sel~combout  & 
// ((\inst|m2|res[10]~22_combout ))) # (\inst19|data_sel~combout  & (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \inst13|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\inst|m2|res[10]~23_combout  & ( 
// (!\inst19|data_sel~combout  & ((\inst|m2|res[10]~22_combout ))) # (\inst19|data_sel~combout  & (\inst|m2|res[14]~3_combout )) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\inst|m2|res[10]~23_combout  & ( 
// (!\inst19|data_sel~combout  & \inst|m2|res[10]~22_combout ) ) ) )

	.dataa(!\inst19|data_sel~combout ),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\inst|m2|res[14]~3_combout ),
	.datad(!\inst|m2|res[10]~22_combout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.dataf(!\inst|m2|res[10]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[10]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[10]~24 .extended_lut = "off";
defparam \inst|m2|res[10]~24 .lut_mask = 64'h00AA05AF44EE45EF;
defparam \inst|m2|res[10]~24 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[10] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[10] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux5~0 (
// Equation(s):
// \inst|rf|a1|Mux5~0_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg12|q [10] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg8|q [10] ) ) ) # ( \inst19|Selector5~0_combout 
//  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg4|q [10] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg0|q [10] ) ) )

	.dataa(!\inst|rf|reg0|q [10]),
	.datab(!\inst|rf|reg4|q [10]),
	.datac(!\inst|rf|reg8|q [10]),
	.datad(!\inst|rf|reg12|q [10]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux5~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux5~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux5~1 (
// Equation(s):
// \inst|rf|a1|Mux5~1_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg13|q [10] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg9|q [10] ) ) ) # ( \inst19|Selector5~0_combout 
//  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg5|q [10] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg1|q [10] ) ) )

	.dataa(!\inst|rf|reg1|q [10]),
	.datab(!\inst|rf|reg5|q [10]),
	.datac(!\inst|rf|reg9|q [10]),
	.datad(!\inst|rf|reg13|q [10]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux5~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux5~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux5~2 (
// Equation(s):
// \inst|rf|a1|Mux5~2_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg14|q [10] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg10|q [10] ) ) ) # ( 
// \inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg6|q [10] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg2|q [10] ) ) )

	.dataa(!\inst|rf|reg2|q [10]),
	.datab(!\inst|rf|reg6|q [10]),
	.datac(!\inst|rf|reg10|q [10]),
	.datad(!\inst|rf|reg14|q [10]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux5~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux5~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux5~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux5~3 (
// Equation(s):
// \inst|rf|a1|Mux5~3_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg15|q [10] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg11|q [10] ) ) ) # ( 
// \inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg7|q [10] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg3|q [10] ) ) )

	.dataa(!\inst|rf|reg3|q [10]),
	.datab(!\inst|rf|reg7|q [10]),
	.datac(!\inst|rf|reg11|q [10]),
	.datad(!\inst|rf|reg15|q [10]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux5~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux5~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux5~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux5~4 (
// Equation(s):
// \inst|rf|a1|Mux5~4_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux5~3_combout  ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux5~2_combout  ) ) ) # ( 
// \inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux5~1_combout  ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux5~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux5~0_combout ),
	.datab(!\inst|rf|a1|Mux5~1_combout ),
	.datac(!\inst|rf|a1|Mux5~2_combout ),
	.datad(!\inst|rf|a1|Mux5~3_combout ),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux5~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux5~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux5~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f9|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f9|c~0_combout  = ( \inst|al_shift|al|au|f7|c~0_combout  & ( \inst|al_shift|al|au|f7|c~2_combout  & ( (!\inst|rf|a1|Mux6~4_combout  & ((!\inst|al_shift|al|au|Add0~1_sumout ) # ((!\inst|rf|a1|Mux7~4_combout  & 
// !\inst|al_shift|al|au|Add0~5_sumout )))) # (\inst|rf|a1|Mux6~4_combout  & (!\inst|rf|a1|Mux7~4_combout  & (!\inst|al_shift|al|au|Add0~1_sumout  & !\inst|al_shift|al|au|Add0~5_sumout ))) ) ) ) # ( !\inst|al_shift|al|au|f7|c~0_combout  & ( 
// \inst|al_shift|al|au|f7|c~2_combout  & ( (!\inst|rf|a1|Mux6~4_combout  & ((!\inst|al_shift|al|au|Add0~1_sumout ) # ((!\inst|rf|a1|Mux7~4_combout  & !\inst|al_shift|al|au|Add0~5_sumout )))) # (\inst|rf|a1|Mux6~4_combout  & (!\inst|rf|a1|Mux7~4_combout  & 
// (!\inst|al_shift|al|au|Add0~1_sumout  & !\inst|al_shift|al|au|Add0~5_sumout ))) ) ) ) # ( \inst|al_shift|al|au|f7|c~0_combout  & ( !\inst|al_shift|al|au|f7|c~2_combout  & ( (!\inst|rf|a1|Mux6~4_combout  & ((!\inst|al_shift|al|au|Add0~1_sumout ) # 
// ((!\inst|rf|a1|Mux7~4_combout  & !\inst|al_shift|al|au|Add0~5_sumout )))) # (\inst|rf|a1|Mux6~4_combout  & (!\inst|rf|a1|Mux7~4_combout  & (!\inst|al_shift|al|au|Add0~1_sumout  & !\inst|al_shift|al|au|Add0~5_sumout ))) ) ) ) # ( 
// !\inst|al_shift|al|au|f7|c~0_combout  & ( !\inst|al_shift|al|au|f7|c~2_combout  & ( (!\inst|rf|a1|Mux6~4_combout  & ((!\inst|rf|a1|Mux7~4_combout ) # ((!\inst|al_shift|al|au|Add0~1_sumout ) # (!\inst|al_shift|al|au|Add0~5_sumout )))) # 
// (\inst|rf|a1|Mux6~4_combout  & (!\inst|al_shift|al|au|Add0~1_sumout  & ((!\inst|rf|a1|Mux7~4_combout ) # (!\inst|al_shift|al|au|Add0~5_sumout )))) ) ) )

	.dataa(!\inst|rf|a1|Mux6~4_combout ),
	.datab(!\inst|rf|a1|Mux7~4_combout ),
	.datac(!\inst|al_shift|al|au|Add0~1_sumout ),
	.datad(!\inst|al_shift|al|au|Add0~5_sumout ),
	.datae(!\inst|al_shift|al|au|f7|c~0_combout ),
	.dataf(!\inst|al_shift|al|au|f7|c~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f9|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f9|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f9|c~0 .lut_mask = 64'hFAE8E8A0E8A0E8A0;
defparam \inst|al_shift|al|au|f9|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~45 (
// Equation(s):
// \inst|al_shift|al|au|Add0~45_sumout  = SUM(( !\inst19|op_sel [0] $ (!\inst|m1|res[11]~52_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~42  ))
// \inst|al_shift|al|au|Add0~46  = CARRY(( !\inst19|op_sel [0] $ (!\inst|m1|res[11]~52_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~42  ))

	.dataa(!\inst19|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[11]~52_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~45_sumout ),
	.cout(\inst|al_shift|al|au|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~45 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~45 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f11|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f11|s~0_combout  = ( \inst|al_shift|al|au|Add0~45_sumout  & ( !\inst|rf|a1|Mux4~4_combout  $ (((!\inst|rf|a1|Mux5~4_combout  & (!\inst|al_shift|al|au|f9|c~0_combout  & \inst|al_shift|al|au|Add0~41_sumout )) # 
// (\inst|rf|a1|Mux5~4_combout  & ((!\inst|al_shift|al|au|f9|c~0_combout ) # (\inst|al_shift|al|au|Add0~41_sumout ))))) ) ) # ( !\inst|al_shift|al|au|Add0~45_sumout  & ( !\inst|rf|a1|Mux4~4_combout  $ (((!\inst|rf|a1|Mux5~4_combout  & 
// ((!\inst|al_shift|al|au|Add0~41_sumout ) # (\inst|al_shift|al|au|f9|c~0_combout ))) # (\inst|rf|a1|Mux5~4_combout  & (\inst|al_shift|al|au|f9|c~0_combout  & !\inst|al_shift|al|au|Add0~41_sumout )))) ) )

	.dataa(!\inst|rf|a1|Mux4~4_combout ),
	.datab(!\inst|rf|a1|Mux5~4_combout ),
	.datac(!\inst|al_shift|al|au|f9|c~0_combout ),
	.datad(!\inst|al_shift|al|au|Add0~41_sumout ),
	.datae(!\inst|al_shift|al|au|Add0~45_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f11|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f11|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f11|s~0 .lut_mask = 64'h65A69A5965A69A59;
defparam \inst|al_shift|al|au|f11|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[11]~53 (
// Equation(s):
// \inst|m1|res[11]~53_combout  = (\inst|m1|res[11]~47_combout  & !\inst19|const_sel~combout )

	.dataa(!\inst|m1|res[11]~47_combout ),
	.datab(!\inst19|const_sel~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[11]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[11]~53 .extended_lut = "off";
defparam \inst|m1|res[11]~53 .lut_mask = 64'h4444444444444444;
defparam \inst|m1|res[11]~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[11]~17 (
// Equation(s):
// \inst|m2|res[11]~17_combout  = ( \inst19|op_sel [1] & ( \inst|rf|a1|Mux4~4_combout  & ( (((\inst19|op_sel [0]) # (\inst|m1|res[11]~53_combout )) # (\inst|m1|res[11]~49_combout )) # (\inst|m1|res[11]~51_combout ) ) ) ) # ( !\inst19|op_sel [1] & ( 
// \inst|rf|a1|Mux4~4_combout  & ( (!\inst|m1|res[11]~51_combout  & (!\inst|m1|res[11]~49_combout  & (!\inst|m1|res[11]~53_combout  & !\inst19|op_sel [0]))) ) ) ) # ( \inst19|op_sel [1] & ( !\inst|rf|a1|Mux4~4_combout  & ( (!\inst|m1|res[11]~51_combout  & 
// (!\inst|m1|res[11]~49_combout  & (!\inst|m1|res[11]~53_combout  & !\inst19|op_sel [0]))) ) ) ) # ( !\inst19|op_sel [1] & ( !\inst|rf|a1|Mux4~4_combout  & ( (!\inst19|op_sel [0]) # ((!\inst|m1|res[11]~51_combout  & (!\inst|m1|res[11]~49_combout  & 
// !\inst|m1|res[11]~53_combout ))) ) ) )

	.dataa(!\inst|m1|res[11]~51_combout ),
	.datab(!\inst|m1|res[11]~49_combout ),
	.datac(!\inst|m1|res[11]~53_combout ),
	.datad(!\inst19|op_sel [0]),
	.datae(!\inst19|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[11]~17 .extended_lut = "off";
defparam \inst|m2|res[11]~17 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[11]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[11]~18 (
// Equation(s):
// \inst|m2|res[11]~18_combout  = ( \inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[12]~42_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[10]~63_combout  ) ) ) # ( \inst|m2|res[14]~8_combout  & ( 
// !\inst19|op_sel [3] & ( !\inst|m2|res[11]~17_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( !\inst19|op_sel [3] & ( \inst|al_shift|al|au|f11|s~0_combout  ) ) )

	.dataa(!\inst|al_shift|al|au|f11|s~0_combout ),
	.datab(!\inst|m2|res[11]~17_combout ),
	.datac(!\inst|m1|res[10]~63_combout ),
	.datad(!\inst|m1|res[12]~42_combout ),
	.datae(!\inst|m2|res[14]~8_combout ),
	.dataf(!\inst19|op_sel [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[11]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[11]~18 .extended_lut = "off";
defparam \inst|m2|res[11]~18 .lut_mask = 64'h5555CCCC0F0F00FF;
defparam \inst|m2|res[11]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[11]~52_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[11]~52_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[11]~52_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[11]~52_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[11]~52_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[11]~19 (
// Equation(s):
// \inst|m2|res[11]~19_combout  = ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a59~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a43~portadataout  ) ) ) # ( 
// \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a27~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a11~portadataout  ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[11]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[11]~19 .extended_lut = "off";
defparam \inst|m2|res[11]~19 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m2|res[11]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[11]~20 (
// Equation(s):
// \inst|m2|res[11]~20_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( \inst|m2|res[11]~19_combout  & ( (!\inst19|data_sel~combout  & (((\inst|m2|res[11]~18_combout )))) # (\inst19|data_sel~combout  & 
// ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\inst|m2|res[14]~3_combout )))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( \inst|m2|res[11]~19_combout  & ( (!\inst19|data_sel~combout  & 
// ((\inst|m2|res[11]~18_combout ))) # (\inst19|data_sel~combout  & (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \inst13|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( !\inst|m2|res[11]~19_combout  & ( 
// (!\inst19|data_sel~combout  & ((\inst|m2|res[11]~18_combout ))) # (\inst19|data_sel~combout  & (\inst|m2|res[14]~3_combout )) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( !\inst|m2|res[11]~19_combout  & ( 
// (!\inst19|data_sel~combout  & \inst|m2|res[11]~18_combout ) ) ) )

	.dataa(!\inst19|data_sel~combout ),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\inst|m2|res[14]~3_combout ),
	.datad(!\inst|m2|res[11]~18_combout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.dataf(!\inst|m2|res[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[11]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[11]~20 .extended_lut = "off";
defparam \inst|m2|res[11]~20 .lut_mask = 64'h00AA05AF44EE45EF;
defparam \inst|m2|res[11]~20 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[11] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[11] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux4~0 (
// Equation(s):
// \inst|rf|a1|Mux4~0_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg3|q [11] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg2|q [11] ) ) ) # ( \inst19|Selector7~0_combout  
// & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg1|q [11] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg0|q [11] ) ) )

	.dataa(!\inst|rf|reg0|q [11]),
	.datab(!\inst|rf|reg1|q [11]),
	.datac(!\inst|rf|reg2|q [11]),
	.datad(!\inst|rf|reg3|q [11]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux4~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux4~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux4~1 (
// Equation(s):
// \inst|rf|a1|Mux4~1_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg7|q [11] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg6|q [11] ) ) ) # ( \inst19|Selector7~0_combout  
// & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg5|q [11] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg4|q [11] ) ) )

	.dataa(!\inst|rf|reg4|q [11]),
	.datab(!\inst|rf|reg5|q [11]),
	.datac(!\inst|rf|reg6|q [11]),
	.datad(!\inst|rf|reg7|q [11]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux4~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux4~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux4~2 (
// Equation(s):
// \inst|rf|a1|Mux4~2_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg11|q [11] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg10|q [11] ) ) ) # ( 
// \inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg9|q [11] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg8|q [11] ) ) )

	.dataa(!\inst|rf|reg8|q [11]),
	.datab(!\inst|rf|reg9|q [11]),
	.datac(!\inst|rf|reg10|q [11]),
	.datad(!\inst|rf|reg11|q [11]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux4~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux4~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux4~3 (
// Equation(s):
// \inst|rf|a1|Mux4~3_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg15|q [11] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg14|q [11] ) ) ) # ( 
// \inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg13|q [11] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg12|q [11] ) ) )

	.dataa(!\inst|rf|reg12|q [11]),
	.datab(!\inst|rf|reg13|q [11]),
	.datac(!\inst|rf|reg14|q [11]),
	.datad(!\inst|rf|reg15|q [11]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux4~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux4~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux4~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux4~4 (
// Equation(s):
// \inst|rf|a1|Mux4~4_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux4~3_combout  ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux4~2_combout  ) ) ) # ( 
// \inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux4~1_combout  ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux4~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux4~0_combout ),
	.datab(!\inst|rf|a1|Mux4~1_combout ),
	.datac(!\inst|rf|a1|Mux4~2_combout ),
	.datad(!\inst|rf|a1|Mux4~3_combout ),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux4~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux4~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux4~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f10|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f10|c~0_combout  = ( \inst|al_shift|al|au|Add0~41_sumout  & ( ((!\inst|rf|a1|Mux6~4_combout  & (\inst|al_shift|al|au|Add0~1_sumout  & !\inst|al_shift|al|au|f8|c~0_combout )) # (\inst|rf|a1|Mux6~4_combout  & 
// ((!\inst|al_shift|al|au|f8|c~0_combout ) # (\inst|al_shift|al|au|Add0~1_sumout )))) # (\inst|rf|a1|Mux5~4_combout ) ) ) # ( !\inst|al_shift|al|au|Add0~41_sumout  & ( (\inst|rf|a1|Mux5~4_combout  & ((!\inst|rf|a1|Mux6~4_combout  & 
// (\inst|al_shift|al|au|Add0~1_sumout  & !\inst|al_shift|al|au|f8|c~0_combout )) # (\inst|rf|a1|Mux6~4_combout  & ((!\inst|al_shift|al|au|f8|c~0_combout ) # (\inst|al_shift|al|au|Add0~1_sumout ))))) ) )

	.dataa(!\inst|rf|a1|Mux5~4_combout ),
	.datab(!\inst|rf|a1|Mux6~4_combout ),
	.datac(!\inst|al_shift|al|au|Add0~1_sumout ),
	.datad(!\inst|al_shift|al|au|f8|c~0_combout ),
	.datae(!\inst|al_shift|al|au|Add0~41_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f10|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f10|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f10|c~0 .lut_mask = 64'h15017F5715017F57;
defparam \inst|al_shift|al|au|f10|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~49 (
// Equation(s):
// \inst|al_shift|al|au|Add0~49_sumout  = SUM(( !\inst19|op_sel [0] $ (!\inst|m1|res[12]~42_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~46  ))
// \inst|al_shift|al|au|Add0~50  = CARRY(( !\inst19|op_sel [0] $ (!\inst|m1|res[12]~42_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~46  ))

	.dataa(!\inst19|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[12]~42_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~49_sumout ),
	.cout(\inst|al_shift|al|au|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~49 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~49 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f12|s~0 (
// Equation(s):
// \inst|al_shift|al|au|f12|s~0_combout  = ( \inst|al_shift|al|au|Add0~49_sumout  & ( !\inst|rf|a1|Mux3~4_combout  $ (((!\inst|rf|a1|Mux4~4_combout  & (\inst|al_shift|al|au|f10|c~0_combout  & \inst|al_shift|al|au|Add0~45_sumout )) # 
// (\inst|rf|a1|Mux4~4_combout  & ((\inst|al_shift|al|au|Add0~45_sumout ) # (\inst|al_shift|al|au|f10|c~0_combout ))))) ) ) # ( !\inst|al_shift|al|au|Add0~49_sumout  & ( !\inst|rf|a1|Mux3~4_combout  $ (((!\inst|rf|a1|Mux4~4_combout  & 
// ((!\inst|al_shift|al|au|f10|c~0_combout ) # (!\inst|al_shift|al|au|Add0~45_sumout ))) # (\inst|rf|a1|Mux4~4_combout  & (!\inst|al_shift|al|au|f10|c~0_combout  & !\inst|al_shift|al|au|Add0~45_sumout )))) ) )

	.dataa(!\inst|rf|a1|Mux3~4_combout ),
	.datab(!\inst|rf|a1|Mux4~4_combout ),
	.datac(!\inst|al_shift|al|au|f10|c~0_combout ),
	.datad(!\inst|al_shift|al|au|Add0~45_sumout ),
	.datae(!\inst|al_shift|al|au|Add0~49_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f12|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f12|s~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f12|s~0 .lut_mask = 64'h566AA995566AA995;
defparam \inst|al_shift|al|au|f12|s~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[12]~40 (
// Equation(s):
// \inst|m1|res[12]~40_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg11|q [12] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg10|q [12] ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg9|q [12] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg8|q [12] ) ) )

	.dataa(!\inst|rf|reg8|q [12]),
	.datab(!\inst|rf|reg9|q [12]),
	.datac(!\inst|rf|reg10|q [12]),
	.datad(!\inst|rf|reg11|q [12]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[12]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[12]~40 .extended_lut = "off";
defparam \inst|m1|res[12]~40 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[12]~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[12]~41 (
// Equation(s):
// \inst|m1|res[12]~41_combout  = ( \inst|m1|res[12]~40_combout  & ( (!\inst19|const_sel~combout  & (!\inst19|Selector1~0_combout  & \inst19|Selector0~0_combout )) ) )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst19|Selector1~0_combout ),
	.datac(!\inst19|Selector0~0_combout ),
	.datad(gnd),
	.datae(!\inst|m1|res[12]~40_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[12]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[12]~41 .extended_lut = "off";
defparam \inst|m1|res[12]~41 .lut_mask = 64'h0000080800000808;
defparam \inst|m1|res[12]~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[12]~39 (
// Equation(s):
// \inst|m1|res[12]~39_combout  = ( !\inst19|Decoder0~2_combout  & ( (\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  & \inst19|const_sel~combout ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.datab(!\inst19|const_sel~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst19|Decoder0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[12]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[12]~39 .extended_lut = "off";
defparam \inst|m1|res[12]~39 .lut_mask = 64'h1111000011110000;
defparam \inst|m1|res[12]~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[12]~13 (
// Equation(s):
// \inst|m2|res[12]~13_combout  = ( \inst19|op_sel [1] & ( \inst|rf|a1|Mux3~4_combout  & ( (((\inst19|op_sel [0]) # (\inst|m1|res[12]~39_combout )) # (\inst|m1|res[12]~38_combout )) # (\inst|m1|res[12]~41_combout ) ) ) ) # ( !\inst19|op_sel [1] & ( 
// \inst|rf|a1|Mux3~4_combout  & ( (!\inst|m1|res[12]~41_combout  & (!\inst|m1|res[12]~38_combout  & (!\inst|m1|res[12]~39_combout  & !\inst19|op_sel [0]))) ) ) ) # ( \inst19|op_sel [1] & ( !\inst|rf|a1|Mux3~4_combout  & ( (!\inst|m1|res[12]~41_combout  & 
// (!\inst|m1|res[12]~38_combout  & (!\inst|m1|res[12]~39_combout  & !\inst19|op_sel [0]))) ) ) ) # ( !\inst19|op_sel [1] & ( !\inst|rf|a1|Mux3~4_combout  & ( (!\inst19|op_sel [0]) # ((!\inst|m1|res[12]~41_combout  & (!\inst|m1|res[12]~38_combout  & 
// !\inst|m1|res[12]~39_combout ))) ) ) )

	.dataa(!\inst|m1|res[12]~41_combout ),
	.datab(!\inst|m1|res[12]~38_combout ),
	.datac(!\inst|m1|res[12]~39_combout ),
	.datad(!\inst19|op_sel [0]),
	.datae(!\inst19|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[12]~13 .extended_lut = "off";
defparam \inst|m2|res[12]~13 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[12]~13 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[13]~26 (
// Equation(s):
// \inst|m1|res[13]~26_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg15|q [13] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg14|q [13] ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg13|q [13] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg12|q [13] ) ) )

	.dataa(!\inst|rf|reg12|q [13]),
	.datab(!\inst|rf|reg13|q [13]),
	.datac(!\inst|rf|reg14|q [13]),
	.datad(!\inst|rf|reg15|q [13]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[13]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[13]~26 .extended_lut = "off";
defparam \inst|m1|res[13]~26 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[13]~26 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[13]~27 (
// Equation(s):
// \inst|m1|res[13]~27_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg7|q [13] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg6|q [13] ) ) ) # ( \inst19|Selector3~0_combout 
//  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg5|q [13] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg4|q [13] ) ) )

	.dataa(!\inst|rf|reg4|q [13]),
	.datab(!\inst|rf|reg5|q [13]),
	.datac(!\inst|rf|reg6|q [13]),
	.datad(!\inst|rf|reg7|q [13]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[13]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[13]~27 .extended_lut = "off";
defparam \inst|m1|res[13]~27 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[13]~27 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[13]~28 (
// Equation(s):
// \inst|m1|res[13]~28_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg3|q [13] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg2|q [13] ) ) ) # ( \inst19|Selector3~0_combout 
//  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg1|q [13] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg0|q [13] ) ) )

	.dataa(!\inst|rf|reg0|q [13]),
	.datab(!\inst|rf|reg1|q [13]),
	.datac(!\inst|rf|reg2|q [13]),
	.datad(!\inst|rf|reg3|q [13]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[13]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[13]~28 .extended_lut = "off";
defparam \inst|m1|res[13]~28 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[13]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[13]~29 (
// Equation(s):
// \inst|m1|res[13]~29_combout  = ( \inst|m1|res[13]~27_combout  & ( \inst|m1|res[13]~28_combout  & ( (\inst|m1|res[15]~5_combout  & ((!\inst19|Selector0~0_combout ) # (\inst|m1|res[13]~26_combout ))) ) ) ) # ( !\inst|m1|res[13]~27_combout  & ( 
// \inst|m1|res[13]~28_combout  & ( (\inst|m1|res[15]~5_combout  & ((!\inst19|Selector0~0_combout  & (!\inst19|Selector1~0_combout )) # (\inst19|Selector0~0_combout  & ((\inst|m1|res[13]~26_combout ))))) ) ) ) # ( \inst|m1|res[13]~27_combout  & ( 
// !\inst|m1|res[13]~28_combout  & ( (\inst|m1|res[15]~5_combout  & ((!\inst19|Selector0~0_combout  & (\inst19|Selector1~0_combout )) # (\inst19|Selector0~0_combout  & ((\inst|m1|res[13]~26_combout ))))) ) ) ) # ( !\inst|m1|res[13]~27_combout  & ( 
// !\inst|m1|res[13]~28_combout  & ( (\inst19|Selector0~0_combout  & (\inst|m1|res[15]~5_combout  & \inst|m1|res[13]~26_combout )) ) ) )

	.dataa(!\inst19|Selector1~0_combout ),
	.datab(!\inst19|Selector0~0_combout ),
	.datac(!\inst|m1|res[15]~5_combout ),
	.datad(!\inst|m1|res[13]~26_combout ),
	.datae(!\inst|m1|res[13]~27_combout ),
	.dataf(!\inst|m1|res[13]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[13]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[13]~29 .extended_lut = "off";
defparam \inst|m1|res[13]~29 .lut_mask = 64'h00030407080B0C0F;
defparam \inst|m1|res[13]~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[13]~30 (
// Equation(s):
// \inst|m1|res[13]~30_combout  = ( !\inst19|Decoder0~2_combout  & ( (\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout  & \inst19|const_sel~combout ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout ),
	.datab(!\inst19|const_sel~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst19|Decoder0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[13]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[13]~30 .extended_lut = "off";
defparam \inst|m1|res[13]~30 .lut_mask = 64'h1111000011110000;
defparam \inst|m1|res[13]~30 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg8|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[13]~31 (
// Equation(s):
// \inst|m1|res[13]~31_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg11|q [13] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg10|q [13] ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg9|q [13] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg8|q [13] ) ) )

	.dataa(!\inst|rf|reg8|q [13]),
	.datab(!\inst|rf|reg9|q [13]),
	.datac(!\inst|rf|reg10|q [13]),
	.datad(!\inst|rf|reg11|q [13]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[13]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[13]~31 .extended_lut = "off";
defparam \inst|m1|res[13]~31 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[13]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[13]~32 (
// Equation(s):
// \inst|m1|res[13]~32_combout  = ( \inst|m1|res[13]~31_combout  & ( (!\inst19|const_sel~combout  & (!\inst19|Selector1~0_combout  & \inst19|Selector0~0_combout )) ) )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst19|Selector1~0_combout ),
	.datac(!\inst19|Selector0~0_combout ),
	.datad(gnd),
	.datae(!\inst|m1|res[13]~31_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[13]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[13]~32 .extended_lut = "off";
defparam \inst|m1|res[13]~32 .lut_mask = 64'h0000080800000808;
defparam \inst|m1|res[13]~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[13]~33 (
// Equation(s):
// \inst|m1|res[13]~33_combout  = ((\inst|m1|res[13]~32_combout ) # (\inst|m1|res[13]~30_combout )) # (\inst|m1|res[13]~29_combout )

	.dataa(!\inst|m1|res[13]~29_combout ),
	.datab(!\inst|m1|res[13]~30_combout ),
	.datac(!\inst|m1|res[13]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[13]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[13]~33 .extended_lut = "off";
defparam \inst|m1|res[13]~33 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \inst|m1|res[13]~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[12]~14 (
// Equation(s):
// \inst|m2|res[12]~14_combout  = ( \inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[13]~33_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( \inst19|op_sel [3] & ( \inst|m1|res[11]~52_combout  ) ) ) # ( \inst|m2|res[14]~8_combout  & ( 
// !\inst19|op_sel [3] & ( !\inst|m2|res[12]~13_combout  ) ) ) # ( !\inst|m2|res[14]~8_combout  & ( !\inst19|op_sel [3] & ( \inst|al_shift|al|au|f12|s~0_combout  ) ) )

	.dataa(!\inst|al_shift|al|au|f12|s~0_combout ),
	.datab(!\inst|m2|res[12]~13_combout ),
	.datac(!\inst|m1|res[11]~52_combout ),
	.datad(!\inst|m1|res[13]~33_combout ),
	.datae(!\inst|m2|res[14]~8_combout ),
	.dataf(!\inst19|op_sel [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[12]~14 .extended_lut = "off";
defparam \inst|m2|res[12]~14 .lut_mask = 64'h5555CCCC0F0F00FF;
defparam \inst|m2|res[12]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[12]~42_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[12]~42_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[12]~42_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[12]~42_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[12]~42_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[12]~15 (
// Equation(s):
// \inst|m2|res[12]~15_combout  = ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a60~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a44~portadataout  ) ) ) # ( 
// \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a28~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a12~portadataout  ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[12]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[12]~15 .extended_lut = "off";
defparam \inst|m2|res[12]~15 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m2|res[12]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[12]~16 (
// Equation(s):
// \inst|m2|res[12]~16_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( \inst|m2|res[12]~15_combout  & ( (!\inst19|data_sel~combout  & (((\inst|m2|res[12]~14_combout )))) # (\inst19|data_sel~combout  & 
// ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\inst|m2|res[14]~3_combout )))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( \inst|m2|res[12]~15_combout  & ( (!\inst19|data_sel~combout  & 
// ((\inst|m2|res[12]~14_combout ))) # (\inst19|data_sel~combout  & (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \inst13|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( !\inst|m2|res[12]~15_combout  & ( 
// (!\inst19|data_sel~combout  & ((\inst|m2|res[12]~14_combout ))) # (\inst19|data_sel~combout  & (\inst|m2|res[14]~3_combout )) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( !\inst|m2|res[12]~15_combout  & ( 
// (!\inst19|data_sel~combout  & \inst|m2|res[12]~14_combout ) ) ) )

	.dataa(!\inst19|data_sel~combout ),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\inst|m2|res[14]~3_combout ),
	.datad(!\inst|m2|res[12]~14_combout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.dataf(!\inst|m2|res[12]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[12]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[12]~16 .extended_lut = "off";
defparam \inst|m2|res[12]~16 .lut_mask = 64'h00AA05AF44EE45EF;
defparam \inst|m2|res[12]~16 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[12] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[12]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[12] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[12]~35 (
// Equation(s):
// \inst|m1|res[12]~35_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg15|q [12] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg14|q [12] ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg13|q [12] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg12|q [12] ) ) )

	.dataa(!\inst|rf|reg12|q [12]),
	.datab(!\inst|rf|reg13|q [12]),
	.datac(!\inst|rf|reg14|q [12]),
	.datad(!\inst|rf|reg15|q [12]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[12]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[12]~35 .extended_lut = "off";
defparam \inst|m1|res[12]~35 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[12]~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[12]~36 (
// Equation(s):
// \inst|m1|res[12]~36_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg7|q [12] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg6|q [12] ) ) ) # ( \inst19|Selector3~0_combout 
//  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg5|q [12] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg4|q [12] ) ) )

	.dataa(!\inst|rf|reg4|q [12]),
	.datab(!\inst|rf|reg5|q [12]),
	.datac(!\inst|rf|reg6|q [12]),
	.datad(!\inst|rf|reg7|q [12]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[12]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[12]~36 .extended_lut = "off";
defparam \inst|m1|res[12]~36 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[12]~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[12]~37 (
// Equation(s):
// \inst|m1|res[12]~37_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg3|q [12] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg2|q [12] ) ) ) # ( \inst19|Selector3~0_combout 
//  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg1|q [12] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg0|q [12] ) ) )

	.dataa(!\inst|rf|reg0|q [12]),
	.datab(!\inst|rf|reg1|q [12]),
	.datac(!\inst|rf|reg2|q [12]),
	.datad(!\inst|rf|reg3|q [12]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[12]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[12]~37 .extended_lut = "off";
defparam \inst|m1|res[12]~37 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[12]~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[12]~38 (
// Equation(s):
// \inst|m1|res[12]~38_combout  = ( \inst|m1|res[12]~36_combout  & ( \inst|m1|res[12]~37_combout  & ( (\inst|m1|res[15]~5_combout  & ((!\inst19|Selector0~0_combout ) # (\inst|m1|res[12]~35_combout ))) ) ) ) # ( !\inst|m1|res[12]~36_combout  & ( 
// \inst|m1|res[12]~37_combout  & ( (\inst|m1|res[15]~5_combout  & ((!\inst19|Selector0~0_combout  & (!\inst19|Selector1~0_combout )) # (\inst19|Selector0~0_combout  & ((\inst|m1|res[12]~35_combout ))))) ) ) ) # ( \inst|m1|res[12]~36_combout  & ( 
// !\inst|m1|res[12]~37_combout  & ( (\inst|m1|res[15]~5_combout  & ((!\inst19|Selector0~0_combout  & (\inst19|Selector1~0_combout )) # (\inst19|Selector0~0_combout  & ((\inst|m1|res[12]~35_combout ))))) ) ) ) # ( !\inst|m1|res[12]~36_combout  & ( 
// !\inst|m1|res[12]~37_combout  & ( (\inst19|Selector0~0_combout  & (\inst|m1|res[15]~5_combout  & \inst|m1|res[12]~35_combout )) ) ) )

	.dataa(!\inst19|Selector1~0_combout ),
	.datab(!\inst19|Selector0~0_combout ),
	.datac(!\inst|m1|res[15]~5_combout ),
	.datad(!\inst|m1|res[12]~35_combout ),
	.datae(!\inst|m1|res[12]~36_combout ),
	.dataf(!\inst|m1|res[12]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[12]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[12]~38 .extended_lut = "off";
defparam \inst|m1|res[12]~38 .lut_mask = 64'h00030407080B0C0F;
defparam \inst|m1|res[12]~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[12]~42 (
// Equation(s):
// \inst|m1|res[12]~42_combout  = ((\inst|m1|res[12]~41_combout ) # (\inst|m1|res[12]~39_combout )) # (\inst|m1|res[12]~38_combout )

	.dataa(!\inst|m1|res[12]~38_combout ),
	.datab(!\inst|m1|res[12]~39_combout ),
	.datac(!\inst|m1|res[12]~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[12]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[12]~42 .extended_lut = "off";
defparam \inst|m1|res[12]~42 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \inst|m1|res[12]~42 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg12|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg12|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg12|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg12|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg13|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg13|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg13|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg13|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg14|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg14|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg14|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg14|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg15|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg15|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg15|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg15|q[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[14]~8 (
// Equation(s):
// \inst|m1|res[14]~8_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg15|q [14] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg14|q [14] ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg13|q [14] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg12|q [14] ) ) )

	.dataa(!\inst|rf|reg12|q [14]),
	.datab(!\inst|rf|reg13|q [14]),
	.datac(!\inst|rf|reg14|q [14]),
	.datad(!\inst|rf|reg15|q [14]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[14]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[14]~8 .extended_lut = "off";
defparam \inst|m1|res[14]~8 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[14]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg4|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg4|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg4|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg4|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg5|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg5|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg5|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg5|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg6|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg6|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg6|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg6|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg7|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg7|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg7|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg7|q[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[14]~9 (
// Equation(s):
// \inst|m1|res[14]~9_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg7|q [14] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg6|q [14] ) ) ) # ( \inst19|Selector3~0_combout  
// & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg5|q [14] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg4|q [14] ) ) )

	.dataa(!\inst|rf|reg4|q [14]),
	.datab(!\inst|rf|reg5|q [14]),
	.datac(!\inst|rf|reg6|q [14]),
	.datad(!\inst|rf|reg7|q [14]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[14]~9 .extended_lut = "off";
defparam \inst|m1|res[14]~9 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[14]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg1|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg1|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg1|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg1|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg2|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg2|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg2|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg2|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg3|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg3|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg3|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg3|q[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[14]~10 (
// Equation(s):
// \inst|m1|res[14]~10_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg3|q [14] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg2|q [14] ) ) ) # ( \inst19|Selector3~0_combout 
//  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg1|q [14] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg0|q [14] ) ) )

	.dataa(!\inst|rf|reg0|q [14]),
	.datab(!\inst|rf|reg1|q [14]),
	.datac(!\inst|rf|reg2|q [14]),
	.datad(!\inst|rf|reg3|q [14]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[14]~10 .extended_lut = "off";
defparam \inst|m1|res[14]~10 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[14]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[14]~11 (
// Equation(s):
// \inst|m1|res[14]~11_combout  = ( \inst|m1|res[14]~9_combout  & ( \inst|m1|res[14]~10_combout  & ( (\inst|m1|res[15]~5_combout  & ((!\inst19|Selector0~0_combout ) # (\inst|m1|res[14]~8_combout ))) ) ) ) # ( !\inst|m1|res[14]~9_combout  & ( 
// \inst|m1|res[14]~10_combout  & ( (\inst|m1|res[15]~5_combout  & ((!\inst19|Selector0~0_combout  & (!\inst19|Selector1~0_combout )) # (\inst19|Selector0~0_combout  & ((\inst|m1|res[14]~8_combout ))))) ) ) ) # ( \inst|m1|res[14]~9_combout  & ( 
// !\inst|m1|res[14]~10_combout  & ( (\inst|m1|res[15]~5_combout  & ((!\inst19|Selector0~0_combout  & (\inst19|Selector1~0_combout )) # (\inst19|Selector0~0_combout  & ((\inst|m1|res[14]~8_combout ))))) ) ) ) # ( !\inst|m1|res[14]~9_combout  & ( 
// !\inst|m1|res[14]~10_combout  & ( (\inst19|Selector0~0_combout  & (\inst|m1|res[15]~5_combout  & \inst|m1|res[14]~8_combout )) ) ) )

	.dataa(!\inst19|Selector1~0_combout ),
	.datab(!\inst19|Selector0~0_combout ),
	.datac(!\inst|m1|res[15]~5_combout ),
	.datad(!\inst|m1|res[14]~8_combout ),
	.datae(!\inst|m1|res[14]~9_combout ),
	.dataf(!\inst|m1|res[14]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[14]~11 .extended_lut = "off";
defparam \inst|m1|res[14]~11 .lut_mask = 64'h00030407080B0C0F;
defparam \inst|m1|res[14]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[14]~12 (
// Equation(s):
// \inst|m1|res[14]~12_combout  = ( !\inst19|Decoder0~2_combout  & ( (\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout  & \inst19|const_sel~combout ) ) )

	.dataa(!\inst12|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout ),
	.datab(!\inst19|const_sel~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst19|Decoder0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[14]~12 .extended_lut = "off";
defparam \inst|m1|res[14]~12 .lut_mask = 64'h1111000011110000;
defparam \inst|m1|res[14]~12 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg8|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg8|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg8|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg8|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg9|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg9|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg9|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg9|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg10|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg10|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg10|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg10|q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf|reg11|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg11|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg11|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg11|q[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[14]~13 (
// Equation(s):
// \inst|m1|res[14]~13_combout  = ( \inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg11|q [14] ) ) ) # ( !\inst19|Selector3~0_combout  & ( \inst19|Selector2~2_combout  & ( \inst|rf|reg10|q [14] ) ) ) # ( 
// \inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg9|q [14] ) ) ) # ( !\inst19|Selector3~0_combout  & ( !\inst19|Selector2~2_combout  & ( \inst|rf|reg8|q [14] ) ) )

	.dataa(!\inst|rf|reg8|q [14]),
	.datab(!\inst|rf|reg9|q [14]),
	.datac(!\inst|rf|reg10|q [14]),
	.datad(!\inst|rf|reg11|q [14]),
	.datae(!\inst19|Selector3~0_combout ),
	.dataf(!\inst19|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[14]~13 .extended_lut = "off";
defparam \inst|m1|res[14]~13 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m1|res[14]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[14]~14 (
// Equation(s):
// \inst|m1|res[14]~14_combout  = ( \inst|m1|res[14]~13_combout  & ( (!\inst19|const_sel~combout  & (!\inst19|Selector1~0_combout  & \inst19|Selector0~0_combout )) ) )

	.dataa(!\inst19|const_sel~combout ),
	.datab(!\inst19|Selector1~0_combout ),
	.datac(!\inst19|Selector0~0_combout ),
	.datad(gnd),
	.datae(!\inst|m1|res[14]~13_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[14]~14 .extended_lut = "off";
defparam \inst|m1|res[14]~14 .lut_mask = 64'h0000080800000808;
defparam \inst|m1|res[14]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m1|res[14]~15 (
// Equation(s):
// \inst|m1|res[14]~15_combout  = ((\inst|m1|res[14]~14_combout ) # (\inst|m1|res[14]~12_combout )) # (\inst|m1|res[14]~11_combout )

	.dataa(!\inst|m1|res[14]~11_combout ),
	.datab(!\inst|m1|res[14]~12_combout ),
	.datac(!\inst|m1|res[14]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m1|res[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m1|res[14]~15 .extended_lut = "off";
defparam \inst|m1|res[14]~15 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \inst|m1|res[14]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~53 (
// Equation(s):
// \inst|al_shift|al|au|Add0~53_sumout  = SUM(( !\inst19|op_sel [0] $ (!\inst|m1|res[13]~33_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~50  ))
// \inst|al_shift|al|au|Add0~54  = CARRY(( !\inst19|op_sel [0] $ (!\inst|m1|res[13]~33_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~50  ))

	.dataa(!\inst19|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[13]~33_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~53_sumout ),
	.cout(\inst|al_shift|al|au|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~53 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~53 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[13]~66 (
// Equation(s):
// \inst|m2|res[13]~66_combout  = ( \inst|rf|a1|Mux2~4_combout  & ( \inst|al_shift|al|au|Add0~53_sumout  & ( (!\inst19|op_sel [3]) # ((!\inst|m2|res[14]~8_combout  & (\inst|m1|res[12]~42_combout )) # (\inst|m2|res[14]~8_combout  & 
// ((\inst|m1|res[14]~15_combout )))) ) ) ) # ( !\inst|rf|a1|Mux2~4_combout  & ( \inst|al_shift|al|au|Add0~53_sumout  & ( (!\inst|m2|res[14]~8_combout  & (\inst|m1|res[12]~42_combout  & ((\inst19|op_sel [3])))) # (\inst|m2|res[14]~8_combout  & 
// (((!\inst19|op_sel [3]) # (\inst|m1|res[14]~15_combout )))) ) ) ) # ( \inst|rf|a1|Mux2~4_combout  & ( !\inst|al_shift|al|au|Add0~53_sumout  & ( (!\inst|m2|res[14]~8_combout  & (\inst|m1|res[12]~42_combout  & ((\inst19|op_sel [3])))) # 
// (\inst|m2|res[14]~8_combout  & (((!\inst19|op_sel [3]) # (\inst|m1|res[14]~15_combout )))) ) ) ) # ( !\inst|rf|a1|Mux2~4_combout  & ( !\inst|al_shift|al|au|Add0~53_sumout  & ( (!\inst19|op_sel [3]) # ((!\inst|m2|res[14]~8_combout  & 
// (\inst|m1|res[12]~42_combout )) # (\inst|m2|res[14]~8_combout  & ((\inst|m1|res[14]~15_combout )))) ) ) )

	.dataa(!\inst|m1|res[12]~42_combout ),
	.datab(!\inst|m1|res[14]~15_combout ),
	.datac(!\inst|m2|res[14]~8_combout ),
	.datad(!\inst19|op_sel [3]),
	.datae(!\inst|rf|a1|Mux2~4_combout ),
	.dataf(!\inst|al_shift|al|au|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[13]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[13]~66 .extended_lut = "off";
defparam \inst|m2|res[13]~66 .lut_mask = 64'hFF530F530F53FF53;
defparam \inst|m2|res[13]~66 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[13]~67 (
// Equation(s):
// \inst|m2|res[13]~67_combout  = ( \inst19|op_sel [0] & ( \inst19|op_sel [1] & ( !\inst|rf|a1|Mux2~4_combout  ) ) ) # ( !\inst19|op_sel [0] & ( \inst19|op_sel [1] & ( !\inst|rf|a1|Mux2~4_combout  $ (((!\inst|m1|res[13]~32_combout  & 
// (!\inst|m1|res[13]~29_combout  & !\inst|m1|res[13]~30_combout )))) ) ) ) # ( \inst19|op_sel [0] & ( !\inst19|op_sel [1] & ( (((\inst|m1|res[13]~30_combout ) # (\inst|m1|res[13]~29_combout )) # (\inst|m1|res[13]~32_combout )) # (\inst|rf|a1|Mux2~4_combout 
// ) ) ) ) # ( !\inst19|op_sel [0] & ( !\inst19|op_sel [1] & ( (\inst|rf|a1|Mux2~4_combout  & (((\inst|m1|res[13]~30_combout ) # (\inst|m1|res[13]~29_combout )) # (\inst|m1|res[13]~32_combout ))) ) ) )

	.dataa(!\inst|rf|a1|Mux2~4_combout ),
	.datab(!\inst|m1|res[13]~32_combout ),
	.datac(!\inst|m1|res[13]~29_combout ),
	.datad(!\inst|m1|res[13]~30_combout ),
	.datae(!\inst19|op_sel [0]),
	.dataf(!\inst19|op_sel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[13]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[13]~67 .extended_lut = "off";
defparam \inst|m2|res[13]~67 .lut_mask = 64'h15557FFF6AAAAAAA;
defparam \inst|m2|res[13]~67 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f11|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f11|c~0_combout  = ( \inst|al_shift|al|au|Add0~45_sumout  & ( ((!\inst|rf|a1|Mux5~4_combout  & (!\inst|al_shift|al|au|f9|c~0_combout  & \inst|al_shift|al|au|Add0~41_sumout )) # (\inst|rf|a1|Mux5~4_combout  & 
// ((!\inst|al_shift|al|au|f9|c~0_combout ) # (\inst|al_shift|al|au|Add0~41_sumout )))) # (\inst|rf|a1|Mux4~4_combout ) ) ) # ( !\inst|al_shift|al|au|Add0~45_sumout  & ( (\inst|rf|a1|Mux4~4_combout  & ((!\inst|rf|a1|Mux5~4_combout  & 
// (!\inst|al_shift|al|au|f9|c~0_combout  & \inst|al_shift|al|au|Add0~41_sumout )) # (\inst|rf|a1|Mux5~4_combout  & ((!\inst|al_shift|al|au|f9|c~0_combout ) # (\inst|al_shift|al|au|Add0~41_sumout ))))) ) )

	.dataa(!\inst|rf|a1|Mux4~4_combout ),
	.datab(!\inst|rf|a1|Mux5~4_combout ),
	.datac(!\inst|al_shift|al|au|f9|c~0_combout ),
	.datad(!\inst|al_shift|al|au|Add0~41_sumout ),
	.datae(!\inst|al_shift|al|au|Add0~45_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f11|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f11|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f11|c~0 .lut_mask = 64'h105175F7105175F7;
defparam \inst|al_shift|al|au|f11|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[13]~68 (
// Equation(s):
// \inst|m2|res[13]~68_combout  = ( !\inst|m2|res[14]~8_combout  & ( !\inst|m2|res[13]~66_combout  $ ((((!\inst|rf|a1|Mux3~4_combout  & (\inst|al_shift|al|au|Add0~49_sumout  & \inst|al_shift|al|au|f11|c~0_combout )) # (\inst|rf|a1|Mux3~4_combout  & 
// ((\inst|al_shift|al|au|f11|c~0_combout ) # (\inst|al_shift|al|au|Add0~49_sumout )))) # (\inst19|op_sel [3]))) ) ) # ( \inst|m2|res[14]~8_combout  & ( (\inst|m2|res[13]~66_combout  & (((\inst|m2|res[13]~67_combout )) # (\inst19|op_sel [3]))) ) )

	.dataa(!\inst19|op_sel [3]),
	.datab(!\inst|m2|res[13]~66_combout ),
	.datac(!\inst|m2|res[13]~67_combout ),
	.datad(!\inst|al_shift|al|au|Add0~49_sumout ),
	.datae(!\inst|m2|res[14]~8_combout ),
	.dataf(!\inst|al_shift|al|au|f11|c~0_combout ),
	.datag(!\inst|rf|a1|Mux3~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[13]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[13]~68 .extended_lut = "on";
defparam \inst|m2|res[13]~68 .lut_mask = 64'h9993131393331313;
defparam \inst|m2|res[13]~68 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[13]~33_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[13]~33_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[13]~33_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[13]~33_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[13]~33_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[13]~11 (
// Equation(s):
// \inst|m2|res[13]~11_combout  = ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a61~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a45~portadataout  ) ) ) # ( 
// \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a29~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a13~portadataout  ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[13]~11 .extended_lut = "off";
defparam \inst|m2|res[13]~11 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m2|res[13]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[13]~12 (
// Equation(s):
// \inst|m2|res[13]~12_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( \inst|m2|res[13]~11_combout  & ( (!\inst19|data_sel~combout  & (((\inst|m2|res[13]~68_combout )))) # (\inst19|data_sel~combout  & 
// ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\inst|m2|res[14]~3_combout )))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( \inst|m2|res[13]~11_combout  & ( (!\inst19|data_sel~combout  & 
// ((\inst|m2|res[13]~68_combout ))) # (\inst19|data_sel~combout  & (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \inst13|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( !\inst|m2|res[13]~11_combout  & ( 
// (!\inst19|data_sel~combout  & ((\inst|m2|res[13]~68_combout ))) # (\inst19|data_sel~combout  & (\inst|m2|res[14]~3_combout )) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( !\inst|m2|res[13]~11_combout  & ( 
// (!\inst19|data_sel~combout  & \inst|m2|res[13]~68_combout ) ) ) )

	.dataa(!\inst19|data_sel~combout ),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\inst|m2|res[14]~3_combout ),
	.datad(!\inst|m2|res[13]~68_combout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.dataf(!\inst|m2|res[13]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[13]~12 .extended_lut = "off";
defparam \inst|m2|res[13]~12 .lut_mask = 64'h00AA05AF44EE45EF;
defparam \inst|m2|res[13]~12 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[13] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[13] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux2~0 (
// Equation(s):
// \inst|rf|a1|Mux2~0_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg3|q [13] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg2|q [13] ) ) ) # ( \inst19|Selector7~0_combout  
// & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg1|q [13] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg0|q [13] ) ) )

	.dataa(!\inst|rf|reg0|q [13]),
	.datab(!\inst|rf|reg1|q [13]),
	.datac(!\inst|rf|reg2|q [13]),
	.datad(!\inst|rf|reg3|q [13]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux2~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux2~1 (
// Equation(s):
// \inst|rf|a1|Mux2~1_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg7|q [13] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg6|q [13] ) ) ) # ( \inst19|Selector7~0_combout  
// & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg5|q [13] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg4|q [13] ) ) )

	.dataa(!\inst|rf|reg4|q [13]),
	.datab(!\inst|rf|reg5|q [13]),
	.datac(!\inst|rf|reg6|q [13]),
	.datad(!\inst|rf|reg7|q [13]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux2~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux2~2 (
// Equation(s):
// \inst|rf|a1|Mux2~2_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg11|q [13] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg10|q [13] ) ) ) # ( 
// \inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg9|q [13] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg8|q [13] ) ) )

	.dataa(!\inst|rf|reg8|q [13]),
	.datab(!\inst|rf|reg9|q [13]),
	.datac(!\inst|rf|reg10|q [13]),
	.datad(!\inst|rf|reg11|q [13]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux2~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux2~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux2~3 (
// Equation(s):
// \inst|rf|a1|Mux2~3_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg15|q [13] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg14|q [13] ) ) ) # ( 
// \inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg13|q [13] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg12|q [13] ) ) )

	.dataa(!\inst|rf|reg12|q [13]),
	.datab(!\inst|rf|reg13|q [13]),
	.datac(!\inst|rf|reg14|q [13]),
	.datad(!\inst|rf|reg15|q [13]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux2~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux2~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux2~4 (
// Equation(s):
// \inst|rf|a1|Mux2~4_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux2~3_combout  ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux2~2_combout  ) ) ) # ( 
// \inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux2~1_combout  ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux2~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux2~0_combout ),
	.datab(!\inst|rf|a1|Mux2~1_combout ),
	.datac(!\inst|rf|a1|Mux2~2_combout ),
	.datad(!\inst|rf|a1|Mux2~3_combout ),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux2~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux2~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux2~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst13|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|rf|a1|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst13|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

dffeas \inst13|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst13|altsyncram_component|auto_generated|address_reg_a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst13|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[14]~3 (
// Equation(s):
// \inst|m2|res[14]~3_combout  = (\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]))

	.dataa(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[14]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[14]~3 .extended_lut = "off";
defparam \inst|m2|res[14]~3 .lut_mask = 64'h4040404040404040;
defparam \inst|m2|res[14]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[14]~7 (
// Equation(s):
// \inst|m2|res[14]~7_combout  = ( \inst19|op_sel [1] & ( \inst|rf|a1|Mux1~4_combout  & ( (((\inst19|op_sel [0]) # (\inst|m1|res[14]~12_combout )) # (\inst|m1|res[14]~11_combout )) # (\inst|m1|res[14]~14_combout ) ) ) ) # ( !\inst19|op_sel [1] & ( 
// \inst|rf|a1|Mux1~4_combout  & ( (!\inst|m1|res[14]~14_combout  & (!\inst|m1|res[14]~11_combout  & (!\inst|m1|res[14]~12_combout  & !\inst19|op_sel [0]))) ) ) ) # ( \inst19|op_sel [1] & ( !\inst|rf|a1|Mux1~4_combout  & ( (!\inst|m1|res[14]~14_combout  & 
// (!\inst|m1|res[14]~11_combout  & (!\inst|m1|res[14]~12_combout  & !\inst19|op_sel [0]))) ) ) ) # ( !\inst19|op_sel [1] & ( !\inst|rf|a1|Mux1~4_combout  & ( (!\inst19|op_sel [0]) # ((!\inst|m1|res[14]~14_combout  & (!\inst|m1|res[14]~11_combout  & 
// !\inst|m1|res[14]~12_combout ))) ) ) )

	.dataa(!\inst|m1|res[14]~14_combout ),
	.datab(!\inst|m1|res[14]~11_combout ),
	.datac(!\inst|m1|res[14]~12_combout ),
	.datad(!\inst19|op_sel [0]),
	.datae(!\inst19|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[14]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[14]~7 .extended_lut = "off";
defparam \inst|m2|res[14]~7 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|m2|res[14]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~57 (
// Equation(s):
// \inst|al_shift|al|au|Add0~57_sumout  = SUM(( !\inst19|op_sel [0] $ (!\inst|m1|res[14]~15_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~54  ))
// \inst|al_shift|al|au|Add0~58  = CARRY(( !\inst19|op_sel [0] $ (!\inst|m1|res[14]~15_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~54  ))

	.dataa(!\inst19|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[14]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~57_sumout ),
	.cout(\inst|al_shift|al|au|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~57 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~57 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[14]~65 (
// Equation(s):
// \inst|m2|res[14]~65_combout  = ( \inst|rf|a1|Mux1~4_combout  & ( \inst|al_shift|al|au|Add0~57_sumout  & ( (!\inst|m2|res[14]~8_combout ) # ((!\inst19|op_sel [3] & (!\inst|m2|res[14]~7_combout )) # (\inst19|op_sel [3] & ((\inst|m1|res[15]~34_combout )))) ) 
// ) ) # ( !\inst|rf|a1|Mux1~4_combout  & ( \inst|al_shift|al|au|Add0~57_sumout  & ( (!\inst|m2|res[14]~8_combout  & (((\inst19|op_sel [3])))) # (\inst|m2|res[14]~8_combout  & ((!\inst19|op_sel [3] & (!\inst|m2|res[14]~7_combout )) # (\inst19|op_sel [3] & 
// ((\inst|m1|res[15]~34_combout ))))) ) ) ) # ( \inst|rf|a1|Mux1~4_combout  & ( !\inst|al_shift|al|au|Add0~57_sumout  & ( (!\inst|m2|res[14]~8_combout  & (((\inst19|op_sel [3])))) # (\inst|m2|res[14]~8_combout  & ((!\inst19|op_sel [3] & 
// (!\inst|m2|res[14]~7_combout )) # (\inst19|op_sel [3] & ((\inst|m1|res[15]~34_combout ))))) ) ) ) # ( !\inst|rf|a1|Mux1~4_combout  & ( !\inst|al_shift|al|au|Add0~57_sumout  & ( (!\inst|m2|res[14]~8_combout ) # ((!\inst19|op_sel [3] & 
// (!\inst|m2|res[14]~7_combout )) # (\inst19|op_sel [3] & ((\inst|m1|res[15]~34_combout )))) ) ) )

	.dataa(!\inst|m2|res[14]~7_combout ),
	.datab(!\inst|m1|res[15]~34_combout ),
	.datac(!\inst|m2|res[14]~8_combout ),
	.datad(!\inst19|op_sel [3]),
	.datae(!\inst|rf|a1|Mux1~4_combout ),
	.dataf(!\inst|al_shift|al|au|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[14]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[14]~65 .extended_lut = "off";
defparam \inst|m2|res[14]~65 .lut_mask = 64'hFAF30AF30AF3FAF3;
defparam \inst|m2|res[14]~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f12|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f12|c~0_combout  = ( \inst|al_shift|al|au|Add0~49_sumout  & ( ((!\inst|rf|a1|Mux4~4_combout  & (\inst|al_shift|al|au|f10|c~0_combout  & \inst|al_shift|al|au|Add0~45_sumout )) # (\inst|rf|a1|Mux4~4_combout  & 
// ((\inst|al_shift|al|au|Add0~45_sumout ) # (\inst|al_shift|al|au|f10|c~0_combout )))) # (\inst|rf|a1|Mux3~4_combout ) ) ) # ( !\inst|al_shift|al|au|Add0~49_sumout  & ( (\inst|rf|a1|Mux3~4_combout  & ((!\inst|rf|a1|Mux4~4_combout  & 
// (\inst|al_shift|al|au|f10|c~0_combout  & \inst|al_shift|al|au|Add0~45_sumout )) # (\inst|rf|a1|Mux4~4_combout  & ((\inst|al_shift|al|au|Add0~45_sumout ) # (\inst|al_shift|al|au|f10|c~0_combout ))))) ) )

	.dataa(!\inst|rf|a1|Mux3~4_combout ),
	.datab(!\inst|rf|a1|Mux4~4_combout ),
	.datac(!\inst|al_shift|al|au|f10|c~0_combout ),
	.datad(!\inst|al_shift|al|au|Add0~45_sumout ),
	.datae(!\inst|al_shift|al|au|Add0~49_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f12|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f12|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f12|c~0 .lut_mask = 64'h0115577F0115577F;
defparam \inst|al_shift|al|au|f12|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[14]~72 (
// Equation(s):
// \inst|m2|res[14]~72_combout  = ( !\inst19|op_sel [3] & ( !\inst|m2|res[14]~65_combout  $ ((((!\inst|rf|a1|Mux2~4_combout  & (\inst|al_shift|al|au|Add0~53_sumout  & \inst|al_shift|al|au|f12|c~0_combout )) # (\inst|rf|a1|Mux2~4_combout  & 
// ((\inst|al_shift|al|au|f12|c~0_combout ) # (\inst|al_shift|al|au|Add0~53_sumout )))) # (\inst|m2|res[14]~8_combout ))) ) ) # ( \inst19|op_sel [3] & ( (\inst|m2|res[14]~65_combout  & (((\inst|m1|res[13]~33_combout )) # (\inst|m2|res[14]~8_combout ))) ) )

	.dataa(!\inst|m2|res[14]~8_combout ),
	.datab(!\inst|m2|res[14]~65_combout ),
	.datac(!\inst|m1|res[13]~33_combout ),
	.datad(!\inst|al_shift|al|au|Add0~53_sumout ),
	.datae(!\inst19|op_sel [3]),
	.dataf(!\inst|al_shift|al|au|f12|c~0_combout ),
	.datag(!\inst|rf|a1|Mux2~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[14]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[14]~72 .extended_lut = "on";
defparam \inst|m2|res[14]~72 .lut_mask = 64'h9993131393331313;
defparam \inst|m2|res[14]~72 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[14]~15_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[14]~15_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[14]~15_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[14]~15_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[14]~15_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[14]~9 (
// Equation(s):
// \inst|m2|res[14]~9_combout  = ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a62~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a46~portadataout  ) ) ) # ( 
// \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a30~portadataout  ) ) ) # ( 
// !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \inst13|altsyncram_component|auto_generated|ram_block1a14~portadataout  ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[14]~9 .extended_lut = "off";
defparam \inst|m2|res[14]~9 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m2|res[14]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[14]~10 (
// Equation(s):
// \inst|m2|res[14]~10_combout  = ( \inst13|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( \inst|m2|res[14]~9_combout  & ( (!\inst19|data_sel~combout  & (((\inst|m2|res[14]~72_combout )))) # (\inst19|data_sel~combout  & 
// ((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\inst|m2|res[14]~3_combout )))) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( \inst|m2|res[14]~9_combout  & ( (!\inst19|data_sel~combout  & 
// ((\inst|m2|res[14]~72_combout ))) # (\inst19|data_sel~combout  & (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \inst13|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( !\inst|m2|res[14]~9_combout  & ( 
// (!\inst19|data_sel~combout  & ((\inst|m2|res[14]~72_combout ))) # (\inst19|data_sel~combout  & (\inst|m2|res[14]~3_combout )) ) ) ) # ( !\inst13|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( !\inst|m2|res[14]~9_combout  & ( 
// (!\inst19|data_sel~combout  & \inst|m2|res[14]~72_combout ) ) ) )

	.dataa(!\inst19|data_sel~combout ),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\inst|m2|res[14]~3_combout ),
	.datad(!\inst|m2|res[14]~72_combout ),
	.datae(!\inst13|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.dataf(!\inst|m2|res[14]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[14]~10 .extended_lut = "off";
defparam \inst|m2|res[14]~10 .lut_mask = 64'h00AA05AF44EE45EF;
defparam \inst|m2|res[14]~10 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[14] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[14]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[14] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux1~0 (
// Equation(s):
// \inst|rf|a1|Mux1~0_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg12|q [14] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg8|q [14] ) ) ) # ( \inst19|Selector5~0_combout 
//  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg4|q [14] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg0|q [14] ) ) )

	.dataa(!\inst|rf|reg0|q [14]),
	.datab(!\inst|rf|reg4|q [14]),
	.datac(!\inst|rf|reg8|q [14]),
	.datad(!\inst|rf|reg12|q [14]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux1~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux1~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux1~1 (
// Equation(s):
// \inst|rf|a1|Mux1~1_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg13|q [14] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg9|q [14] ) ) ) # ( \inst19|Selector5~0_combout 
//  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg5|q [14] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg1|q [14] ) ) )

	.dataa(!\inst|rf|reg1|q [14]),
	.datab(!\inst|rf|reg5|q [14]),
	.datac(!\inst|rf|reg9|q [14]),
	.datad(!\inst|rf|reg13|q [14]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux1~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux1~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux1~2 (
// Equation(s):
// \inst|rf|a1|Mux1~2_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg14|q [14] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg10|q [14] ) ) ) # ( 
// \inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg6|q [14] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg2|q [14] ) ) )

	.dataa(!\inst|rf|reg2|q [14]),
	.datab(!\inst|rf|reg6|q [14]),
	.datac(!\inst|rf|reg10|q [14]),
	.datad(!\inst|rf|reg14|q [14]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux1~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux1~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux1~3 (
// Equation(s):
// \inst|rf|a1|Mux1~3_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg15|q [14] ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|reg11|q [14] ) ) ) # ( 
// \inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg7|q [14] ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|reg3|q [14] ) ) )

	.dataa(!\inst|rf|reg3|q [14]),
	.datab(!\inst|rf|reg7|q [14]),
	.datac(!\inst|rf|reg11|q [14]),
	.datad(!\inst|rf|reg15|q [14]),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux1~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux1~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux1~4 (
// Equation(s):
// \inst|rf|a1|Mux1~4_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux1~3_combout  ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux1~2_combout  ) ) ) # ( 
// \inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux1~1_combout  ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|a1|Mux1~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux1~0_combout ),
	.datab(!\inst|rf|a1|Mux1~1_combout ),
	.datac(!\inst|rf|a1|Mux1~2_combout ),
	.datad(!\inst|rf|a1|Mux1~3_combout ),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux1~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux1~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux1~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|f13|c~0 (
// Equation(s):
// \inst|al_shift|al|au|f13|c~0_combout  = ( \inst|al_shift|al|au|Add0~53_sumout  & ( ((!\inst|rf|a1|Mux3~4_combout  & (\inst|al_shift|al|au|f11|c~0_combout  & \inst|al_shift|al|au|Add0~49_sumout )) # (\inst|rf|a1|Mux3~4_combout  & 
// ((\inst|al_shift|al|au|Add0~49_sumout ) # (\inst|al_shift|al|au|f11|c~0_combout )))) # (\inst|rf|a1|Mux2~4_combout ) ) ) # ( !\inst|al_shift|al|au|Add0~53_sumout  & ( (\inst|rf|a1|Mux2~4_combout  & ((!\inst|rf|a1|Mux3~4_combout  & 
// (\inst|al_shift|al|au|f11|c~0_combout  & \inst|al_shift|al|au|Add0~49_sumout )) # (\inst|rf|a1|Mux3~4_combout  & ((\inst|al_shift|al|au|Add0~49_sumout ) # (\inst|al_shift|al|au|f11|c~0_combout ))))) ) )

	.dataa(!\inst|rf|a1|Mux2~4_combout ),
	.datab(!\inst|rf|a1|Mux3~4_combout ),
	.datac(!\inst|al_shift|al|au|f11|c~0_combout ),
	.datad(!\inst|al_shift|al|au|Add0~49_sumout ),
	.datae(!\inst|al_shift|al|au|Add0~53_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|au|f13|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|f13|c~0 .extended_lut = "off";
defparam \inst|al_shift|al|au|f13|c~0 .lut_mask = 64'h0115577F0115577F;
defparam \inst|al_shift|al|au|f13|c~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|au|Add0~61 (
// Equation(s):
// \inst|al_shift|al|au|Add0~61_sumout  = SUM(( !\inst19|op_sel [0] $ (!\inst|m1|res[15]~34_combout ) ) + ( GND ) + ( \inst|al_shift|al|au|Add0~58  ))

	.dataa(!\inst19|op_sel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|m1|res[15]~34_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|al_shift|al|au|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|al_shift|al|au|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|au|Add0~61 .extended_lut = "off";
defparam \inst|al_shift|al|au|Add0~61 .lut_mask = 64'h0000FFFF000055AA;
defparam \inst|al_shift|al|au|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[15]~0 (
// Equation(s):
// \inst|m2|res[15]~0_combout  = ( \inst|al_shift|al|au|Add0~61_sumout  & ( (\inst|rf|a1|Mux0~4_combout  & (!\inst19|data_sel~combout  & (!\inst19|op_sel [2] & !\inst19|op_sel [3]))) ) ) # ( !\inst|al_shift|al|au|Add0~61_sumout  & ( 
// (!\inst|rf|a1|Mux0~4_combout  & (!\inst19|data_sel~combout  & (!\inst19|op_sel [2] & !\inst19|op_sel [3]))) ) )

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst19|data_sel~combout ),
	.datac(!\inst19|op_sel [2]),
	.datad(!\inst19|op_sel [3]),
	.datae(!\inst|al_shift|al|au|Add0~61_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[15]~0 .extended_lut = "off";
defparam \inst|m2|res[15]~0 .lut_mask = 64'h8000400080004000;
defparam \inst|m2|res[15]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[15]~1 (
// Equation(s):
// \inst|m2|res[15]~1_combout  = ( \inst|al_shift|al|au|Add0~61_sumout  & ( (!\inst|rf|a1|Mux0~4_combout  & (!\inst19|data_sel~combout  & (!\inst19|op_sel [2] & !\inst19|op_sel [3]))) ) ) # ( !\inst|al_shift|al|au|Add0~61_sumout  & ( 
// (\inst|rf|a1|Mux0~4_combout  & (!\inst19|data_sel~combout  & (!\inst19|op_sel [2] & !\inst19|op_sel [3]))) ) )

	.dataa(!\inst|rf|a1|Mux0~4_combout ),
	.datab(!\inst19|data_sel~combout ),
	.datac(!\inst19|op_sel [2]),
	.datad(!\inst19|op_sel [3]),
	.datae(!\inst|al_shift|al|au|Add0~61_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[15]~1 .extended_lut = "off";
defparam \inst|m2|res[15]~1 .lut_mask = 64'h4000800040008000;
defparam \inst|m2|res[15]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|al_shift|al|lu|m4|Mux0~0 (
// Equation(s):
// \inst|al_shift|al|lu|m4|Mux0~0_combout  = ( \inst19|op_sel [1] & ( \inst|rf|a1|Mux0~4_combout  & ( (((\inst19|op_sel [0]) # (\inst|m1|res[15]~7_combout )) # (\inst|m1|res[15]~6_combout )) # (\inst|m1|res[15]~1_combout ) ) ) ) # ( !\inst19|op_sel [1] & ( 
// \inst|rf|a1|Mux0~4_combout  & ( (!\inst|m1|res[15]~1_combout  & (!\inst|m1|res[15]~6_combout  & (!\inst|m1|res[15]~7_combout  & !\inst19|op_sel [0]))) ) ) ) # ( \inst19|op_sel [1] & ( !\inst|rf|a1|Mux0~4_combout  & ( (!\inst|m1|res[15]~1_combout  & 
// (!\inst|m1|res[15]~6_combout  & (!\inst|m1|res[15]~7_combout  & !\inst19|op_sel [0]))) ) ) ) # ( !\inst19|op_sel [1] & ( !\inst|rf|a1|Mux0~4_combout  & ( (!\inst19|op_sel [0]) # ((!\inst|m1|res[15]~1_combout  & (!\inst|m1|res[15]~6_combout  & 
// !\inst|m1|res[15]~7_combout ))) ) ) )

	.dataa(!\inst|m1|res[15]~1_combout ),
	.datab(!\inst|m1|res[15]~6_combout ),
	.datac(!\inst|m1|res[15]~7_combout ),
	.datad(!\inst19|op_sel [0]),
	.datae(!\inst19|op_sel [1]),
	.dataf(!\inst|rf|a1|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|al_shift|al|lu|m4|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|al_shift|al|lu|m4|Mux0~0 .extended_lut = "off";
defparam \inst|al_shift|al|lu|m4|Mux0~0 .lut_mask = 64'hFF80800080007FFF;
defparam \inst|al_shift|al|lu|m4|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[15]~2 (
// Equation(s):
// \inst|m2|res[15]~2_combout  = (!\inst19|op_sel [0] & (((\inst|m1|res[14]~15_combout )))) # (\inst19|op_sel [0] & (\inst19|op_sel [1] & ((\inst|m1|res[0]~25_combout ))))

	.dataa(!\inst19|op_sel [0]),
	.datab(!\inst19|op_sel [1]),
	.datac(!\inst|m1|res[14]~15_combout ),
	.datad(!\inst|m1|res[0]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[15]~2 .extended_lut = "off";
defparam \inst|m2|res[15]~2 .lut_mask = 64'h0A1B0A1B0A1B0A1B;
defparam \inst|m2|res[15]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|decode2|w_anode1094w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[15]~34_combout }),
	.portaaddr({\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,\inst|rf|a1|Mux12~4_combout ,
\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 12;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 32768;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 35999;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1047w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1135w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[15]~34_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1153w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[15]~34_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 8192;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 16383;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1164w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[15]~34_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 16384;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 24575;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst13|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\inst13|altsyncram_component|auto_generated|decode2|w_anode1084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.clk1(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\inst13|altsyncram_component|auto_generated|rden_decode_a|w_anode1175w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m1|res[15]~34_combout }),
	.portaaddr({\inst|rf|a1|Mux3~4_combout ,\inst|rf|a1|Mux4~4_combout ,\inst|rf|a1|Mux5~4_combout ,\inst|rf|a1|Mux6~4_combout ,\inst|rf|a1|Mux7~4_combout ,\inst|rf|a1|Mux8~4_combout ,\inst|rf|a1|Mux9~4_combout ,\inst|rf|a1|Mux10~4_combout ,\inst|rf|a1|Mux11~4_combout ,
\inst|rf|a1|Mux12~4_combout ,\inst|rf|a1|Mux13~4_combout ,\inst|rf|a1|Mux14~4_combout ,\inst|rf|a1|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .init_file = "RAM.mif";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "RAM:inst13|altsyncram:altsyncram_component|altsyncram_u8o2:auto_generated|ALTSYNCRAM";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 24576;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 32767;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 36000;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst13|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst13|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst13|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  = ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst13|altsyncram_component|auto_generated|ram_block1a63~portadataout  ) ) ) # ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst13|altsyncram_component|auto_generated|ram_block1a47~portadataout  ) ) ) # ( \inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst13|altsyncram_component|auto_generated|ram_block1a31~portadataout  ) ) ) # ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\inst13|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \inst13|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) ) )

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(!\inst13|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(!\inst13|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datae(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst13|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[15]~4 (
// Equation(s):
// \inst|m2|res[15]~4_combout  = (!\inst13|altsyncram_component|auto_generated|ram_block1a79~portadataout  & (!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst13|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout )))) # (\inst13|altsyncram_component|auto_generated|ram_block1a79~portadataout  & (((!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \inst13|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout )) # (\inst|m2|res[14]~3_combout )))

	.dataa(!\inst13|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datab(!\inst13|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\inst|m2|res[14]~3_combout ),
	.datad(!\inst13|altsyncram_component|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[15]~4 .extended_lut = "off";
defparam \inst|m2|res[15]~4 .lut_mask = 64'h05CD05CD05CD05CD;
defparam \inst|m2|res[15]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[15]~5 (
// Equation(s):
// \inst|m2|res[15]~5_combout  = ( \inst|m2|res[15]~2_combout  & ( \inst|m2|res[15]~4_combout  & ( (((!\inst|al_shift|al|lu|m4|Mux0~0_combout  & \inst19|op_sel [2])) # (\inst19|op_sel [3])) # (\inst19|data_sel~combout ) ) ) ) # ( !\inst|m2|res[15]~2_combout  
// & ( \inst|m2|res[15]~4_combout  & ( ((!\inst|al_shift|al|lu|m4|Mux0~0_combout  & (\inst19|op_sel [2] & !\inst19|op_sel [3]))) # (\inst19|data_sel~combout ) ) ) ) # ( \inst|m2|res[15]~2_combout  & ( !\inst|m2|res[15]~4_combout  & ( 
// (!\inst19|data_sel~combout  & (((!\inst|al_shift|al|lu|m4|Mux0~0_combout  & \inst19|op_sel [2])) # (\inst19|op_sel [3]))) ) ) ) # ( !\inst|m2|res[15]~2_combout  & ( !\inst|m2|res[15]~4_combout  & ( (!\inst19|data_sel~combout  & 
// (!\inst|al_shift|al|lu|m4|Mux0~0_combout  & (\inst19|op_sel [2] & !\inst19|op_sel [3]))) ) ) )

	.dataa(!\inst19|data_sel~combout ),
	.datab(!\inst|al_shift|al|lu|m4|Mux0~0_combout ),
	.datac(!\inst19|op_sel [2]),
	.datad(!\inst19|op_sel [3]),
	.datae(!\inst|m2|res[15]~2_combout ),
	.dataf(!\inst|m2|res[15]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[15]~5 .extended_lut = "off";
defparam \inst|m2|res[15]~5 .lut_mask = 64'h080008AA5D555DFF;
defparam \inst|m2|res[15]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m2|res[15]~6 (
// Equation(s):
// \inst|m2|res[15]~6_combout  = ( \inst|m2|res[15]~1_combout  & ( \inst|m2|res[15]~5_combout  ) ) # ( !\inst|m2|res[15]~1_combout  & ( \inst|m2|res[15]~5_combout  ) ) # ( \inst|m2|res[15]~1_combout  & ( !\inst|m2|res[15]~5_combout  & ( 
// ((!\inst|rf|a1|Mux1~4_combout  & ((!\inst|al_shift|al|au|f13|c~0_combout ) # (!\inst|al_shift|al|au|Add0~57_sumout ))) # (\inst|rf|a1|Mux1~4_combout  & (!\inst|al_shift|al|au|f13|c~0_combout  & !\inst|al_shift|al|au|Add0~57_sumout ))) # 
// (\inst|m2|res[15]~0_combout ) ) ) ) # ( !\inst|m2|res[15]~1_combout  & ( !\inst|m2|res[15]~5_combout  & ( (\inst|m2|res[15]~0_combout  & ((!\inst|rf|a1|Mux1~4_combout  & (\inst|al_shift|al|au|f13|c~0_combout  & \inst|al_shift|al|au|Add0~57_sumout )) # 
// (\inst|rf|a1|Mux1~4_combout  & ((\inst|al_shift|al|au|Add0~57_sumout ) # (\inst|al_shift|al|au|f13|c~0_combout ))))) ) ) )

	.dataa(!\inst|rf|a1|Mux1~4_combout ),
	.datab(!\inst|al_shift|al|au|f13|c~0_combout ),
	.datac(!\inst|al_shift|al|au|Add0~57_sumout ),
	.datad(!\inst|m2|res[15]~0_combout ),
	.datae(!\inst|m2|res[15]~1_combout ),
	.dataf(!\inst|m2|res[15]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m2|res[15]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m2|res[15]~6 .extended_lut = "off";
defparam \inst|m2|res[15]~6 .lut_mask = 64'h0017E8FFFFFFFFFF;
defparam \inst|m2|res[15]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf|reg0|q[15] (
	.clk(\inst11|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m2|res[15]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf|d1|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf|reg0|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf|reg0|q[15] .is_wysiwyg = "true";
defparam \inst|rf|reg0|q[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux0~0 (
// Equation(s):
// \inst|rf|a1|Mux0~0_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg3|q [15] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg2|q [15] ) ) ) # ( \inst19|Selector7~0_combout  
// & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg1|q [15] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg0|q [15] ) ) )

	.dataa(!\inst|rf|reg0|q [15]),
	.datab(!\inst|rf|reg1|q [15]),
	.datac(!\inst|rf|reg2|q [15]),
	.datad(!\inst|rf|reg3|q [15]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux0~0 .extended_lut = "off";
defparam \inst|rf|a1|Mux0~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux0~1 (
// Equation(s):
// \inst|rf|a1|Mux0~1_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg7|q [15] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg6|q [15] ) ) ) # ( \inst19|Selector7~0_combout  
// & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg5|q [15] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg4|q [15] ) ) )

	.dataa(!\inst|rf|reg4|q [15]),
	.datab(!\inst|rf|reg5|q [15]),
	.datac(!\inst|rf|reg6|q [15]),
	.datad(!\inst|rf|reg7|q [15]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux0~1 .extended_lut = "off";
defparam \inst|rf|a1|Mux0~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux0~2 (
// Equation(s):
// \inst|rf|a1|Mux0~2_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg11|q [15] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg10|q [15] ) ) ) # ( 
// \inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg9|q [15] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg8|q [15] ) ) )

	.dataa(!\inst|rf|reg8|q [15]),
	.datab(!\inst|rf|reg9|q [15]),
	.datac(!\inst|rf|reg10|q [15]),
	.datad(!\inst|rf|reg11|q [15]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux0~2 .extended_lut = "off";
defparam \inst|rf|a1|Mux0~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux0~3 (
// Equation(s):
// \inst|rf|a1|Mux0~3_combout  = ( \inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg15|q [15] ) ) ) # ( !\inst19|Selector7~0_combout  & ( \inst19|Selector6~0_combout  & ( \inst|rf|reg14|q [15] ) ) ) # ( 
// \inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg13|q [15] ) ) ) # ( !\inst19|Selector7~0_combout  & ( !\inst19|Selector6~0_combout  & ( \inst|rf|reg12|q [15] ) ) )

	.dataa(!\inst|rf|reg12|q [15]),
	.datab(!\inst|rf|reg13|q [15]),
	.datac(!\inst|rf|reg14|q [15]),
	.datad(!\inst|rf|reg15|q [15]),
	.datae(!\inst19|Selector7~0_combout ),
	.dataf(!\inst19|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux0~3 .extended_lut = "off";
defparam \inst|rf|a1|Mux0~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf|a1|Mux0~4 (
// Equation(s):
// \inst|rf|a1|Mux0~4_combout  = ( \inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux0~3_combout  ) ) ) # ( !\inst19|Selector5~0_combout  & ( \inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux0~2_combout  ) ) ) # ( 
// \inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux0~1_combout  ) ) ) # ( !\inst19|Selector5~0_combout  & ( !\inst19|Selector4~1_combout  & ( \inst|rf|a1|Mux0~0_combout  ) ) )

	.dataa(!\inst|rf|a1|Mux0~0_combout ),
	.datab(!\inst|rf|a1|Mux0~1_combout ),
	.datac(!\inst|rf|a1|Mux0~2_combout ),
	.datad(!\inst|rf|a1|Mux0~3_combout ),
	.datae(!\inst19|Selector5~0_combout ),
	.dataf(!\inst19|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf|a1|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf|a1|Mux0~4 .extended_lut = "off";
defparam \inst|rf|a1|Mux0~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf|a1|Mux0~4 .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
