;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <402
	SLT -4, 80
	SUB -207, <-120
	SPL 0, <-332
	JMZ 100, -109
	CMP 77, <170
	CMP 77, <170
	ADD 210, 60
	SPL -100, -600
	SPL -100, -600
	SLT <-330, 69
	ADD 30, 9
	SUB @127, 106
	MOV #0, -0
	SPL 3, 20
	SLT <-30, 9
	SUB 7, -107
	SUB @0, @2
	ADD 1, <20
	SPL <-27, @-120
	SPL 300, 96
	MOV <12, @10
	JMP @12, <10
	SLT -127, 100
	SUB 100, -873
	SPL 300, 96
	SUB 7, -107
	SPL 300, 96
	DJN 0, <332
	CMP 300, 96
	CMP @-127, 100
	SUB 151, -170
	MOV 210, 60
	SUB 151, -170
	MOV <12, @10
	SUB 151, -170
	SUB @0, @2
	SUB #72, @76
	SUB #72, @76
	SUB #72, @76
	JMZ 0, -0
	SUB #72, @76
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	DJN -1, @-20
