// Seed: 3797512108
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2;
  initial begin
    id_1 <= sample;
    id_1 = id_0;
  end
endmodule
