Time resolution is 1 ps
$finish called at time : 185 ns : File "C:/FPGA_lab/lab/sync_4bit_up/sync_4bit_up.srcs/sim_1/new/syn_up_sim.v" Line 33
