#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Mar 29 17:09:07 2023
# Process ID: 16732
# Current directory: C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20612 C:\Users\lewic\OneDrive\Documents\GitHub\VHDLproject\CONTENTMENT BUTTONS.xpr
# Log file: C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/vivado.log
# Journal file: C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject\vivado.jou
# Running On: DESKTOP-M09HIOT, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 4, Host memory: 8472 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.xpr}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/lewic/Downloads/digilent-xdc/Basys-3-Master.xdc
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
export_ip_user_files -of_objects  [get_files C:/Users/lewic/Downloads/digilent-xdc/Basys-3-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/lewic/Downloads/digilent-xdc/Basys-3-Master.xdc
set_property file_type Verilog [get_files  {{C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/control_unit.v}}]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property file_type VHDL [get_files  {{C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/control_unit.v}}]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
