#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Tue Feb 25 13:59:26 2020
# Process ID: 11552
# Current directory: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15348 C:\A2_project\Vivado\Demo_IP_HLS\Demo_IP_HLS_2\Demo_IP_HLS.xpr
# Log file: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/vivado.log
# Journal file: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_0
endgroup
set_property location {3 333 310} [get_bd_cells pearson_0]
set_property location {1.5 -134 -332} [get_bd_cells axi_interconnect_1]
set_property location {2 345 297} [get_bd_cells pearson_0]
set_property location {2 336 344} [get_bd_cells pearson_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_interconnect_1]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M02_AXI] [get_bd_intf_pins pearson_0/s_axi_CONTROL_BUS]
copy_bd_objs /  [get_bd_cells {rst_kmeans}]
set_property location {2 269 449} [get_bd_cells rst_kmeans1]
connect_bd_net [get_bd_pins rst_kmeans1/slowest_sync_clk] [get_bd_pins pearson_0/ap_clk]
connect_bd_net [get_bd_pins rst_kmeans1/peripheral_aresetn] [get_bd_pins pearson_0/ap_rst_n]
delete_bd_objs [get_bd_intf_nets axi_interconnect_1_M02_AXI] [get_bd_nets Net] [get_bd_nets rst_kmeans1_peripheral_aresetn] [get_bd_cells pearson_0]
delete_bd_objs [get_bd_cells rst_kmeans1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_0
endgroup
set_property location {1 -95 -256} [get_bd_cells pearson_0]
delete_bd_objs [get_bd_cells pearson_0]
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_0
delete_bd_objs [get_bd_cells pearson_0]
save_bd_design
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:multiply_block:1.0 [get_ips  design_IP_multiply_block_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_IP_multiply_block_0_0] -no_script -sync -force -quiet
set_property synth_checkpoint_mode Hierarchical [get_files  C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd]
generate_target all [get_files  C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd]
startgroup
set_property -dict [list CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT5_USED {true} CONFIG.CLKOUT6_USED {true} CONFIG.CLK_OUT2_PORT {HLS_mul_CLK} CONFIG.CLK_OUT4_PORT {HLS_pear_clk} CONFIG.CLK_OUT5_PORT {HLS_mul16_clk} CONFIG.MMCM_CLKOUT3_DIVIDE {10} CONFIG.MMCM_CLKOUT4_DIVIDE {10} CONFIG.MMCM_CLKOUT5_DIVIDE {10} CONFIG.NUM_OUT_CLKS {6} CONFIG.CLKOUT4_JITTER {213.089} CONFIG.CLKOUT4_PHASE_ERROR {234.951} CONFIG.CLKOUT5_JITTER {213.089} CONFIG.CLKOUT5_PHASE_ERROR {234.951} CONFIG.CLKOUT6_JITTER {213.089} CONFIG.CLKOUT6_PHASE_ERROR {234.951}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_0
endgroup
report_ip_status -name ip_status 
delete_bd_objs [get_bd_cells pearson_0]
update_ip_catalog -rebuild
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_0
set_property  ip_repo_paths  {c:/A2_project/HLS C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS} [current_project]
update_ip_catalog
create_bd_cell -type ip -vlnv xilinx.com:hls:multiply_block:1.0 multiply_block_1
delete_bd_objs [get_bd_cells multiply_block_1]
delete_bd_objs [get_bd_cells pearson_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_0
endgroup
delete_bd_objs [get_bd_cells pearson_0]
open_bd_design {C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd}
set_property  ip_repo_paths  c:/A2_project/HLS [current_project]
update_ip_catalog
update_ip_catalog -add_ip C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/.vivado_hls_log_all.xml -repo_path c:/A2_project/HLS
update_ip_catalog -add_ip C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS/Block_Matrix_HLS_64/block_matrix_64/solution1/impl/ip/xilinx_com_hls_multiply_block_1_0.zip -repo_path c:/A2_project/HLS
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:multiply_block:1.0 multiply_block_1
endgroup
delete_bd_objs [get_bd_cells multiply_block_1]
open_project C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.xpr
open_bd_design {C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI]
delete_bd_objs [get_bd_intf_nets axi_smc_M01_AXI]
disconnect_bd_net /clk_wiz_1_clk_out1 [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]
disconnect_bd_net /clk_wiz_1_clk_out1 [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_ACP {1} CONFIG.PCW_USE_S_AXI_HP0 {0} CONFIG.PCW_USE_S_AXI_HP1 {0} CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/S_AXI_ACP] [get_bd_intf_pins axi_smc/M00_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_smc]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_ACP_ACLK] [get_bd_pins clk_wiz_1/AXI_clk]
set_property location {3 1983 -875} [get_bd_cells axi_smc]
set_property location {3 1968 -869} [get_bd_cells axi_smc]
set_property location {3 1965 -893} [get_bd_cells axi_smc]
startgroup
endgroup
save_bd_design
reset_run synth_1
reset_run design_multi_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf

assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM }]
set_property range 512M [get_bd_addr_segs {microblaze_0/Data/SEG_processing_system7_0_ACP_DDR_LOWOCM}]
set_property offset 0x20000000 [get_bd_addr_segs {microblaze_0/Data/SEG_processing_system7_0_ACP_DDR_LOWOCM}]
set_property offset 0x20000000 [get_bd_addr_segs {microblaze_0/Instruction/SEG_processing_system7_0_ACP_DDR_LOWOCM}]
set_property range 512M [get_bd_addr_segs {microblaze_0/Instruction/SEG_processing_system7_0_ACP_DDR_LOWOCM}]
save_bd_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
startgroup
current_project Demo_IP_HLS
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_0
endgroup
delete_bd_objs [get_bd_cells pearson_0]
report_ip_status -name ip_status 
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_0
current_project Board_Project_A2_multi_processor
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
current_project Demo_IP_HLS
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_1
endgroup
current_project Board_Project_A2_multi_processor
generate_target all [get_files  C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd]
export_ip_user_files -of_objects [get_files C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd]
file copy -force C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf

delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd]
set_property synth_checkpoint_mode None [get_files  C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd]
generate_target all [get_files  C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd]
export_ip_user_files -of_objects [get_files C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd] -directory C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.ip_user_files -ipstatic_source_dir C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.cache/compile_simlib/modelsim} {questa=C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.cache/compile_simlib/questa} {riviera=C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.cache/compile_simlib/riviera} {activehdl=C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
