Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Fri Apr 12 19:02:15 2024
| Host              : temsip07.eng.niigata-u.ac.jp running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/shu_abe/document/l2norm_modelcomposer/l2norm_FPGA_project/fmax/abslut10timing_report.txt
| Design            : abslut10_fixpt16
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.28 03-30-2022
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                               Violations  
------  --------  ----------------------------------------  ----------  
XDCH-2  Warning   Same min and max delay values on IO port  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.286        0.000                      0                   16        2.295        0.000                      0                   16           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                29.286        0.000                      0                   16        2.295        0.000                      0                   16                                                                          


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       29.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.295ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.286ns  (required time - arrival time)
  Source:                 gate_in2[12]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[15]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        20.679ns  (logic 7.959ns (38.491%)  route 12.719ns (61.509%))
  Logic Levels:           55  (CARRY8=21 IBUFCTRL=1 INBUF=1 LUT1=7 LUT2=7 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BB11                                              0.000     0.000 r  gate_in2[12] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[12]_inst/I
    BB11                                                              r  gate_in2_IBUF[12]_inst/INBUF_INST/PAD
    BB11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.664     0.664 r  gate_in2_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.664    gate_in2_IBUF[12]_inst/OUT
    BB11                                                              r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/I
    BB11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.664 r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          2.017     2.682    abslut10_fixpt16_struct/subsystem16bit/addsub19/gate_in2_IBUF[12]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/I3
    SLICE_X118Y462       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     2.832 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.016     2.848    abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12_0[6]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/S[6]
    SLICE_X118Y462       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     2.972 r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=272, routed)         0.466     3.437    abslut10_fixpt16_struct/subsystem16bit/bool1/bool1_op_net
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/I2
    SLICE_X121Y462       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/O
                         net (fo=1, routed)           0.021     3.581    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18_n_0
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/S[2]
    SLICE_X121Y462       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     3.742 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/CO[7]
                         net (fo=1, routed)           0.026     3.768    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16_n_0
    SLICE_X121Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CI
    SLICE_X121Y463       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.820 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CO[0]
                         net (fo=5, routed)           0.240     4.060    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y464                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y464       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.184 r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.193    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y464                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y464       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.397 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=9, routed)           0.191     4.588    abslut10_fixpt16_struct/subsystem16bit/addsub1/S[4]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/I0
    SLICE_X123Y463       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.745 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/O
                         net (fo=2, routed)           0.147     4.892    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y463       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     4.982 r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.991    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y463       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.195 f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.203     5.398    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7_2[1]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/I3
    SLICE_X123Y463       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.534 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/O
                         net (fo=1, routed)           0.110     5.644    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5_n_0
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/I5
    SLICE_X123Y463       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.794 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/O
                         net (fo=2, routed)           0.235     6.029    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y463       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     6.082 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013     6.095    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y463       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.301 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.192     6.493    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__0[4]
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/I0
    SLICE_X122Y463       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.532 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/O
                         net (fo=9, routed)           0.123     6.655    abslut10_fixpt16_struct/subsystem16bit/bool1/bbstub_S[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/I1
    SLICE_X122Y462       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.804 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/O
                         net (fo=2, routed)           0.229     7.033    abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y462       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     7.195 r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.262     7.457    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_0[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/I0
    SLICE_X122Y462       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     7.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/O
                         net (fo=2, routed)           0.250     7.810    abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y461                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y461       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.102     7.912 r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.239     8.151    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_1[3]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/I1
    SLICE_X122Y462       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     8.303 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/O
                         net (fo=4, routed)           0.239     8.542    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2_n_0
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/I0
    SLICE_X122Y459       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     8.687 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/O
                         net (fo=2, routed)           0.133     8.820    abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X122Y459       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     8.967 r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=6, routed)           0.232     9.199    abslut10_fixpt16_struct/subsystem16bit/bool1/S[4]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/I0
    SLICE_X122Y459       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     9.342 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/O
                         net (fo=2, routed)           0.270     9.612    abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y458                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y458       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     9.816 f  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.187    10.003    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1_0[4]
    SLICE_X122Y456                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/I1
    SLICE_X122Y456       LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    10.161 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/O
                         net (fo=4, routed)           0.257    10.418    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0_n_0
    SLICE_X122Y459                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/I0
    SLICE_X122Y459       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    10.570 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/O
                         net (fo=2, routed)           0.121    10.690    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y457                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y457       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    10.840 r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    10.853    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y457                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y457       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065    10.918 f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.289    11.207    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4_1[0]
    SLICE_X122Y458                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/I5
    SLICE_X122Y458       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.332 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/O
                         net (fo=2, routed)           0.233    11.565    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3_n_0
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/I0
    SLICE_X122Y452       LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.112    11.677 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/O
                         net (fo=2, routed)           0.122    11.799    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y453       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    11.949 r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    11.962    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y453       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206    12.168 f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=4, routed)           0.181    12.349    abslut10_fixpt16_struct/subsystem16bit/bool1/comp1.core_instance1[4]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/I0
    SLICE_X122Y453       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    12.465 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/O
                         net (fo=24, routed)          0.125    12.589    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/I0
    SLICE_X122Y452       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    12.738 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.016    12.754    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X122Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y452       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056    12.810 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[1]
                         net (fo=5, routed)           0.176    12.986    abslut10_fixpt16_struct/subsystem16bit/addsub19/addsub19_s_net[1]
    SLICE_X123Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/I1
    SLICE_X123Y450       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    13.037 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/O
                         net (fo=2, routed)           0.247    13.284    abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y450       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.099    13.383 r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[2]
                         net (fo=5, routed)           0.468    13.851    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/B[2]
    SLICE_X120Y449                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/I1
    SLICE_X120Y449       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104    13.955 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/O
                         net (fo=3, routed)           0.215    14.170    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/shift_part[2]_2[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/I0
    SLICE_X120Y450       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    14.293 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/O
                         net (fo=1, routed)           0.011    14.304    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/o6lut_i[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127    14.431 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.264    14.695    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/I3
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y450       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099    14.794 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.263    15.057    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I4
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y450       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    15.110 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015    15.125    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[7]
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y450       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    15.242 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.268    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[1].carry_out[3]
    SLICE_X121Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    15.324 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.339    15.663    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[7]
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/I0
    SLICE_X120Y452       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    15.753 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.010    15.763    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[7]
    SLICE_X120Y452       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115    15.878 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.904    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X120Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y453       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067    15.971 f  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=6, routed)           0.298    16.269    abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/S[10]
    SLICE_X119Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/I4
    SLICE_X119Y452       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    16.419 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/O
                         net (fo=2, routed)           0.315    16.734    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[2]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.088    16.822 f  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.127    16.949    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y451       LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    16.985 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.009    16.994    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.054    17.048 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=16, routed)          1.367    18.414    abslut10_fixpt16_struct/subsystem16bit/rom1/comp0.core_instance0/U0/a[3]
    SLICE_X117Y426                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom1/comp0.core_instance0/U0/g0_b0/I3
    SLICE_X117Y426       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    18.504 r  abslut10_fixpt16_struct/subsystem16bit/rom1/comp0.core_instance0/U0/g0_b0/O
                         net (fo=1, routed)           1.117    19.621    gate_out1_OBUF[15]
    BF8                                                               r  gate_out1_OBUF[15]_inst/I
    BF8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.057    20.679 r  gate_out1_OBUF[15]_inst/O
                         net (fo=0)                   0.000    20.679    gate_out1[15]
    BF8                                                               r  gate_out1[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -20.679    
  -------------------------------------------------------------------
                         slack                                 29.286    

Slack (MET) :             29.301ns  (required time - arrival time)
  Source:                 gate_in2[12]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[12]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        20.664ns  (logic 7.948ns (38.462%)  route 12.716ns (61.538%))
  Logic Levels:           55  (CARRY8=21 IBUFCTRL=1 INBUF=1 LUT1=7 LUT2=7 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BB11                                              0.000     0.000 r  gate_in2[12] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[12]_inst/I
    BB11                                                              r  gate_in2_IBUF[12]_inst/INBUF_INST/PAD
    BB11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.664     0.664 r  gate_in2_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.664    gate_in2_IBUF[12]_inst/OUT
    BB11                                                              r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/I
    BB11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.664 r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          2.017     2.682    abslut10_fixpt16_struct/subsystem16bit/addsub19/gate_in2_IBUF[12]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/I3
    SLICE_X118Y462       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     2.832 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.016     2.848    abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12_0[6]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/S[6]
    SLICE_X118Y462       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     2.972 r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=272, routed)         0.466     3.437    abslut10_fixpt16_struct/subsystem16bit/bool1/bool1_op_net
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/I2
    SLICE_X121Y462       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/O
                         net (fo=1, routed)           0.021     3.581    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18_n_0
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/S[2]
    SLICE_X121Y462       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     3.742 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/CO[7]
                         net (fo=1, routed)           0.026     3.768    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16_n_0
    SLICE_X121Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CI
    SLICE_X121Y463       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.820 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CO[0]
                         net (fo=5, routed)           0.240     4.060    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y464                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y464       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.184 r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.193    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y464                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y464       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.397 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=9, routed)           0.191     4.588    abslut10_fixpt16_struct/subsystem16bit/addsub1/S[4]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/I0
    SLICE_X123Y463       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.745 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/O
                         net (fo=2, routed)           0.147     4.892    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y463       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     4.982 r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.991    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y463       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.195 f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.203     5.398    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7_2[1]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/I3
    SLICE_X123Y463       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.534 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/O
                         net (fo=1, routed)           0.110     5.644    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5_n_0
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/I5
    SLICE_X123Y463       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.794 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/O
                         net (fo=2, routed)           0.235     6.029    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y463       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     6.082 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013     6.095    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y463       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.301 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.192     6.493    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__0[4]
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/I0
    SLICE_X122Y463       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.532 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/O
                         net (fo=9, routed)           0.123     6.655    abslut10_fixpt16_struct/subsystem16bit/bool1/bbstub_S[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/I1
    SLICE_X122Y462       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.804 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/O
                         net (fo=2, routed)           0.229     7.033    abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y462       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     7.195 r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.262     7.457    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_0[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/I0
    SLICE_X122Y462       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     7.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/O
                         net (fo=2, routed)           0.250     7.810    abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y461                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y461       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.102     7.912 r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.239     8.151    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_1[3]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/I1
    SLICE_X122Y462       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     8.303 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/O
                         net (fo=4, routed)           0.239     8.542    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2_n_0
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/I0
    SLICE_X122Y459       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     8.687 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/O
                         net (fo=2, routed)           0.133     8.820    abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X122Y459       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     8.967 r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=6, routed)           0.232     9.199    abslut10_fixpt16_struct/subsystem16bit/bool1/S[4]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/I0
    SLICE_X122Y459       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     9.342 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/O
                         net (fo=2, routed)           0.270     9.612    abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y458                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y458       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     9.816 f  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.187    10.003    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1_0[4]
    SLICE_X122Y456                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/I1
    SLICE_X122Y456       LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    10.161 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/O
                         net (fo=4, routed)           0.257    10.418    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0_n_0
    SLICE_X122Y459                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/I0
    SLICE_X122Y459       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    10.570 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/O
                         net (fo=2, routed)           0.121    10.690    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y457                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y457       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    10.840 r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    10.853    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y457                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y457       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065    10.918 f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.289    11.207    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4_1[0]
    SLICE_X122Y458                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/I5
    SLICE_X122Y458       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.332 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/O
                         net (fo=2, routed)           0.233    11.565    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3_n_0
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/I0
    SLICE_X122Y452       LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.112    11.677 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/O
                         net (fo=2, routed)           0.122    11.799    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y453       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    11.949 r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    11.962    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y453       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206    12.168 f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=4, routed)           0.181    12.349    abslut10_fixpt16_struct/subsystem16bit/bool1/comp1.core_instance1[4]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/I0
    SLICE_X122Y453       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    12.465 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/O
                         net (fo=24, routed)          0.125    12.589    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/I0
    SLICE_X122Y452       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    12.738 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.016    12.754    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X122Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y452       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056    12.810 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[1]
                         net (fo=5, routed)           0.176    12.986    abslut10_fixpt16_struct/subsystem16bit/addsub19/addsub19_s_net[1]
    SLICE_X123Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/I1
    SLICE_X123Y450       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    13.037 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/O
                         net (fo=2, routed)           0.247    13.284    abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y450       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.099    13.383 r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[2]
                         net (fo=5, routed)           0.468    13.851    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/B[2]
    SLICE_X120Y449                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/I1
    SLICE_X120Y449       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104    13.955 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/O
                         net (fo=3, routed)           0.215    14.170    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/shift_part[2]_2[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/I0
    SLICE_X120Y450       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    14.293 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/O
                         net (fo=1, routed)           0.011    14.304    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/o6lut_i[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127    14.431 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.264    14.695    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/I3
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y450       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099    14.794 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.263    15.057    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I4
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y450       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    15.110 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015    15.125    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[7]
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y450       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    15.242 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.268    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[1].carry_out[3]
    SLICE_X121Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    15.324 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.339    15.663    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[7]
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/I0
    SLICE_X120Y452       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    15.753 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.010    15.763    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[7]
    SLICE_X120Y452       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115    15.878 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.904    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X120Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y453       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067    15.971 f  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=6, routed)           0.298    16.269    abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/S[10]
    SLICE_X119Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/I4
    SLICE_X119Y452       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    16.419 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/O
                         net (fo=2, routed)           0.315    16.734    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[2]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.088    16.822 f  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.127    16.949    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y451       LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    16.985 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.009    16.994    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.054    17.048 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=16, routed)          1.372    18.419    abslut10_fixpt16_struct/subsystem16bit/rom4/comp10.core_instance10/U0/a[3]
    SLICE_X117Y426                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom4/comp10.core_instance10/U0/g0_b0/I3
    SLICE_X117Y426       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099    18.518 r  abslut10_fixpt16_struct/subsystem16bit/rom4/comp10.core_instance10/U0/g0_b0/O
                         net (fo=1, routed)           1.109    19.627    gate_out1_OBUF[12]
    BD10                                                              r  gate_out1_OBUF[12]_inst/I
    BD10                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.037    20.664 r  gate_out1_OBUF[12]_inst/O
                         net (fo=0)                   0.000    20.664    gate_out1[12]
    BD10                                                              r  gate_out1[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -20.664    
  -------------------------------------------------------------------
                         slack                                 29.301    

Slack (MET) :             29.326ns  (required time - arrival time)
  Source:                 gate_in2[12]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[14]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        20.639ns  (logic 7.957ns (38.556%)  route 12.681ns (61.444%))
  Logic Levels:           55  (CARRY8=21 IBUFCTRL=1 INBUF=1 LUT1=7 LUT2=7 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BB11                                              0.000     0.000 r  gate_in2[12] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[12]_inst/I
    BB11                                                              r  gate_in2_IBUF[12]_inst/INBUF_INST/PAD
    BB11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.664     0.664 r  gate_in2_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.664    gate_in2_IBUF[12]_inst/OUT
    BB11                                                              r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/I
    BB11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.664 r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          2.017     2.682    abslut10_fixpt16_struct/subsystem16bit/addsub19/gate_in2_IBUF[12]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/I3
    SLICE_X118Y462       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     2.832 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.016     2.848    abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12_0[6]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/S[6]
    SLICE_X118Y462       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     2.972 r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=272, routed)         0.466     3.437    abslut10_fixpt16_struct/subsystem16bit/bool1/bool1_op_net
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/I2
    SLICE_X121Y462       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/O
                         net (fo=1, routed)           0.021     3.581    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18_n_0
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/S[2]
    SLICE_X121Y462       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     3.742 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/CO[7]
                         net (fo=1, routed)           0.026     3.768    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16_n_0
    SLICE_X121Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CI
    SLICE_X121Y463       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.820 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CO[0]
                         net (fo=5, routed)           0.240     4.060    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y464                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y464       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.184 r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.193    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y464                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y464       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.397 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=9, routed)           0.191     4.588    abslut10_fixpt16_struct/subsystem16bit/addsub1/S[4]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/I0
    SLICE_X123Y463       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.745 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/O
                         net (fo=2, routed)           0.147     4.892    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y463       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     4.982 r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.991    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y463       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.195 f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.203     5.398    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7_2[1]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/I3
    SLICE_X123Y463       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.534 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/O
                         net (fo=1, routed)           0.110     5.644    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5_n_0
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/I5
    SLICE_X123Y463       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.794 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/O
                         net (fo=2, routed)           0.235     6.029    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y463       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     6.082 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013     6.095    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y463       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.301 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.192     6.493    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__0[4]
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/I0
    SLICE_X122Y463       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.532 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/O
                         net (fo=9, routed)           0.123     6.655    abslut10_fixpt16_struct/subsystem16bit/bool1/bbstub_S[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/I1
    SLICE_X122Y462       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.804 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/O
                         net (fo=2, routed)           0.229     7.033    abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y462       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     7.195 r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.262     7.457    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_0[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/I0
    SLICE_X122Y462       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     7.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/O
                         net (fo=2, routed)           0.250     7.810    abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y461                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y461       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.102     7.912 r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.239     8.151    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_1[3]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/I1
    SLICE_X122Y462       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     8.303 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/O
                         net (fo=4, routed)           0.239     8.542    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2_n_0
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/I0
    SLICE_X122Y459       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     8.687 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/O
                         net (fo=2, routed)           0.133     8.820    abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X122Y459       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     8.967 r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=6, routed)           0.232     9.199    abslut10_fixpt16_struct/subsystem16bit/bool1/S[4]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/I0
    SLICE_X122Y459       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     9.342 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/O
                         net (fo=2, routed)           0.270     9.612    abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y458                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y458       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     9.816 f  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.187    10.003    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1_0[4]
    SLICE_X122Y456                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/I1
    SLICE_X122Y456       LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    10.161 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/O
                         net (fo=4, routed)           0.257    10.418    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0_n_0
    SLICE_X122Y459                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/I0
    SLICE_X122Y459       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    10.570 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/O
                         net (fo=2, routed)           0.121    10.690    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y457                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y457       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    10.840 r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    10.853    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y457                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y457       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065    10.918 f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.289    11.207    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4_1[0]
    SLICE_X122Y458                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/I5
    SLICE_X122Y458       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.332 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/O
                         net (fo=2, routed)           0.233    11.565    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3_n_0
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/I0
    SLICE_X122Y452       LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.112    11.677 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/O
                         net (fo=2, routed)           0.122    11.799    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y453       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    11.949 r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    11.962    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y453       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206    12.168 f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=4, routed)           0.181    12.349    abslut10_fixpt16_struct/subsystem16bit/bool1/comp1.core_instance1[4]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/I0
    SLICE_X122Y453       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    12.465 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/O
                         net (fo=24, routed)          0.125    12.589    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/I0
    SLICE_X122Y452       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    12.738 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.016    12.754    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X122Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y452       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056    12.810 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[1]
                         net (fo=5, routed)           0.176    12.986    abslut10_fixpt16_struct/subsystem16bit/addsub19/addsub19_s_net[1]
    SLICE_X123Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/I1
    SLICE_X123Y450       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    13.037 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/O
                         net (fo=2, routed)           0.247    13.284    abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y450       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.099    13.383 r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[2]
                         net (fo=5, routed)           0.468    13.851    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/B[2]
    SLICE_X120Y449                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/I1
    SLICE_X120Y449       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104    13.955 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/O
                         net (fo=3, routed)           0.215    14.170    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/shift_part[2]_2[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/I0
    SLICE_X120Y450       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    14.293 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/O
                         net (fo=1, routed)           0.011    14.304    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/o6lut_i[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127    14.431 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.264    14.695    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/I3
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y450       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099    14.794 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.263    15.057    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I4
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y450       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    15.110 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015    15.125    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[7]
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y450       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    15.242 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.268    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[1].carry_out[3]
    SLICE_X121Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    15.324 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.339    15.663    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[7]
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/I0
    SLICE_X120Y452       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    15.753 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.010    15.763    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[7]
    SLICE_X120Y452       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115    15.878 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.904    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X120Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y453       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067    15.971 f  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=6, routed)           0.298    16.269    abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/S[10]
    SLICE_X119Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/I4
    SLICE_X119Y452       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    16.419 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/O
                         net (fo=2, routed)           0.315    16.734    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[2]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.088    16.822 f  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.127    16.949    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y451       LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    16.985 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.009    16.994    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.054    17.048 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=16, routed)          1.367    18.414    abslut10_fixpt16_struct/subsystem16bit/rom2/comp8.core_instance8/U0/a[3]
    SLICE_X117Y426                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom2/comp8.core_instance8/U0/g0_b0/I3
    SLICE_X117Y426       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089    18.503 r  abslut10_fixpt16_struct/subsystem16bit/rom2/comp8.core_instance8/U0/g0_b0/O
                         net (fo=1, routed)           1.079    19.582    gate_out1_OBUF[14]
    BE8                                                               r  gate_out1_OBUF[14]_inst/I
    BE8                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.056    20.639 r  gate_out1_OBUF[14]_inst/O
                         net (fo=0)                   0.000    20.639    gate_out1[14]
    BE8                                                               r  gate_out1[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -20.639    
  -------------------------------------------------------------------
                         slack                                 29.326    

Slack (MET) :             29.396ns  (required time - arrival time)
  Source:                 gate_in2[12]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[7]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        20.568ns  (logic 8.014ns (38.965%)  route 12.554ns (61.035%))
  Logic Levels:           55  (CARRY8=21 IBUFCTRL=1 INBUF=1 LUT1=7 LUT2=7 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BB11                                              0.000     0.000 r  gate_in2[12] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[12]_inst/I
    BB11                                                              r  gate_in2_IBUF[12]_inst/INBUF_INST/PAD
    BB11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.664     0.664 r  gate_in2_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.664    gate_in2_IBUF[12]_inst/OUT
    BB11                                                              r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/I
    BB11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.664 r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          2.017     2.682    abslut10_fixpt16_struct/subsystem16bit/addsub19/gate_in2_IBUF[12]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/I3
    SLICE_X118Y462       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     2.832 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.016     2.848    abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12_0[6]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/S[6]
    SLICE_X118Y462       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     2.972 r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=272, routed)         0.466     3.437    abslut10_fixpt16_struct/subsystem16bit/bool1/bool1_op_net
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/I2
    SLICE_X121Y462       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/O
                         net (fo=1, routed)           0.021     3.581    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18_n_0
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/S[2]
    SLICE_X121Y462       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     3.742 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/CO[7]
                         net (fo=1, routed)           0.026     3.768    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16_n_0
    SLICE_X121Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CI
    SLICE_X121Y463       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.820 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CO[0]
                         net (fo=5, routed)           0.240     4.060    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y464                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y464       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.184 r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.193    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y464                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y464       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.397 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=9, routed)           0.191     4.588    abslut10_fixpt16_struct/subsystem16bit/addsub1/S[4]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/I0
    SLICE_X123Y463       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.745 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/O
                         net (fo=2, routed)           0.147     4.892    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y463       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     4.982 r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.991    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y463       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.195 f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.203     5.398    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7_2[1]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/I3
    SLICE_X123Y463       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.534 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/O
                         net (fo=1, routed)           0.110     5.644    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5_n_0
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/I5
    SLICE_X123Y463       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.794 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/O
                         net (fo=2, routed)           0.235     6.029    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y463       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     6.082 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013     6.095    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y463       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.301 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.192     6.493    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__0[4]
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/I0
    SLICE_X122Y463       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.532 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/O
                         net (fo=9, routed)           0.123     6.655    abslut10_fixpt16_struct/subsystem16bit/bool1/bbstub_S[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/I1
    SLICE_X122Y462       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.804 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/O
                         net (fo=2, routed)           0.229     7.033    abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y462       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     7.195 r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.262     7.457    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_0[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/I0
    SLICE_X122Y462       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     7.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/O
                         net (fo=2, routed)           0.250     7.810    abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y461                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y461       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.102     7.912 r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.239     8.151    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_1[3]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/I1
    SLICE_X122Y462       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     8.303 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/O
                         net (fo=4, routed)           0.239     8.542    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2_n_0
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/I0
    SLICE_X122Y459       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     8.687 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/O
                         net (fo=2, routed)           0.133     8.820    abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X122Y459       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     8.967 r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=6, routed)           0.232     9.199    abslut10_fixpt16_struct/subsystem16bit/bool1/S[4]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/I0
    SLICE_X122Y459       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     9.342 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/O
                         net (fo=2, routed)           0.270     9.612    abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y458                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y458       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     9.816 f  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.187    10.003    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1_0[4]
    SLICE_X122Y456                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/I1
    SLICE_X122Y456       LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    10.161 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/O
                         net (fo=4, routed)           0.257    10.418    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0_n_0
    SLICE_X122Y459                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/I0
    SLICE_X122Y459       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    10.570 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/O
                         net (fo=2, routed)           0.121    10.690    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y457                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y457       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    10.840 r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    10.853    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y457                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y457       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065    10.918 f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.289    11.207    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4_1[0]
    SLICE_X122Y458                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/I5
    SLICE_X122Y458       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.332 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/O
                         net (fo=2, routed)           0.233    11.565    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3_n_0
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/I0
    SLICE_X122Y452       LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.112    11.677 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/O
                         net (fo=2, routed)           0.122    11.799    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y453       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    11.949 r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    11.962    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y453       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206    12.168 f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=4, routed)           0.181    12.349    abslut10_fixpt16_struct/subsystem16bit/bool1/comp1.core_instance1[4]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/I0
    SLICE_X122Y453       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    12.465 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/O
                         net (fo=24, routed)          0.125    12.589    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/I0
    SLICE_X122Y452       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    12.738 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.016    12.754    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X122Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y452       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056    12.810 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[1]
                         net (fo=5, routed)           0.176    12.986    abslut10_fixpt16_struct/subsystem16bit/addsub19/addsub19_s_net[1]
    SLICE_X123Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/I1
    SLICE_X123Y450       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    13.037 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/O
                         net (fo=2, routed)           0.247    13.284    abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y450       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.099    13.383 r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[2]
                         net (fo=5, routed)           0.468    13.851    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/B[2]
    SLICE_X120Y449                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/I1
    SLICE_X120Y449       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104    13.955 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/O
                         net (fo=3, routed)           0.215    14.170    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/shift_part[2]_2[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/I0
    SLICE_X120Y450       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    14.293 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/O
                         net (fo=1, routed)           0.011    14.304    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/o6lut_i[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127    14.431 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.264    14.695    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/I3
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y450       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099    14.794 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.263    15.057    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I4
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y450       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    15.110 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015    15.125    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[7]
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y450       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    15.242 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.268    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[1].carry_out[3]
    SLICE_X121Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    15.324 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.339    15.663    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[7]
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/I0
    SLICE_X120Y452       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    15.753 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.010    15.763    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[7]
    SLICE_X120Y452       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115    15.878 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.904    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X120Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y453       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067    15.971 f  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=6, routed)           0.298    16.269    abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/S[10]
    SLICE_X119Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/I4
    SLICE_X119Y452       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    16.419 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/O
                         net (fo=2, routed)           0.315    16.734    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[2]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.088    16.822 f  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.127    16.949    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y451       LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    16.985 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.009    16.994    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.054    17.048 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=16, routed)          1.319    18.367    abslut10_fixpt16_struct/subsystem16bit/rom9/comp15.core_instance15/U0/a[3]
    SLICE_X117Y431                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom9/comp15.core_instance15/U0/g0_b0/I3
    SLICE_X117Y431       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150    18.517 r  abslut10_fixpt16_struct/subsystem16bit/rom9/comp15.core_instance15/U0/g0_b0/O
                         net (fo=1, routed)           0.999    19.516    gate_out1_OBUF[7]
    BD7                                                               r  gate_out1_OBUF[7]_inst/I
    BD7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.052    20.568 r  gate_out1_OBUF[7]_inst/O
                         net (fo=0)                   0.000    20.568    gate_out1[7]
    BD7                                                               r  gate_out1[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                 29.396    

Slack (MET) :             29.414ns  (required time - arrival time)
  Source:                 gate_in2[12]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[8]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        20.550ns  (logic 7.954ns (38.706%)  route 12.596ns (61.294%))
  Logic Levels:           55  (CARRY8=21 IBUFCTRL=1 INBUF=1 LUT1=7 LUT2=7 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BB11                                              0.000     0.000 r  gate_in2[12] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[12]_inst/I
    BB11                                                              r  gate_in2_IBUF[12]_inst/INBUF_INST/PAD
    BB11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.664     0.664 r  gate_in2_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.664    gate_in2_IBUF[12]_inst/OUT
    BB11                                                              r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/I
    BB11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.664 r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          2.017     2.682    abslut10_fixpt16_struct/subsystem16bit/addsub19/gate_in2_IBUF[12]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/I3
    SLICE_X118Y462       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     2.832 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.016     2.848    abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12_0[6]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/S[6]
    SLICE_X118Y462       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     2.972 r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=272, routed)         0.466     3.437    abslut10_fixpt16_struct/subsystem16bit/bool1/bool1_op_net
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/I2
    SLICE_X121Y462       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/O
                         net (fo=1, routed)           0.021     3.581    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18_n_0
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/S[2]
    SLICE_X121Y462       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     3.742 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/CO[7]
                         net (fo=1, routed)           0.026     3.768    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16_n_0
    SLICE_X121Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CI
    SLICE_X121Y463       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.820 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CO[0]
                         net (fo=5, routed)           0.240     4.060    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y464                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y464       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.184 r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.193    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y464                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y464       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.397 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=9, routed)           0.191     4.588    abslut10_fixpt16_struct/subsystem16bit/addsub1/S[4]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/I0
    SLICE_X123Y463       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.745 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/O
                         net (fo=2, routed)           0.147     4.892    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y463       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     4.982 r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.991    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y463       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.195 f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.203     5.398    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7_2[1]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/I3
    SLICE_X123Y463       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.534 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/O
                         net (fo=1, routed)           0.110     5.644    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5_n_0
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/I5
    SLICE_X123Y463       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.794 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/O
                         net (fo=2, routed)           0.235     6.029    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y463       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     6.082 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013     6.095    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y463       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.301 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.192     6.493    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__0[4]
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/I0
    SLICE_X122Y463       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.532 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/O
                         net (fo=9, routed)           0.123     6.655    abslut10_fixpt16_struct/subsystem16bit/bool1/bbstub_S[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/I1
    SLICE_X122Y462       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.804 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/O
                         net (fo=2, routed)           0.229     7.033    abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y462       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     7.195 r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.262     7.457    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_0[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/I0
    SLICE_X122Y462       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     7.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/O
                         net (fo=2, routed)           0.250     7.810    abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y461                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y461       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.102     7.912 r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.239     8.151    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_1[3]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/I1
    SLICE_X122Y462       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     8.303 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/O
                         net (fo=4, routed)           0.239     8.542    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2_n_0
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/I0
    SLICE_X122Y459       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     8.687 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/O
                         net (fo=2, routed)           0.133     8.820    abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X122Y459       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     8.967 r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=6, routed)           0.232     9.199    abslut10_fixpt16_struct/subsystem16bit/bool1/S[4]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/I0
    SLICE_X122Y459       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     9.342 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/O
                         net (fo=2, routed)           0.270     9.612    abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y458                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y458       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     9.816 f  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.187    10.003    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1_0[4]
    SLICE_X122Y456                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/I1
    SLICE_X122Y456       LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    10.161 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/O
                         net (fo=4, routed)           0.257    10.418    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0_n_0
    SLICE_X122Y459                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/I0
    SLICE_X122Y459       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    10.570 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/O
                         net (fo=2, routed)           0.121    10.690    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y457                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y457       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    10.840 r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    10.853    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y457                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y457       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065    10.918 f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.289    11.207    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4_1[0]
    SLICE_X122Y458                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/I5
    SLICE_X122Y458       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.332 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/O
                         net (fo=2, routed)           0.233    11.565    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3_n_0
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/I0
    SLICE_X122Y452       LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.112    11.677 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/O
                         net (fo=2, routed)           0.122    11.799    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y453       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    11.949 r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    11.962    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y453       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206    12.168 f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=4, routed)           0.181    12.349    abslut10_fixpt16_struct/subsystem16bit/bool1/comp1.core_instance1[4]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/I0
    SLICE_X122Y453       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    12.465 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/O
                         net (fo=24, routed)          0.125    12.589    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/I0
    SLICE_X122Y452       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    12.738 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.016    12.754    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X122Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y452       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056    12.810 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[1]
                         net (fo=5, routed)           0.176    12.986    abslut10_fixpt16_struct/subsystem16bit/addsub19/addsub19_s_net[1]
    SLICE_X123Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/I1
    SLICE_X123Y450       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    13.037 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/O
                         net (fo=2, routed)           0.247    13.284    abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y450       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.099    13.383 r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[2]
                         net (fo=5, routed)           0.468    13.851    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/B[2]
    SLICE_X120Y449                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/I1
    SLICE_X120Y449       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104    13.955 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/O
                         net (fo=3, routed)           0.215    14.170    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/shift_part[2]_2[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/I0
    SLICE_X120Y450       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    14.293 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/O
                         net (fo=1, routed)           0.011    14.304    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/o6lut_i[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127    14.431 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.264    14.695    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/I3
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y450       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099    14.794 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.263    15.057    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I4
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y450       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    15.110 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015    15.125    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[7]
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y450       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    15.242 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.268    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[1].carry_out[3]
    SLICE_X121Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    15.324 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.339    15.663    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[7]
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/I0
    SLICE_X120Y452       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    15.753 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.010    15.763    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[7]
    SLICE_X120Y452       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115    15.878 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.904    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X120Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y453       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067    15.971 f  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=6, routed)           0.298    16.269    abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/S[10]
    SLICE_X119Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/I4
    SLICE_X119Y452       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    16.419 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/O
                         net (fo=2, routed)           0.315    16.734    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[2]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.088    16.822 f  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.127    16.949    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y451       LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    16.985 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.009    16.994    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.054    17.048 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=16, routed)          1.309    18.356    abslut10_fixpt16_struct/subsystem16bit/rom8/comp14.core_instance14/U0/a[3]
    SLICE_X117Y428                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom8/comp14.core_instance14/U0/g0_b0/I3
    SLICE_X117Y428       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    18.446 r  abslut10_fixpt16_struct/subsystem16bit/rom8/comp14.core_instance14/U0/g0_b0/O
                         net (fo=1, routed)           1.052    19.498    gate_out1_OBUF[8]
    BF10                                                              r  gate_out1_OBUF[8]_inst/I
    BF10                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.052    20.550 r  gate_out1_OBUF[8]_inst/O
                         net (fo=0)                   0.000    20.550    gate_out1[8]
    BF10                                                              r  gate_out1[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -20.550    
  -------------------------------------------------------------------
                         slack                                 29.414    

Slack (MET) :             29.416ns  (required time - arrival time)
  Source:                 gate_in2[12]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[10]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        20.549ns  (logic 7.954ns (38.706%)  route 12.595ns (61.294%))
  Logic Levels:           55  (CARRY8=21 IBUFCTRL=1 INBUF=1 LUT1=7 LUT2=7 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BB11                                              0.000     0.000 r  gate_in2[12] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[12]_inst/I
    BB11                                                              r  gate_in2_IBUF[12]_inst/INBUF_INST/PAD
    BB11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.664     0.664 r  gate_in2_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.664    gate_in2_IBUF[12]_inst/OUT
    BB11                                                              r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/I
    BB11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.664 r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          2.017     2.682    abslut10_fixpt16_struct/subsystem16bit/addsub19/gate_in2_IBUF[12]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/I3
    SLICE_X118Y462       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     2.832 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.016     2.848    abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12_0[6]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/S[6]
    SLICE_X118Y462       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     2.972 r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=272, routed)         0.466     3.437    abslut10_fixpt16_struct/subsystem16bit/bool1/bool1_op_net
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/I2
    SLICE_X121Y462       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/O
                         net (fo=1, routed)           0.021     3.581    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18_n_0
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/S[2]
    SLICE_X121Y462       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     3.742 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/CO[7]
                         net (fo=1, routed)           0.026     3.768    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16_n_0
    SLICE_X121Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CI
    SLICE_X121Y463       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.820 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CO[0]
                         net (fo=5, routed)           0.240     4.060    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y464                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y464       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.184 r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.193    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y464                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y464       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.397 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=9, routed)           0.191     4.588    abslut10_fixpt16_struct/subsystem16bit/addsub1/S[4]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/I0
    SLICE_X123Y463       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.745 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/O
                         net (fo=2, routed)           0.147     4.892    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y463       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     4.982 r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.991    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y463       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.195 f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.203     5.398    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7_2[1]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/I3
    SLICE_X123Y463       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.534 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/O
                         net (fo=1, routed)           0.110     5.644    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5_n_0
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/I5
    SLICE_X123Y463       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.794 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/O
                         net (fo=2, routed)           0.235     6.029    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y463       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     6.082 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013     6.095    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y463       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.301 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.192     6.493    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__0[4]
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/I0
    SLICE_X122Y463       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.532 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/O
                         net (fo=9, routed)           0.123     6.655    abslut10_fixpt16_struct/subsystem16bit/bool1/bbstub_S[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/I1
    SLICE_X122Y462       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.804 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/O
                         net (fo=2, routed)           0.229     7.033    abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y462       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     7.195 r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.262     7.457    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_0[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/I0
    SLICE_X122Y462       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     7.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/O
                         net (fo=2, routed)           0.250     7.810    abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y461                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y461       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.102     7.912 r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.239     8.151    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_1[3]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/I1
    SLICE_X122Y462       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     8.303 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/O
                         net (fo=4, routed)           0.239     8.542    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2_n_0
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/I0
    SLICE_X122Y459       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     8.687 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/O
                         net (fo=2, routed)           0.133     8.820    abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X122Y459       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     8.967 r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=6, routed)           0.232     9.199    abslut10_fixpt16_struct/subsystem16bit/bool1/S[4]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/I0
    SLICE_X122Y459       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     9.342 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/O
                         net (fo=2, routed)           0.270     9.612    abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y458                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y458       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     9.816 f  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.187    10.003    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1_0[4]
    SLICE_X122Y456                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/I1
    SLICE_X122Y456       LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    10.161 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/O
                         net (fo=4, routed)           0.257    10.418    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0_n_0
    SLICE_X122Y459                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/I0
    SLICE_X122Y459       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    10.570 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/O
                         net (fo=2, routed)           0.121    10.690    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y457                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y457       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    10.840 r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    10.853    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y457                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y457       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065    10.918 f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.289    11.207    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4_1[0]
    SLICE_X122Y458                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/I5
    SLICE_X122Y458       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.332 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/O
                         net (fo=2, routed)           0.233    11.565    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3_n_0
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/I0
    SLICE_X122Y452       LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.112    11.677 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/O
                         net (fo=2, routed)           0.122    11.799    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y453       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    11.949 r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    11.962    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y453       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206    12.168 f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=4, routed)           0.181    12.349    abslut10_fixpt16_struct/subsystem16bit/bool1/comp1.core_instance1[4]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/I0
    SLICE_X122Y453       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    12.465 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/O
                         net (fo=24, routed)          0.125    12.589    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/I0
    SLICE_X122Y452       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    12.738 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.016    12.754    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X122Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y452       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056    12.810 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[1]
                         net (fo=5, routed)           0.176    12.986    abslut10_fixpt16_struct/subsystem16bit/addsub19/addsub19_s_net[1]
    SLICE_X123Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/I1
    SLICE_X123Y450       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    13.037 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/O
                         net (fo=2, routed)           0.247    13.284    abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y450       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.099    13.383 r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[2]
                         net (fo=5, routed)           0.468    13.851    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/B[2]
    SLICE_X120Y449                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/I1
    SLICE_X120Y449       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104    13.955 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/O
                         net (fo=3, routed)           0.215    14.170    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/shift_part[2]_2[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/I0
    SLICE_X120Y450       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    14.293 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/O
                         net (fo=1, routed)           0.011    14.304    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/o6lut_i[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127    14.431 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.264    14.695    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/I3
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y450       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099    14.794 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.263    15.057    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I4
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y450       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    15.110 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015    15.125    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[7]
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y450       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    15.242 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.268    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[1].carry_out[3]
    SLICE_X121Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    15.324 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.339    15.663    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[7]
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/I0
    SLICE_X120Y452       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    15.753 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.010    15.763    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[7]
    SLICE_X120Y452       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115    15.878 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.904    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X120Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y453       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067    15.971 f  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=6, routed)           0.298    16.269    abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/S[10]
    SLICE_X119Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/I4
    SLICE_X119Y452       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    16.419 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/O
                         net (fo=2, routed)           0.315    16.734    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[2]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.088    16.822 f  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.127    16.949    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y451       LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    16.985 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.009    16.994    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.054    17.048 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=16, routed)          1.366    18.413    abslut10_fixpt16_struct/subsystem16bit/rom6/comp12.core_instance12/U0/a[3]
    SLICE_X117Y426                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom6/comp12.core_instance12/U0/g0_b0/I3
    SLICE_X117Y426       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088    18.501 r  abslut10_fixpt16_struct/subsystem16bit/rom6/comp12.core_instance12/U0/g0_b0/O
                         net (fo=1, routed)           0.994    19.495    gate_out1_OBUF[10]
    BE7                                                               r  gate_out1_OBUF[10]_inst/I
    BE7                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.053    20.549 r  gate_out1_OBUF[10]_inst/O
                         net (fo=0)                   0.000    20.549    gate_out1[10]
    BE7                                                               r  gate_out1[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -20.549    
  -------------------------------------------------------------------
                         slack                                 29.416    

Slack (MET) :             29.426ns  (required time - arrival time)
  Source:                 gate_in2[12]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[13]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        20.538ns  (logic 7.947ns (38.694%)  route 12.591ns (61.306%))
  Logic Levels:           55  (CARRY8=21 IBUFCTRL=1 INBUF=1 LUT1=7 LUT2=7 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BB11                                              0.000     0.000 r  gate_in2[12] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[12]_inst/I
    BB11                                                              r  gate_in2_IBUF[12]_inst/INBUF_INST/PAD
    BB11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.664     0.664 r  gate_in2_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.664    gate_in2_IBUF[12]_inst/OUT
    BB11                                                              r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/I
    BB11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.664 r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          2.017     2.682    abslut10_fixpt16_struct/subsystem16bit/addsub19/gate_in2_IBUF[12]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/I3
    SLICE_X118Y462       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     2.832 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.016     2.848    abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12_0[6]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/S[6]
    SLICE_X118Y462       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     2.972 r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=272, routed)         0.466     3.437    abslut10_fixpt16_struct/subsystem16bit/bool1/bool1_op_net
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/I2
    SLICE_X121Y462       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/O
                         net (fo=1, routed)           0.021     3.581    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18_n_0
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/S[2]
    SLICE_X121Y462       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     3.742 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/CO[7]
                         net (fo=1, routed)           0.026     3.768    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16_n_0
    SLICE_X121Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CI
    SLICE_X121Y463       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.820 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CO[0]
                         net (fo=5, routed)           0.240     4.060    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y464                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y464       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.184 r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.193    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y464                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y464       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.397 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=9, routed)           0.191     4.588    abslut10_fixpt16_struct/subsystem16bit/addsub1/S[4]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/I0
    SLICE_X123Y463       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.745 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/O
                         net (fo=2, routed)           0.147     4.892    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y463       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     4.982 r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.991    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y463       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.195 f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.203     5.398    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7_2[1]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/I3
    SLICE_X123Y463       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.534 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/O
                         net (fo=1, routed)           0.110     5.644    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5_n_0
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/I5
    SLICE_X123Y463       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.794 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/O
                         net (fo=2, routed)           0.235     6.029    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y463       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     6.082 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013     6.095    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y463       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.301 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.192     6.493    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__0[4]
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/I0
    SLICE_X122Y463       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.532 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/O
                         net (fo=9, routed)           0.123     6.655    abslut10_fixpt16_struct/subsystem16bit/bool1/bbstub_S[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/I1
    SLICE_X122Y462       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.804 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/O
                         net (fo=2, routed)           0.229     7.033    abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y462       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     7.195 r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.262     7.457    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_0[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/I0
    SLICE_X122Y462       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     7.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/O
                         net (fo=2, routed)           0.250     7.810    abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y461                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y461       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.102     7.912 r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.239     8.151    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_1[3]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/I1
    SLICE_X122Y462       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     8.303 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/O
                         net (fo=4, routed)           0.239     8.542    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2_n_0
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/I0
    SLICE_X122Y459       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     8.687 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/O
                         net (fo=2, routed)           0.133     8.820    abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X122Y459       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     8.967 r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=6, routed)           0.232     9.199    abslut10_fixpt16_struct/subsystem16bit/bool1/S[4]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/I0
    SLICE_X122Y459       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     9.342 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/O
                         net (fo=2, routed)           0.270     9.612    abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y458                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y458       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     9.816 f  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.187    10.003    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1_0[4]
    SLICE_X122Y456                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/I1
    SLICE_X122Y456       LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    10.161 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/O
                         net (fo=4, routed)           0.257    10.418    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0_n_0
    SLICE_X122Y459                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/I0
    SLICE_X122Y459       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    10.570 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/O
                         net (fo=2, routed)           0.121    10.690    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y457                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y457       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    10.840 r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    10.853    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y457                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y457       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065    10.918 f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.289    11.207    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4_1[0]
    SLICE_X122Y458                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/I5
    SLICE_X122Y458       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.332 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/O
                         net (fo=2, routed)           0.233    11.565    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3_n_0
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/I0
    SLICE_X122Y452       LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.112    11.677 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/O
                         net (fo=2, routed)           0.122    11.799    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y453       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    11.949 r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    11.962    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y453       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206    12.168 f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=4, routed)           0.181    12.349    abslut10_fixpt16_struct/subsystem16bit/bool1/comp1.core_instance1[4]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/I0
    SLICE_X122Y453       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    12.465 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/O
                         net (fo=24, routed)          0.125    12.589    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/I0
    SLICE_X122Y452       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    12.738 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.016    12.754    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X122Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y452       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056    12.810 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[1]
                         net (fo=5, routed)           0.176    12.986    abslut10_fixpt16_struct/subsystem16bit/addsub19/addsub19_s_net[1]
    SLICE_X123Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/I1
    SLICE_X123Y450       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    13.037 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/O
                         net (fo=2, routed)           0.247    13.284    abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y450       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.099    13.383 r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[2]
                         net (fo=5, routed)           0.468    13.851    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/B[2]
    SLICE_X120Y449                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/I1
    SLICE_X120Y449       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104    13.955 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/O
                         net (fo=3, routed)           0.215    14.170    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/shift_part[2]_2[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/I0
    SLICE_X120Y450       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    14.293 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/O
                         net (fo=1, routed)           0.011    14.304    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/o6lut_i[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127    14.431 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.264    14.695    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/I3
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y450       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099    14.794 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.263    15.057    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I4
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y450       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    15.110 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015    15.125    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[7]
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y450       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    15.242 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.268    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[1].carry_out[3]
    SLICE_X121Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    15.324 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.339    15.663    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[7]
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/I0
    SLICE_X120Y452       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    15.753 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.010    15.763    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[7]
    SLICE_X120Y452       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115    15.878 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.904    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X120Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y453       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067    15.971 f  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=6, routed)           0.298    16.269    abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/S[10]
    SLICE_X119Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/I4
    SLICE_X119Y452       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    16.419 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/O
                         net (fo=2, routed)           0.315    16.734    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[2]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.088    16.822 f  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.127    16.949    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y451       LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    16.985 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.009    16.994    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.054    17.048 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=16, routed)          1.370    18.417    abslut10_fixpt16_struct/subsystem16bit/rom3/comp9.core_instance9/U0/a[3]
    SLICE_X117Y426                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom3/comp9.core_instance9/U0/g0_b0/I3
    SLICE_X117Y426       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097    18.514 r  abslut10_fixpt16_struct/subsystem16bit/rom3/comp9.core_instance9/U0/g0_b0/O
                         net (fo=1, routed)           0.986    19.500    gate_out1_OBUF[13]
    BE10                                                              r  gate_out1_OBUF[13]_inst/I
    BE10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.038    20.538 r  gate_out1_OBUF[13]_inst/O
                         net (fo=0)                   0.000    20.538    gate_out1[13]
    BE10                                                              r  gate_out1[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -20.538    
  -------------------------------------------------------------------
                         slack                                 29.426    

Slack (MET) :             29.455ns  (required time - arrival time)
  Source:                 gate_in2[12]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[11]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        20.510ns  (logic 7.964ns (38.833%)  route 12.545ns (61.167%))
  Logic Levels:           55  (CARRY8=21 IBUFCTRL=1 INBUF=1 LUT1=7 LUT2=7 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BB11                                              0.000     0.000 r  gate_in2[12] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[12]_inst/I
    BB11                                                              r  gate_in2_IBUF[12]_inst/INBUF_INST/PAD
    BB11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.664     0.664 r  gate_in2_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.664    gate_in2_IBUF[12]_inst/OUT
    BB11                                                              r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/I
    BB11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.664 r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          2.017     2.682    abslut10_fixpt16_struct/subsystem16bit/addsub19/gate_in2_IBUF[12]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/I3
    SLICE_X118Y462       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     2.832 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.016     2.848    abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12_0[6]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/S[6]
    SLICE_X118Y462       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     2.972 r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=272, routed)         0.466     3.437    abslut10_fixpt16_struct/subsystem16bit/bool1/bool1_op_net
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/I2
    SLICE_X121Y462       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/O
                         net (fo=1, routed)           0.021     3.581    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18_n_0
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/S[2]
    SLICE_X121Y462       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     3.742 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/CO[7]
                         net (fo=1, routed)           0.026     3.768    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16_n_0
    SLICE_X121Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CI
    SLICE_X121Y463       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.820 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CO[0]
                         net (fo=5, routed)           0.240     4.060    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y464                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y464       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.184 r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.193    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y464                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y464       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.397 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=9, routed)           0.191     4.588    abslut10_fixpt16_struct/subsystem16bit/addsub1/S[4]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/I0
    SLICE_X123Y463       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.745 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/O
                         net (fo=2, routed)           0.147     4.892    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y463       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     4.982 r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.991    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y463       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.195 f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.203     5.398    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7_2[1]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/I3
    SLICE_X123Y463       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.534 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/O
                         net (fo=1, routed)           0.110     5.644    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5_n_0
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/I5
    SLICE_X123Y463       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.794 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/O
                         net (fo=2, routed)           0.235     6.029    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y463       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     6.082 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013     6.095    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y463       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.301 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.192     6.493    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__0[4]
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/I0
    SLICE_X122Y463       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.532 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/O
                         net (fo=9, routed)           0.123     6.655    abslut10_fixpt16_struct/subsystem16bit/bool1/bbstub_S[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/I1
    SLICE_X122Y462       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.804 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/O
                         net (fo=2, routed)           0.229     7.033    abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y462       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     7.195 r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.262     7.457    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_0[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/I0
    SLICE_X122Y462       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     7.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/O
                         net (fo=2, routed)           0.250     7.810    abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y461                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y461       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.102     7.912 r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.239     8.151    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_1[3]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/I1
    SLICE_X122Y462       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     8.303 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/O
                         net (fo=4, routed)           0.239     8.542    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2_n_0
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/I0
    SLICE_X122Y459       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     8.687 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/O
                         net (fo=2, routed)           0.133     8.820    abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X122Y459       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     8.967 r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=6, routed)           0.232     9.199    abslut10_fixpt16_struct/subsystem16bit/bool1/S[4]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/I0
    SLICE_X122Y459       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     9.342 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/O
                         net (fo=2, routed)           0.270     9.612    abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y458                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y458       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     9.816 f  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.187    10.003    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1_0[4]
    SLICE_X122Y456                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/I1
    SLICE_X122Y456       LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    10.161 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/O
                         net (fo=4, routed)           0.257    10.418    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0_n_0
    SLICE_X122Y459                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/I0
    SLICE_X122Y459       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    10.570 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/O
                         net (fo=2, routed)           0.121    10.690    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y457                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y457       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    10.840 r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    10.853    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y457                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y457       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065    10.918 f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.289    11.207    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4_1[0]
    SLICE_X122Y458                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/I5
    SLICE_X122Y458       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.332 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/O
                         net (fo=2, routed)           0.233    11.565    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3_n_0
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/I0
    SLICE_X122Y452       LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.112    11.677 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/O
                         net (fo=2, routed)           0.122    11.799    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y453       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    11.949 r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    11.962    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y453       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206    12.168 f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=4, routed)           0.181    12.349    abslut10_fixpt16_struct/subsystem16bit/bool1/comp1.core_instance1[4]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/I0
    SLICE_X122Y453       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    12.465 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/O
                         net (fo=24, routed)          0.125    12.589    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/I0
    SLICE_X122Y452       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    12.738 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.016    12.754    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X122Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y452       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056    12.810 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[1]
                         net (fo=5, routed)           0.176    12.986    abslut10_fixpt16_struct/subsystem16bit/addsub19/addsub19_s_net[1]
    SLICE_X123Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/I1
    SLICE_X123Y450       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    13.037 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/O
                         net (fo=2, routed)           0.247    13.284    abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y450       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.099    13.383 r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[2]
                         net (fo=5, routed)           0.468    13.851    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/B[2]
    SLICE_X120Y449                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/I1
    SLICE_X120Y449       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104    13.955 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/O
                         net (fo=3, routed)           0.215    14.170    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/shift_part[2]_2[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/I0
    SLICE_X120Y450       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    14.293 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/O
                         net (fo=1, routed)           0.011    14.304    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/o6lut_i[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127    14.431 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.264    14.695    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/I3
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y450       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099    14.794 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.263    15.057    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I4
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y450       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    15.110 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015    15.125    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[7]
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y450       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    15.242 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.268    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[1].carry_out[3]
    SLICE_X121Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    15.324 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.339    15.663    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[7]
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/I0
    SLICE_X120Y452       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    15.753 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.010    15.763    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[7]
    SLICE_X120Y452       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115    15.878 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.904    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X120Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y453       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067    15.971 f  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=6, routed)           0.298    16.269    abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/S[10]
    SLICE_X119Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/I4
    SLICE_X119Y452       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    16.419 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/O
                         net (fo=2, routed)           0.315    16.734    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[2]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.088    16.822 f  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.127    16.949    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y451       LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    16.985 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.009    16.994    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.054    17.048 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=16, routed)          1.366    18.413    abslut10_fixpt16_struct/subsystem16bit/rom5/comp11.core_instance11/U0/a[3]
    SLICE_X117Y426                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom5/comp11.core_instance11/U0/g0_b0/I3
    SLICE_X117Y426       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089    18.502 r  abslut10_fixpt16_struct/subsystem16bit/rom5/comp11.core_instance11/U0/g0_b0/O
                         net (fo=1, routed)           0.944    19.446    gate_out1_OBUF[11]
    BF7                                                               r  gate_out1_OBUF[11]_inst/I
    BF7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.063    20.510 r  gate_out1_OBUF[11]_inst/O
                         net (fo=0)                   0.000    20.510    gate_out1[11]
    BF7                                                               r  gate_out1[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -20.510    
  -------------------------------------------------------------------
                         slack                                 29.455    

Slack (MET) :             29.506ns  (required time - arrival time)
  Source:                 gate_in2[12]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[9]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        20.459ns  (logic 7.954ns (38.876%)  route 12.505ns (61.124%))
  Logic Levels:           55  (CARRY8=21 IBUFCTRL=1 INBUF=1 LUT1=7 LUT2=7 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BB11                                              0.000     0.000 r  gate_in2[12] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[12]_inst/I
    BB11                                                              r  gate_in2_IBUF[12]_inst/INBUF_INST/PAD
    BB11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.664     0.664 r  gate_in2_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.664    gate_in2_IBUF[12]_inst/OUT
    BB11                                                              r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/I
    BB11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.664 r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          2.017     2.682    abslut10_fixpt16_struct/subsystem16bit/addsub19/gate_in2_IBUF[12]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/I3
    SLICE_X118Y462       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     2.832 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.016     2.848    abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12_0[6]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/S[6]
    SLICE_X118Y462       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     2.972 r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=272, routed)         0.466     3.437    abslut10_fixpt16_struct/subsystem16bit/bool1/bool1_op_net
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/I2
    SLICE_X121Y462       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/O
                         net (fo=1, routed)           0.021     3.581    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18_n_0
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/S[2]
    SLICE_X121Y462       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     3.742 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/CO[7]
                         net (fo=1, routed)           0.026     3.768    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16_n_0
    SLICE_X121Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CI
    SLICE_X121Y463       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.820 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CO[0]
                         net (fo=5, routed)           0.240     4.060    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y464                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y464       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.184 r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.193    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y464                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y464       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.397 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=9, routed)           0.191     4.588    abslut10_fixpt16_struct/subsystem16bit/addsub1/S[4]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/I0
    SLICE_X123Y463       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.745 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/O
                         net (fo=2, routed)           0.147     4.892    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y463       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     4.982 r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.991    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y463       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.195 f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.203     5.398    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7_2[1]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/I3
    SLICE_X123Y463       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.534 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/O
                         net (fo=1, routed)           0.110     5.644    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5_n_0
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/I5
    SLICE_X123Y463       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.794 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/O
                         net (fo=2, routed)           0.235     6.029    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y463       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     6.082 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013     6.095    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y463       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.301 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.192     6.493    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__0[4]
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/I0
    SLICE_X122Y463       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.532 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/O
                         net (fo=9, routed)           0.123     6.655    abslut10_fixpt16_struct/subsystem16bit/bool1/bbstub_S[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/I1
    SLICE_X122Y462       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.804 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/O
                         net (fo=2, routed)           0.229     7.033    abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y462       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     7.195 r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.262     7.457    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_0[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/I0
    SLICE_X122Y462       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     7.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/O
                         net (fo=2, routed)           0.250     7.810    abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y461                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y461       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.102     7.912 r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.239     8.151    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_1[3]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/I1
    SLICE_X122Y462       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     8.303 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/O
                         net (fo=4, routed)           0.239     8.542    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2_n_0
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/I0
    SLICE_X122Y459       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     8.687 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/O
                         net (fo=2, routed)           0.133     8.820    abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X122Y459       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     8.967 r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=6, routed)           0.232     9.199    abslut10_fixpt16_struct/subsystem16bit/bool1/S[4]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/I0
    SLICE_X122Y459       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     9.342 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/O
                         net (fo=2, routed)           0.270     9.612    abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y458                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y458       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     9.816 f  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.187    10.003    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1_0[4]
    SLICE_X122Y456                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/I1
    SLICE_X122Y456       LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    10.161 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/O
                         net (fo=4, routed)           0.257    10.418    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0_n_0
    SLICE_X122Y459                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/I0
    SLICE_X122Y459       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    10.570 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/O
                         net (fo=2, routed)           0.121    10.690    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y457                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y457       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    10.840 r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    10.853    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y457                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y457       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065    10.918 f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.289    11.207    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4_1[0]
    SLICE_X122Y458                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/I5
    SLICE_X122Y458       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.332 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/O
                         net (fo=2, routed)           0.233    11.565    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3_n_0
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/I0
    SLICE_X122Y452       LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.112    11.677 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/O
                         net (fo=2, routed)           0.122    11.799    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y453       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    11.949 r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    11.962    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y453       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206    12.168 f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=4, routed)           0.181    12.349    abslut10_fixpt16_struct/subsystem16bit/bool1/comp1.core_instance1[4]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/I0
    SLICE_X122Y453       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    12.465 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/O
                         net (fo=24, routed)          0.125    12.589    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/I0
    SLICE_X122Y452       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    12.738 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.016    12.754    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X122Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y452       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056    12.810 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[1]
                         net (fo=5, routed)           0.176    12.986    abslut10_fixpt16_struct/subsystem16bit/addsub19/addsub19_s_net[1]
    SLICE_X123Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/I1
    SLICE_X123Y450       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    13.037 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/O
                         net (fo=2, routed)           0.247    13.284    abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y450       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.099    13.383 r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[2]
                         net (fo=5, routed)           0.468    13.851    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/B[2]
    SLICE_X120Y449                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/I1
    SLICE_X120Y449       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104    13.955 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/O
                         net (fo=3, routed)           0.215    14.170    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/shift_part[2]_2[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/I0
    SLICE_X120Y450       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    14.293 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/O
                         net (fo=1, routed)           0.011    14.304    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/o6lut_i[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127    14.431 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.264    14.695    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/I3
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y450       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099    14.794 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.263    15.057    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I4
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y450       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    15.110 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015    15.125    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[7]
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y450       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    15.242 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.268    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[1].carry_out[3]
    SLICE_X121Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    15.324 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.339    15.663    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[7]
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/I0
    SLICE_X120Y452       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    15.753 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.010    15.763    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[7]
    SLICE_X120Y452       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115    15.878 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.904    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X120Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y453       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067    15.971 f  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=6, routed)           0.298    16.269    abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/S[10]
    SLICE_X119Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/I4
    SLICE_X119Y452       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    16.419 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/O
                         net (fo=2, routed)           0.315    16.734    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[2]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.088    16.822 f  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.127    16.949    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y451       LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    16.985 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.009    16.994    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.054    17.048 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=16, routed)          1.265    18.312    abslut10_fixpt16_struct/subsystem16bit/rom7/comp13.core_instance13/U0/a[3]
    SLICE_X117Y429                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom7/comp13.core_instance13/U0/g0_b0/I3
    SLICE_X117Y429       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089    18.401 r  abslut10_fixpt16_struct/subsystem16bit/rom7/comp13.core_instance13/U0/g0_b0/O
                         net (fo=1, routed)           1.005    19.406    gate_out1_OBUF[9]
    BF9                                                               r  gate_out1_OBUF[9]_inst/I
    BF9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.052    20.459 r  gate_out1_OBUF[9]_inst/O
                         net (fo=0)                   0.000    20.459    gate_out1[9]
    BF9                                                               r  gate_out1[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -20.459    
  -------------------------------------------------------------------
                         slack                                 29.506    

Slack (MET) :             29.570ns  (required time - arrival time)
  Source:                 gate_in2[12]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[6]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        20.395ns  (logic 7.955ns (39.005%)  route 12.440ns (60.995%))
  Logic Levels:           55  (CARRY8=21 IBUFCTRL=1 INBUF=1 LUT1=7 LUT2=7 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    BB11                                              0.000     0.000 r  gate_in2[12] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[12]_inst/I
    BB11                                                              r  gate_in2_IBUF[12]_inst/INBUF_INST/PAD
    BB11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.664     0.664 r  gate_in2_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.664    gate_in2_IBUF[12]_inst/OUT
    BB11                                                              r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/I
    BB11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.664 r  gate_in2_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          2.017     2.682    abslut10_fixpt16_struct/subsystem16bit/addsub19/gate_in2_IBUF[12]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/I3
    SLICE_X118Y462       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     2.832 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/result_16_3_rel_carry_i_10/O
                         net (fo=1, routed)           0.016     2.848    abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12_0[6]
    SLICE_X118Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/S[6]
    SLICE_X118Y462       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     2.972 r  abslut10_fixpt16_struct/subsystem16bit/bool1/result_16_3_rel_carry/CO[7]
                         net (fo=272, routed)         0.466     3.437    abslut10_fixpt16_struct/subsystem16bit/bool1/bool1_op_net
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/I2
    SLICE_X121Y462       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18/O
                         net (fo=1, routed)           0.021     3.581    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_18_n_0
    SLICE_X121Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/S[2]
    SLICE_X121Y462       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     3.742 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16/CO[7]
                         net (fo=1, routed)           0.026     3.768    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_2__16_n_0
    SLICE_X121Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CI
    SLICE_X121Y463       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.820 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__16/CO[0]
                         net (fo=5, routed)           0.240     4.060    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y464                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y464       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.184 r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.193    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y464                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y464       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.397 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=9, routed)           0.191     4.588    abslut10_fixpt16_struct/subsystem16bit/addsub1/S[4]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/I0
    SLICE_X123Y463       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.745 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__8/O
                         net (fo=2, routed)           0.147     4.892    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X123Y463       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     4.982 r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.009     4.991    abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X123Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X123Y463       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.195 f  abslut10_fixpt16_struct/subsystem16bit/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.203     5.398    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7_2[1]
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/I3
    SLICE_X123Y463       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.534 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5/O
                         net (fo=1, routed)           0.110     5.644    abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_6__5_n_0
    SLICE_X123Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/I5
    SLICE_X123Y463       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.794 f  abslut10_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0_i_4__7/O
                         net (fo=2, routed)           0.235     6.029    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y463                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y463       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     6.082 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013     6.095    abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y463       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.301 r  abslut10_fixpt16_struct/subsystem16bit/addsub5/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.192     6.493    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__0[4]
    SLICE_X122Y463                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/I0
    SLICE_X122Y463       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.532 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_6__4/O
                         net (fo=9, routed)           0.123     6.655    abslut10_fixpt16_struct/subsystem16bit/bool1/bbstub_S[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/I1
    SLICE_X122Y462       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.804 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__7/O
                         net (fo=2, routed)           0.229     7.033    abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y462       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     7.195 r  abslut10_fixpt16_struct/subsystem16bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=5, routed)           0.262     7.457    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_0[4]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/I0
    SLICE_X122Y462       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     7.560 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__1/O
                         net (fo=2, routed)           0.250     7.810    abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y461                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y461       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.102     7.912 r  abslut10_fixpt16_struct/subsystem16bit/addsub9/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.239     8.151    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__2_1[3]
    SLICE_X122Y462                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/I1
    SLICE_X122Y462       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     8.303 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2/O
                         net (fo=4, routed)           0.239     8.542    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__2_n_0
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/I0
    SLICE_X122Y459       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     8.687 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_1__3/O
                         net (fo=2, routed)           0.133     8.820    abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X122Y459       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.147     8.967 r  abslut10_fixpt16_struct/subsystem16bit/addsub11/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=6, routed)           0.232     9.199    abslut10_fixpt16_struct/subsystem16bit/bool1/S[4]
    SLICE_X122Y459                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/I0
    SLICE_X122Y459       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     9.342 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__3/O
                         net (fo=2, routed)           0.270     9.612    abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y458                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y458       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     9.816 f  abslut10_fixpt16_struct/subsystem16bit/addsub13/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.187    10.003    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1_0[4]
    SLICE_X122Y456                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/I1
    SLICE_X122Y456       LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158    10.161 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0/O
                         net (fo=4, routed)           0.257    10.418    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_5__0_n_0
    SLICE_X122Y459                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/I0
    SLICE_X122Y459       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    10.570 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__1/O
                         net (fo=2, routed)           0.121    10.690    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y457                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y457       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    10.840 r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    10.853    abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y457                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y457       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065    10.918 f  abslut10_fixpt16_struct/subsystem16bit/addsub15/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.289    11.207    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4_1[0]
    SLICE_X122Y458                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/I5
    SLICE_X122Y458       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.332 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3/O
                         net (fo=2, routed)           0.233    11.565    abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_10__3_n_0
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/I0
    SLICE_X122Y452       LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.112    11.677 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_4__4/O
                         net (fo=2, routed)           0.122    11.799    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/I0
    SLICE_X122Y453       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    11.949 r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013    11.962    abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X122Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[0]
    SLICE_X122Y453       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206    12.168 f  abslut10_fixpt16_struct/subsystem16bit/addsub17/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=4, routed)           0.181    12.349    abslut10_fixpt16_struct/subsystem16bit/bool1/comp1.core_instance1[4]
    SLICE_X122Y453                                                    f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/I0
    SLICE_X122Y453       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116    12.465 f  abslut10_fixpt16_struct/subsystem16bit/bool1/comp0.core_instance0_i_3__6/O
                         net (fo=24, routed)          0.125    12.589    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/I0
    SLICE_X122Y452       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    12.738 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.016    12.754    abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X122Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[1]
    SLICE_X122Y452       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056    12.810 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[1]
                         net (fo=5, routed)           0.176    12.986    abslut10_fixpt16_struct/subsystem16bit/addsub19/addsub19_s_net[1]
    SLICE_X123Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/I1
    SLICE_X123Y450       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    13.037 r  abslut10_fixpt16_struct/subsystem16bit/addsub19/comp2.core_instance2_i_5/O
                         net (fo=2, routed)           0.247    13.284    abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X122Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[1]
    SLICE_X122Y450       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.099    13.383 r  abslut10_fixpt16_struct/subsystem16bit/addsub20/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[2]
                         net (fo=5, routed)           0.468    13.851    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/B[2]
    SLICE_X120Y449                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/I1
    SLICE_X120Y449       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104    13.955 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/g0_b2__2/O
                         net (fo=3, routed)           0.215    14.170    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/shift_part[2]_2[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/I0
    SLICE_X120Y450       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    14.293 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_lut_pairs[5].lutpairmode1.lutXo6/O
                         net (fo=1, routed)           0.011    14.304    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/o6lut_i[5]
    SLICE_X120Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127    14.431 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.264    14.695    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/I3
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y450       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099    14.794 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[6].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.263    15.057    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/I4
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y450       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    15.110 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[7].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015    15.125    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[7]
    SLICE_X121Y450                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y450       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    15.242 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.268    abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[1].carry_out[3]
    SLICE_X121Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    15.324 r  abslut10_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.339    15.663    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[7]
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/I0
    SLICE_X120Y452       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    15.753 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.010    15.763    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X120Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[7]
    SLICE_X120Y452       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115    15.878 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    15.904    abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X120Y453                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/CI
    SLICE_X120Y453       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067    15.971 f  abslut10_fixpt16_struct/subsystem16bit/addsub21/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[2]
                         net (fo=6, routed)           0.298    16.269    abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/S[10]
    SLICE_X119Y452                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/I4
    SLICE_X119Y452       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    16.419 r  abslut10_fixpt16_struct/subsystem16bit/addsub21/conv_typ_s/ct_u3.ovflo_sat/comp4.core_instance4_i_4/O
                         net (fo=2, routed)           0.315    16.734    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[2]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.088    16.822 f  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.127    16.949    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    f  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y451       LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    16.985 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.009    16.994    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.054    17.048 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=16, routed)          1.265    18.312    abslut10_fixpt16_struct/subsystem16bit/rom10/comp1.core_instance1/U0/a[3]
    SLICE_X117Y429                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom10/comp1.core_instance1/U0/g0_b0/I3
    SLICE_X117Y429       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    18.402 r  abslut10_fixpt16_struct/subsystem16bit/rom10/comp1.core_instance1/U0/g0_b0/O
                         net (fo=1, routed)           0.940    19.342    gate_out1_OBUF[6]
    BC7                                                               r  gate_out1_OBUF[6]_inst/I
    BC7                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.053    20.395 r  gate_out1_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.395    gate_out1[6]
    BC7                                                               r  gate_out1[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay                -0.000    49.965    
  -------------------------------------------------------------------
                         required time                         49.965    
                         arrival time                         -20.395    
  -------------------------------------------------------------------
                         slack                                 29.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.295ns  (arrival time - required time)
  Source:                 gate_in1[14]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[1]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 1.039ns (45.255%)  route 1.257ns (54.745%))
  Logic Levels:           10  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AU13                                              0.000     0.000 r  gate_in1[14] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[14]_inst/I
    AU13                                                              r  gate_in1_IBUF[14]_inst/INBUF_INST/PAD
    AU13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.269     0.269 r  gate_in1_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in1_IBUF[14]_inst/OUT
    AU13                                                              r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/I
    AU13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          0.373     0.641    abslut10_fixpt16_struct/subsystem16bit/bool1/gate_in1_IBUF[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/I0
    SLICE_X117Y455       LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.047     0.688 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/O
                         net (fo=1, routed)           0.000     0.688    abslut10_fixpt16_struct/subsystem16bit/bool1/logical_x0_y_net[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/DI[0]
    SLICE_X117Y455       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[1])
                                                      0.029     0.717 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/CO[1]
                         net (fo=4, routed)           0.128     0.845    abslut10_fixpt16_struct/subsystem16bit/addsub18/CO[0]
    SLICE_X118Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/I3
    SLICE_X118Y451       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.051     0.896 r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/O
                         net (fo=1, routed)           0.098     0.994    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y452       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.016 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.007     1.023    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.040 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.071     1.111    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.050     1.161 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=16, routed)          0.179     1.340    abslut10_fixpt16_struct/subsystem16bit/rom15/comp6.core_instance6/U0/a[4]
    SLICE_X117Y439                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom15/comp6.core_instance6/U0/g0_b0/I4
    SLICE_X117Y439       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     1.363 r  abslut10_fixpt16_struct/subsystem16bit/rom15/comp6.core_instance6/U0/g0_b0/O
                         net (fo=1, routed)           0.401     1.764    gate_out1_OBUF[1]
    BC9                                                               r  gate_out1_OBUF[1]_inst/I
    BC9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.531     2.295 r  gate_out1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.295    gate_out1[1]
    BC9                                                               r  gate_out1[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.356ns  (arrival time - required time)
  Source:                 gate_in1[14]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[0]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 1.043ns (44.269%)  route 1.313ns (55.731%))
  Logic Levels:           10  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AU13                                              0.000     0.000 r  gate_in1[14] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[14]_inst/I
    AU13                                                              r  gate_in1_IBUF[14]_inst/INBUF_INST/PAD
    AU13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.269     0.269 r  gate_in1_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in1_IBUF[14]_inst/OUT
    AU13                                                              r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/I
    AU13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          0.373     0.641    abslut10_fixpt16_struct/subsystem16bit/bool1/gate_in1_IBUF[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/I0
    SLICE_X117Y455       LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.047     0.688 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/O
                         net (fo=1, routed)           0.000     0.688    abslut10_fixpt16_struct/subsystem16bit/bool1/logical_x0_y_net[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/DI[0]
    SLICE_X117Y455       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[1])
                                                      0.029     0.717 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/CO[1]
                         net (fo=4, routed)           0.128     0.845    abslut10_fixpt16_struct/subsystem16bit/addsub18/CO[0]
    SLICE_X118Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/I3
    SLICE_X118Y451       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.051     0.896 r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/O
                         net (fo=1, routed)           0.098     0.994    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y452       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.016 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.007     1.023    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.040 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.071     1.111    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.050     1.161 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=16, routed)          0.206     1.367    abslut10_fixpt16_struct/subsystem16bit/rom16/comp7.core_instance7/U0/a[4]
    SLICE_X117Y438                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom16/comp7.core_instance7/U0/g0_b0/I4
    SLICE_X117Y438       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     1.390 r  abslut10_fixpt16_struct/subsystem16bit/rom16/comp7.core_instance7/U0/g0_b0/O
                         net (fo=1, routed)           0.430     1.820    gate_out1_OBUF[0]
    BB9                                                               r  gate_out1_OBUF[0]_inst/I
    BB9                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.535     2.356 r  gate_out1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.356    gate_out1[0]
    BB9                                                               r  gate_out1[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.383ns  (arrival time - required time)
  Source:                 gate_in1[14]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[5]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 1.037ns (43.516%)  route 1.346ns (56.484%))
  Logic Levels:           10  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AU13                                              0.000     0.000 r  gate_in1[14] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[14]_inst/I
    AU13                                                              r  gate_in1_IBUF[14]_inst/INBUF_INST/PAD
    AU13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.269     0.269 r  gate_in1_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in1_IBUF[14]_inst/OUT
    AU13                                                              r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/I
    AU13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          0.373     0.641    abslut10_fixpt16_struct/subsystem16bit/bool1/gate_in1_IBUF[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/I0
    SLICE_X117Y455       LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.047     0.688 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/O
                         net (fo=1, routed)           0.000     0.688    abslut10_fixpt16_struct/subsystem16bit/bool1/logical_x0_y_net[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/DI[0]
    SLICE_X117Y455       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[1])
                                                      0.029     0.717 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/CO[1]
                         net (fo=4, routed)           0.128     0.845    abslut10_fixpt16_struct/subsystem16bit/addsub18/CO[0]
    SLICE_X118Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/I3
    SLICE_X118Y451       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.051     0.896 r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/O
                         net (fo=1, routed)           0.098     0.994    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y452       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.016 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.007     1.023    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.040 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.071     1.111    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.050     1.161 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=16, routed)          0.268     1.430    abslut10_fixpt16_struct/subsystem16bit/rom11/comp2.core_instance2/U0/a[4]
    SLICE_X117Y432                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom11/comp2.core_instance2/U0/g0_b0/I4
    SLICE_X117Y432       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.445 r  abslut10_fixpt16_struct/subsystem16bit/rom11/comp2.core_instance2/U0/g0_b0/O
                         net (fo=1, routed)           0.401     1.846    gate_out1_OBUF[5]
    BD8                                                               r  gate_out1_OBUF[5]_inst/I
    BD8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.537     2.383 r  gate_out1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.383    gate_out1[5]
    BD8                                                               r  gate_out1[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.391ns  (arrival time - required time)
  Source:                 gate_in1[14]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[3]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 1.035ns (43.295%)  route 1.356ns (56.705%))
  Logic Levels:           10  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AU13                                              0.000     0.000 r  gate_in1[14] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[14]_inst/I
    AU13                                                              r  gate_in1_IBUF[14]_inst/INBUF_INST/PAD
    AU13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.269     0.269 r  gate_in1_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in1_IBUF[14]_inst/OUT
    AU13                                                              r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/I
    AU13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          0.373     0.641    abslut10_fixpt16_struct/subsystem16bit/bool1/gate_in1_IBUF[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/I0
    SLICE_X117Y455       LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.047     0.688 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/O
                         net (fo=1, routed)           0.000     0.688    abslut10_fixpt16_struct/subsystem16bit/bool1/logical_x0_y_net[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/DI[0]
    SLICE_X117Y455       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[1])
                                                      0.029     0.717 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/CO[1]
                         net (fo=4, routed)           0.128     0.845    abslut10_fixpt16_struct/subsystem16bit/addsub18/CO[0]
    SLICE_X118Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/I3
    SLICE_X118Y451       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.051     0.896 r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/O
                         net (fo=1, routed)           0.098     0.994    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y452       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.016 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.007     1.023    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.040 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.071     1.111    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.050     1.161 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=16, routed)          0.231     1.392    abslut10_fixpt16_struct/subsystem16bit/rom13/comp4.core_instance4/U0/a[4]
    SLICE_X117Y437                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom13/comp4.core_instance4/U0/g0_b0/I4
    SLICE_X117Y437       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     1.415 r  abslut10_fixpt16_struct/subsystem16bit/rom13/comp4.core_instance4/U0/g0_b0/O
                         net (fo=1, routed)           0.448     1.863    gate_out1_OBUF[3]
    BA9                                                               r  gate_out1_OBUF[3]_inst/I
    BA9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.528     2.391 r  gate_out1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.391    gate_out1[3]
    BA9                                                               r  gate_out1[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.406ns  (arrival time - required time)
  Source:                 gate_in1[14]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[2]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 1.089ns (45.246%)  route 1.317ns (54.754%))
  Logic Levels:           10  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AU13                                              0.000     0.000 r  gate_in1[14] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[14]_inst/I
    AU13                                                              r  gate_in1_IBUF[14]_inst/INBUF_INST/PAD
    AU13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.269     0.269 r  gate_in1_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in1_IBUF[14]_inst/OUT
    AU13                                                              r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/I
    AU13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          0.373     0.641    abslut10_fixpt16_struct/subsystem16bit/bool1/gate_in1_IBUF[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/I0
    SLICE_X117Y455       LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.047     0.688 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/O
                         net (fo=1, routed)           0.000     0.688    abslut10_fixpt16_struct/subsystem16bit/bool1/logical_x0_y_net[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/DI[0]
    SLICE_X117Y455       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[1])
                                                      0.029     0.717 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/CO[1]
                         net (fo=4, routed)           0.128     0.845    abslut10_fixpt16_struct/subsystem16bit/addsub18/CO[0]
    SLICE_X118Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/I3
    SLICE_X118Y451       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.051     0.896 r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/O
                         net (fo=1, routed)           0.098     0.994    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y452       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.016 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.007     1.023    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.040 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.071     1.111    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.067     1.178 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[5]
                         net (fo=16, routed)          0.196     1.374    abslut10_fixpt16_struct/subsystem16bit/rom14/comp5.core_instance5/U0/a[5]
    SLICE_X117Y436                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom14/comp5.core_instance5/U0/g0_b0/I5
    SLICE_X117Y436       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.060     1.434 r  abslut10_fixpt16_struct/subsystem16bit/rom14/comp5.core_instance5/U0/g0_b0/O
                         net (fo=1, routed)           0.445     1.879    gate_out1_OBUF[2]
    BA10                                                              r  gate_out1_OBUF[2]_inst/I
    BA10                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.527     2.406 r  gate_out1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.406    gate_out1[2]
    BA10                                                              r  gate_out1[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.406ns  (arrival time - required time)
  Source:                 gate_in1[14]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[4]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 1.034ns (42.974%)  route 1.372ns (57.026%))
  Logic Levels:           10  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AU13                                              0.000     0.000 r  gate_in1[14] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[14]_inst/I
    AU13                                                              r  gate_in1_IBUF[14]_inst/INBUF_INST/PAD
    AU13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.269     0.269 r  gate_in1_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in1_IBUF[14]_inst/OUT
    AU13                                                              r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/I
    AU13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          0.373     0.641    abslut10_fixpt16_struct/subsystem16bit/bool1/gate_in1_IBUF[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/I0
    SLICE_X117Y455       LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.047     0.688 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/O
                         net (fo=1, routed)           0.000     0.688    abslut10_fixpt16_struct/subsystem16bit/bool1/logical_x0_y_net[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/DI[0]
    SLICE_X117Y455       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[1])
                                                      0.029     0.717 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/CO[1]
                         net (fo=4, routed)           0.128     0.845    abslut10_fixpt16_struct/subsystem16bit/addsub18/CO[0]
    SLICE_X118Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/I3
    SLICE_X118Y451       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.051     0.896 r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/O
                         net (fo=1, routed)           0.098     0.994    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y452       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.016 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.007     1.023    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.040 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.071     1.111    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.050     1.161 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=16, routed)          0.268     1.430    abslut10_fixpt16_struct/subsystem16bit/rom12/comp3.core_instance3/U0/a[4]
    SLICE_X117Y432                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom12/comp3.core_instance3/U0/g0_b0/I4
    SLICE_X117Y432       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     1.444 r  abslut10_fixpt16_struct/subsystem16bit/rom12/comp3.core_instance3/U0/g0_b0/O
                         net (fo=1, routed)           0.427     1.871    gate_out1_OBUF[4]
    BD9                                                               r  gate_out1_OBUF[4]_inst/I
    BD9                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.535     2.406 r  gate_out1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.406    gate_out1[4]
    BD9                                                               r  gate_out1[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.441ns  (arrival time - required time)
  Source:                 gate_in1[14]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[7]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 1.079ns (44.220%)  route 1.361ns (55.780%))
  Logic Levels:           10  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AU13                                              0.000     0.000 r  gate_in1[14] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[14]_inst/I
    AU13                                                              r  gate_in1_IBUF[14]_inst/INBUF_INST/PAD
    AU13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.269     0.269 r  gate_in1_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in1_IBUF[14]_inst/OUT
    AU13                                                              r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/I
    AU13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          0.373     0.641    abslut10_fixpt16_struct/subsystem16bit/bool1/gate_in1_IBUF[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/I0
    SLICE_X117Y455       LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.047     0.688 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/O
                         net (fo=1, routed)           0.000     0.688    abslut10_fixpt16_struct/subsystem16bit/bool1/logical_x0_y_net[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/DI[0]
    SLICE_X117Y455       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[1])
                                                      0.029     0.717 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/CO[1]
                         net (fo=4, routed)           0.128     0.845    abslut10_fixpt16_struct/subsystem16bit/addsub18/CO[0]
    SLICE_X118Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/I3
    SLICE_X118Y451       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.051     0.896 r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/O
                         net (fo=1, routed)           0.098     0.994    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y452       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.016 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.007     1.023    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.040 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.071     1.111    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.067     1.178 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[5]
                         net (fo=16, routed)          0.257     1.435    abslut10_fixpt16_struct/subsystem16bit/rom9/comp15.core_instance15/U0/a[5]
    SLICE_X117Y431                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom9/comp15.core_instance15/U0/g0_b0/I5
    SLICE_X117Y431       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.035     1.470 r  abslut10_fixpt16_struct/subsystem16bit/rom9/comp15.core_instance15/U0/g0_b0/O
                         net (fo=1, routed)           0.428     1.898    gate_out1_OBUF[7]
    BD7                                                               r  gate_out1_OBUF[7]_inst/I
    BD7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.543     2.441 r  gate_out1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.441    gate_out1[7]
    BD7                                                               r  gate_out1[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.451ns  (arrival time - required time)
  Source:                 gate_in1[14]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[6]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 1.051ns (42.870%)  route 1.400ns (57.130%))
  Logic Levels:           10  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AU13                                              0.000     0.000 r  gate_in1[14] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[14]_inst/I
    AU13                                                              r  gate_in1_IBUF[14]_inst/INBUF_INST/PAD
    AU13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.269     0.269 r  gate_in1_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in1_IBUF[14]_inst/OUT
    AU13                                                              r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/I
    AU13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          0.373     0.641    abslut10_fixpt16_struct/subsystem16bit/bool1/gate_in1_IBUF[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/I0
    SLICE_X117Y455       LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.047     0.688 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/O
                         net (fo=1, routed)           0.000     0.688    abslut10_fixpt16_struct/subsystem16bit/bool1/logical_x0_y_net[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/DI[0]
    SLICE_X117Y455       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[1])
                                                      0.029     0.717 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/CO[1]
                         net (fo=4, routed)           0.128     0.845    abslut10_fixpt16_struct/subsystem16bit/addsub18/CO[0]
    SLICE_X118Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/I3
    SLICE_X118Y451       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.051     0.896 r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/O
                         net (fo=1, routed)           0.098     0.994    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y452       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.016 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.007     1.023    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.040 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.071     1.111    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.050     1.161 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=16, routed)          0.322     1.483    abslut10_fixpt16_struct/subsystem16bit/rom10/comp1.core_instance1/U0/a[4]
    SLICE_X117Y429                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom10/comp1.core_instance1/U0/g0_b0/I4
    SLICE_X117Y429       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     1.506 r  abslut10_fixpt16_struct/subsystem16bit/rom10/comp1.core_instance1/U0/g0_b0/O
                         net (fo=1, routed)           0.402     1.908    gate_out1_OBUF[6]
    BC7                                                               r  gate_out1_OBUF[6]_inst/I
    BC7                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.543     2.451 r  gate_out1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.451    gate_out1[6]
    BC7                                                               r  gate_out1[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.464ns  (arrival time - required time)
  Source:                 gate_in1[14]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[11]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 1.069ns (43.397%)  route 1.395ns (56.603%))
  Logic Levels:           10  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AU13                                              0.000     0.000 r  gate_in1[14] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[14]_inst/I
    AU13                                                              r  gate_in1_IBUF[14]_inst/INBUF_INST/PAD
    AU13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.269     0.269 r  gate_in1_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in1_IBUF[14]_inst/OUT
    AU13                                                              r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/I
    AU13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          0.373     0.641    abslut10_fixpt16_struct/subsystem16bit/bool1/gate_in1_IBUF[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/I0
    SLICE_X117Y455       LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.047     0.688 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/O
                         net (fo=1, routed)           0.000     0.688    abslut10_fixpt16_struct/subsystem16bit/bool1/logical_x0_y_net[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/DI[0]
    SLICE_X117Y455       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[1])
                                                      0.029     0.717 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/CO[1]
                         net (fo=4, routed)           0.128     0.845    abslut10_fixpt16_struct/subsystem16bit/addsub18/CO[0]
    SLICE_X118Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/I3
    SLICE_X118Y451       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.051     0.896 r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/O
                         net (fo=1, routed)           0.098     0.994    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y452       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.016 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.007     1.023    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.040 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.071     1.111    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.067     1.178 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[5]
                         net (fo=16, routed)          0.317     1.495    abslut10_fixpt16_struct/subsystem16bit/rom5/comp11.core_instance11/U0/a[5]
    SLICE_X117Y426                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom5/comp11.core_instance11/U0/g0_b0/I5
    SLICE_X117Y426       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.509 r  abslut10_fixpt16_struct/subsystem16bit/rom5/comp11.core_instance11/U0/g0_b0/O
                         net (fo=1, routed)           0.401     1.910    gate_out1_OBUF[11]
    BF7                                                               r  gate_out1_OBUF[11]_inst/I
    BF7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.554     2.464 r  gate_out1_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.464    gate_out1[11]
    BF7                                                               r  gate_out1[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.475ns  (arrival time - required time)
  Source:                 gate_in1[14]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gate_out1[9]
                            (output port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 1.049ns (42.405%)  route 1.425ns (57.595%))
  Logic Levels:           10  (CARRY8=3 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AU13                                              0.000     0.000 r  gate_in1[14] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[14]_inst/I
    AU13                                                              r  gate_in1_IBUF[14]_inst/INBUF_INST/PAD
    AU13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.269     0.269 r  gate_in1_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.269    gate_in1_IBUF[14]_inst/OUT
    AU13                                                              r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/I
    AU13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.269 r  gate_in1_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=38, routed)          0.373     0.641    abslut10_fixpt16_struct/subsystem16bit/bool1/gate_in1_IBUF[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/I0
    SLICE_X117Y455       LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.047     0.688 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_12/O
                         net (fo=1, routed)           0.000     0.688    abslut10_fixpt16_struct/subsystem16bit/bool1/logical_x0_y_net[14]
    SLICE_X117Y455                                                    r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/DI[0]
    SLICE_X117Y455       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[1])
                                                      0.029     0.717 r  abslut10_fixpt16_struct/subsystem16bit/bool1/comp4.core_instance4_i_11/CO[1]
                         net (fo=4, routed)           0.128     0.845    abslut10_fixpt16_struct/subsystem16bit/addsub18/CO[0]
    SLICE_X118Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/I3
    SLICE_X118Y451       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.051     0.896 r  abslut10_fixpt16_struct/subsystem16bit/addsub18/comp4.core_instance4_i_7/O
                         net (fo=1, routed)           0.098     0.994    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/I0
    SLICE_X119Y452       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.016 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.007     1.023    abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X119Y452                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[3]
    SLICE_X119Y452       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.040 r  abslut10_fixpt16_struct/subsystem16bit/addsub22/comp4.core_instance4/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[3]
                         net (fo=2, routed)           0.071     1.111    abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X119Y451                                                    r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/DI[3]
    SLICE_X119Y451       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.050     1.161 r  abslut10_fixpt16_struct/subsystem16bit/addsub23/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=16, routed)          0.322     1.483    abslut10_fixpt16_struct/subsystem16bit/rom7/comp13.core_instance13/U0/a[4]
    SLICE_X117Y429                                                    r  abslut10_fixpt16_struct/subsystem16bit/rom7/comp13.core_instance13/U0/g0_b0/I4
    SLICE_X117Y429       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     1.505 r  abslut10_fixpt16_struct/subsystem16bit/rom7/comp13.core_instance13/U0/g0_b0/O
                         net (fo=1, routed)           0.427     1.932    gate_out1_OBUF[9]
    BF9                                                               r  gate_out1_OBUF[9]_inst/I
    BF9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.543     2.475 r  gate_out1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.475    gate_out1[9]
    BF9                                                               r  gate_out1[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  2.475    






