Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Sep 16 21:22:24 2019
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      7 |            1 |
|     10 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+----------------------------------------------+-------------------------------+------------------+----------------+
|           Clock Signal          |                 Enable Signal                |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------------------+----------------------------------------------+-------------------------------+------------------+----------------+
|  glb_clk_src_inst/inst/clk_out1 | data_gen_inst/counter_next                   | reset_inst/reset_sync         |                1 |              4 |
|  glb_clk_src_inst/inst/clk_out1 | data_gen_inst/PRBS_GENERATE/prbs_send_enable | data_gen_inst/prbs_send_reset |                2 |              7 |
|  glb_clk_src_inst/inst/clk_out1 |                                              |                               |                2 |             10 |
+---------------------------------+----------------------------------------------+-------------------------------+------------------+----------------+


