Digital System Design laboratory assignments. Assignments are written in
VHDL.