cocci_test_suite() {
	u8 cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 98 */[2];
	u8 *cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 94 */;
	struct tfp410_priv {
		bool quiet;
	} cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 90 */;
	const struct intel_dvo_dev_ops cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 310 */;
	struct tfp410_priv *cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 302 */;
	struct intel_dvo_device *cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 300 */;
	void cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 300 */;
	bool cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 238 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 226 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 220 */;
	enum drm_mode_status cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 219 */;
	u8 cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 207 */;
	enum drm_connector_status cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 204 */;
	struct tfp410_priv cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 176 */;
	struct i2c_adapter *cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 170 */;
	int cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 157 */;
	struct i2c_msg cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 136 */;
	struct i2c_msg cocci_id/* drivers/gpu/drm/i915/display/dvo_tfp410.c 101 */[];
}
