// Seed: 3254871016
module module_0 ();
  struct {
    logic id_1;
    logic id_2;
    logic id_3[1 'b0 : 1];
  } id_4;
  assign module_2._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd67
) (
    input wand _id_0
);
  reg [-1 : 1] id_2[id_0 : -1], id_3;
  always_latch begin : LABEL_0
    id_2 <= ~&1'b0;
    id_2 = id_3;
  end
  assign id_3 = id_2;
  logic id_4;
  module_0 modCall_1 ();
  assign id_4 = id_2 + -1;
  always id_2 = 1;
endmodule
module module_2 #(
    parameter id_0 = 32'd92,
    parameter id_1 = 32'd47
) (
    input wand _id_0,
    input supply1 _id_1
);
  wire id_3;
  wire id_4;
  module_0 modCall_1 ();
  tri id_5 = -1 == id_3;
  wire [id_1  ?  ~  id_1 : (  -1  ) : id_0] id_6;
endmodule
