FILE: ./ext-24_5m/clk_prepare_enable
0
END_FILE
FILE: ./ext-24_5m/clk_duty_cycle
1/2
END_FILE
FILE: ./ext-24_5m/clk_notifier_count
0
END_FILE
FILE: ./ext-24_5m/clk_protect_count
0
END_FILE
FILE: ./ext-24_5m/clk_enable_count
0
END_FILE
FILE: ./ext-24_5m/clk_prepare_count
0
END_FILE
FILE: ./ext-24_5m/clk_flags
END_FILE
FILE: ./ext-24_5m/clk_phase
0
END_FILE
FILE: ./ext-24_5m/clk_accuracy
0
END_FILE
FILE: ./ext-24_5m/clk_max_rate
18446744073709551615
END_FILE
FILE: ./ext-24_5m/clk_min_rate
0
END_FILE
FILE: ./ext-24_5m/clk_rate
24576000
END_FILE
FILE: ./ext-200m/clk_prepare_enable
1
END_FILE
FILE: ./ext-200m/clk_duty_cycle
1/2
END_FILE
FILE: ./ext-200m/clk_notifier_count
0
END_FILE
FILE: ./ext-200m/clk_protect_count
0
END_FILE
FILE: ./ext-200m/clk_enable_count
2
END_FILE
FILE: ./ext-200m/clk_prepare_count
4
END_FILE
FILE: ./ext-200m/clk_flags
END_FILE
FILE: ./ext-200m/clk_phase
0
END_FILE
FILE: ./ext-200m/clk_accuracy
0
END_FILE
FILE: ./ext-200m/clk_max_rate
18446744073709551615
END_FILE
FILE: ./ext-200m/clk_min_rate
0
END_FILE
FILE: ./ext-200m/clk_rate
200000000
END_FILE
FILE: ./ext-26m/clk_prepare_enable
0
END_FILE
FILE: ./ext-26m/clk_duty_cycle
1/2
END_FILE
FILE: ./ext-26m/clk_notifier_count
0
END_FILE
FILE: ./ext-26m/clk_protect_count
0
END_FILE
FILE: ./ext-26m/clk_enable_count
0
END_FILE
FILE: ./ext-26m/clk_prepare_count
0
END_FILE
FILE: ./ext-26m/clk_flags
END_FILE
FILE: ./ext-26m/clk_phase
0
END_FILE
FILE: ./ext-26m/clk_accuracy
0
END_FILE
FILE: ./ext-26m/clk_max_rate
18446744073709551615
END_FILE
FILE: ./ext-26m/clk_min_rate
0
END_FILE
FILE: ./ext-26m/clk_rate
26000000
END_FILE
FILE: ./ext-1m/clk_prepare_enable
0
END_FILE
FILE: ./ext-1m/clk_duty_cycle
1/2
END_FILE
FILE: ./ext-1m/clk_notifier_count
0
END_FILE
FILE: ./ext-1m/clk_protect_count
0
END_FILE
FILE: ./ext-1m/clk_enable_count
0
END_FILE
FILE: ./ext-1m/clk_prepare_count
0
END_FILE
FILE: ./ext-1m/clk_flags
END_FILE
FILE: ./ext-1m/clk_phase
0
END_FILE
FILE: ./ext-1m/clk_accuracy
0
END_FILE
FILE: ./ext-1m/clk_max_rate
18446744073709551615
END_FILE
FILE: ./ext-1m/clk_min_rate
0
END_FILE
FILE: ./ext-1m/clk_rate
1000000
END_FILE
FILE: ./ext-76_8m/clk_prepare_enable
0
END_FILE
FILE: ./ext-76_8m/clk_duty_cycle
1/2
END_FILE
FILE: ./ext-76_8m/clk_notifier_count
0
END_FILE
FILE: ./ext-76_8m/clk_protect_count
0
END_FILE
FILE: ./ext-76_8m/clk_enable_count
0
END_FILE
FILE: ./ext-76_8m/clk_prepare_count
0
END_FILE
FILE: ./ext-76_8m/clk_flags
END_FILE
FILE: ./ext-76_8m/clk_phase
0
END_FILE
FILE: ./ext-76_8m/clk_accuracy
0
END_FILE
FILE: ./ext-76_8m/clk_max_rate
18446744073709551615
END_FILE
FILE: ./ext-76_8m/clk_min_rate
0
END_FILE
FILE: ./ext-76_8m/clk_rate
76800000
END_FILE
FILE: ./fin_pll/clk_prepare_enable
0
END_FILE
FILE: ./fin_pll/clk_duty_cycle
1/2
END_FILE
FILE: ./fin_pll/clk_notifier_count
0
END_FILE
FILE: ./fin_pll/clk_protect_count
0
END_FILE
FILE: ./fin_pll/clk_enable_count
0
END_FILE
FILE: ./fin_pll/clk_prepare_count
0
END_FILE
FILE: ./fin_pll/clk_flags
END_FILE
FILE: ./fin_pll/clk_phase
0
END_FILE
FILE: ./fin_pll/clk_accuracy
0
END_FILE
FILE: ./fin_pll/clk_max_rate
18446744073709551615
END_FILE
FILE: ./fin_pll/clk_min_rate
0
END_FILE
FILE: ./fin_pll/clk_rate
24576000
END_FILE
FILE: ./MUX_APM_FUNCSRC/clk_prepare_enable
0
END_FILE
FILE: ./MUX_APM_FUNCSRC/clk_duty_cycle
1/2
END_FILE
FILE: ./MUX_APM_FUNCSRC/clk_notifier_count
0
END_FILE
FILE: ./MUX_APM_FUNCSRC/clk_protect_count
0
END_FILE
FILE: ./MUX_APM_FUNCSRC/clk_enable_count
0
END_FILE
FILE: ./MUX_APM_FUNCSRC/clk_prepare_count
0
END_FILE
FILE: ./MUX_APM_FUNCSRC/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./MUX_APM_FUNCSRC/clk_phase
0
END_FILE
FILE: ./MUX_APM_FUNCSRC/clk_accuracy
0
END_FILE
FILE: ./MUX_APM_FUNCSRC/clk_max_rate
18446744073709551615
END_FILE
FILE: ./MUX_APM_FUNCSRC/clk_min_rate
0
END_FILE
FILE: ./MUX_APM_FUNCSRC/clk_rate
400000000
END_FILE
FILE: ./MUX_APM_FUNC/clk_prepare_enable
1
END_FILE
FILE: ./MUX_APM_FUNC/clk_duty_cycle
1/2
END_FILE
FILE: ./MUX_APM_FUNC/clk_notifier_count
0
END_FILE
FILE: ./MUX_APM_FUNC/clk_protect_count
0
END_FILE
FILE: ./MUX_APM_FUNC/clk_enable_count
1
END_FILE
FILE: ./MUX_APM_FUNC/clk_prepare_count
1
END_FILE
FILE: ./MUX_APM_FUNC/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./MUX_APM_FUNC/clk_phase
0
END_FILE
FILE: ./MUX_APM_FUNC/clk_accuracy
0
END_FILE
FILE: ./MUX_APM_FUNC/clk_max_rate
18446744073709551615
END_FILE
FILE: ./MUX_APM_FUNC/clk_min_rate
0
END_FILE
FILE: ./MUX_APM_FUNC/clk_rate
400000000
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK0/clk_prepare_enable
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK0/clk_duty_cycle
1/2
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK0/clk_notifier_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK0/clk_protect_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK0/clk_enable_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK0/clk_prepare_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK0/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK0/clk_phase
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK0/clk_accuracy
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK0/clk_max_rate
18446744073709551615
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK0/clk_min_rate
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK0/clk_rate
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK1/clk_prepare_enable
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK1/clk_duty_cycle
1/2
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK1/clk_notifier_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK1/clk_protect_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK1/clk_enable_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK1/clk_prepare_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK1/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK1/clk_phase
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK1/clk_accuracy
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK1/clk_max_rate
18446744073709551615
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK1/clk_min_rate
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK1/clk_rate
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK2/clk_prepare_enable
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK2/clk_duty_cycle
1/2
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK2/clk_notifier_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK2/clk_protect_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK2/clk_enable_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK2/clk_prepare_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK2/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK2/clk_phase
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK2/clk_accuracy
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK2/clk_max_rate
18446744073709551615
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK2/clk_min_rate
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK2/clk_rate
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK3/clk_prepare_enable
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK3/clk_duty_cycle
1/2
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK3/clk_notifier_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK3/clk_protect_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK3/clk_enable_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK3/clk_prepare_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK3/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK3/clk_phase
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK3/clk_accuracy
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK3/clk_max_rate
18446744073709551615
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK3/clk_min_rate
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK3/clk_rate
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK4/clk_prepare_enable
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK4/clk_duty_cycle
1/2
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK4/clk_notifier_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK4/clk_protect_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK4/clk_enable_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK4/clk_prepare_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK4/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK4/clk_phase
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK4/clk_accuracy
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK4/clk_max_rate
18446744073709551615
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK4/clk_min_rate
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK4/clk_rate
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK5/clk_prepare_enable
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK5/clk_duty_cycle
1/2
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK5/clk_notifier_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK5/clk_protect_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK5/clk_enable_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK5/clk_prepare_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK5/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK5/clk_phase
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK5/clk_accuracy
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK5/clk_max_rate
18446744073709551615
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK5/clk_min_rate
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK5/clk_rate
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK6/clk_prepare_enable
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK6/clk_duty_cycle
1/2
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK6/clk_notifier_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK6/clk_protect_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK6/clk_enable_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK6/clk_prepare_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK6/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK6/clk_phase
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK6/clk_accuracy
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK6/clk_max_rate
18446744073709551615
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK6/clk_min_rate
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK6/clk_rate
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK7/clk_prepare_enable
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK7/clk_duty_cycle
1/2
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK7/clk_notifier_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK7/clk_protect_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK7/clk_enable_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK7/clk_prepare_count
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK7/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK7/clk_phase
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK7/clk_accuracy
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK7/clk_max_rate
18446744073709551615
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK7/clk_min_rate
0
END_FILE
FILE: ./GATE_DFTMUX_CMU_CIS_CLK7/clk_rate
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1_NOC/clk_prepare_enable
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1_NOC/clk_duty_cycle
1/2
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1_NOC/clk_notifier_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1_NOC/clk_protect_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1_NOC/clk_enable_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1_NOC/clk_prepare_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1_NOC/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1_NOC/clk_phase
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1_NOC/clk_accuracy
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1_NOC/clk_max_rate
18446744073709551615
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1_NOC/clk_min_rate
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1_NOC/clk_rate
177750000
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1B_NOC/clk_prepare_enable
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1B_NOC/clk_duty_cycle
1/2
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1B_NOC/clk_notifier_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1B_NOC/clk_protect_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1B_NOC/clk_enable_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1B_NOC/clk_prepare_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1B_NOC/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1B_NOC/clk_phase
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1B_NOC/clk_accuracy
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1B_NOC/clk_max_rate
18446744073709551615
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1B_NOC/clk_min_rate
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL1B_NOC/clk_rate
267000000
END_FILE
FILE: ./MUX_NOCL1B_NOC_OPTION1/clk_prepare_enable
0
END_FILE
FILE: ./MUX_NOCL1B_NOC_OPTION1/clk_duty_cycle
1/2
END_FILE
FILE: ./MUX_NOCL1B_NOC_OPTION1/clk_notifier_count
0
END_FILE
FILE: ./MUX_NOCL1B_NOC_OPTION1/clk_protect_count
0
END_FILE
FILE: ./MUX_NOCL1B_NOC_OPTION1/clk_enable_count
0
END_FILE
FILE: ./MUX_NOCL1B_NOC_OPTION1/clk_prepare_count
0
END_FILE
FILE: ./MUX_NOCL1B_NOC_OPTION1/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./MUX_NOCL1B_NOC_OPTION1/clk_phase
0
END_FILE
FILE: ./MUX_NOCL1B_NOC_OPTION1/clk_accuracy
0
END_FILE
FILE: ./MUX_NOCL1B_NOC_OPTION1/clk_max_rate
18446744073709551615
END_FILE
FILE: ./MUX_NOCL1B_NOC_OPTION1/clk_min_rate
0
END_FILE
FILE: ./MUX_NOCL1B_NOC_OPTION1/clk_rate
267000000
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AA_NOC/clk_prepare_enable
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AA_NOC/clk_duty_cycle
1/2
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AA_NOC/clk_notifier_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AA_NOC/clk_protect_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AA_NOC/clk_enable_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AA_NOC/clk_prepare_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AA_NOC/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AA_NOC/clk_phase
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AA_NOC/clk_accuracy
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AA_NOC/clk_max_rate
18446744073709551615
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AA_NOC/clk_min_rate
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AA_NOC/clk_rate
133500000
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AB_NOC/clk_prepare_enable
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AB_NOC/clk_duty_cycle
1/2
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AB_NOC/clk_notifier_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AB_NOC/clk_protect_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AB_NOC/clk_enable_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AB_NOC/clk_prepare_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AB_NOC/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AB_NOC/clk_phase
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AB_NOC/clk_accuracy
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AB_NOC/clk_max_rate
18446744073709551615
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AB_NOC/clk_min_rate
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL2AB_NOC/clk_rate
133500000
END_FILE
FILE: ./UMUX_CLKCMU_NOCL0_NOC/clk_prepare_enable
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL0_NOC/clk_duty_cycle
1/2
END_FILE
FILE: ./UMUX_CLKCMU_NOCL0_NOC/clk_notifier_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL0_NOC/clk_protect_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL0_NOC/clk_enable_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL0_NOC/clk_prepare_count
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL0_NOC/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./UMUX_CLKCMU_NOCL0_NOC/clk_phase
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL0_NOC/clk_accuracy
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL0_NOC/clk_max_rate
18446744073709551615
END_FILE
FILE: ./UMUX_CLKCMU_NOCL0_NOC/clk_min_rate
0
END_FILE
FILE: ./UMUX_CLKCMU_NOCL0_NOC/clk_rate
132710400
END_FILE
FILE: ./UMUX_CLKCMU_EH_NOC/clk_prepare_enable
0
END_FILE
FILE: ./UMUX_CLKCMU_EH_NOC/clk_duty_cycle
1/2
END_FILE
FILE: ./UMUX_CLKCMU_EH_NOC/clk_notifier_count
0
END_FILE
FILE: ./UMUX_CLKCMU_EH_NOC/clk_protect_count
0
END_FILE
FILE: ./UMUX_CLKCMU_EH_NOC/clk_enable_count
0
END_FILE
FILE: ./UMUX_CLKCMU_EH_NOC/clk_prepare_count
0
END_FILE
FILE: ./UMUX_CLKCMU_EH_NOC/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./UMUX_CLKCMU_EH_NOC/clk_phase
0
END_FILE
FILE: ./UMUX_CLKCMU_EH_NOC/clk_accuracy
0
END_FILE
FILE: ./UMUX_CLKCMU_EH_NOC/clk_max_rate
18446744073709551615
END_FILE
FILE: ./UMUX_CLKCMU_EH_NOC/clk_min_rate
0
END_FILE
FILE: ./UMUX_CLKCMU_EH_NOC/clk_rate
213196800
END_FILE
FILE: ./GATE_GPU/clk_prepare_enable
0
END_FILE
FILE: ./GATE_GPU/clk_duty_cycle
1/2
END_FILE
FILE: ./GATE_GPU/clk_notifier_count
0
END_FILE
FILE: ./GATE_GPU/clk_protect_count
0
END_FILE
FILE: ./GATE_GPU/clk_enable_count
0
END_FILE
FILE: ./GATE_GPU/clk_prepare_count
0
END_FILE
FILE: ./GATE_GPU/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./GATE_GPU/clk_phase
0
END_FILE
FILE: ./GATE_GPU/clk_accuracy
0
END_FILE
FILE: ./GATE_GPU/clk_max_rate
18446744073709551615
END_FILE
FILE: ./GATE_GPU/clk_min_rate
0
END_FILE
FILE: ./GATE_GPU/clk_rate
0
END_FILE
FILE: ./UMUX_CLKCMU_DPUF0_NOC/clk_prepare_enable
0
END_FILE
FILE: ./UMUX_CLKCMU_DPUF0_NOC/clk_duty_cycle
1/2
END_FILE
FILE: ./UMUX_CLKCMU_DPUF0_NOC/clk_notifier_count
0
END_FILE
FILE: ./UMUX_CLKCMU_DPUF0_NOC/clk_protect_count
0
END_FILE
FILE: ./UMUX_CLKCMU_DPUF0_NOC/clk_enable_count
0
END_FILE
FILE: ./UMUX_CLKCMU_DPUF0_NOC/clk_prepare_count
0
END_FILE
FILE: ./UMUX_CLKCMU_DPUF0_NOC/clk_flags
CLK_IGNORE_UNUSED
CLK_GET_RATE_NOCACHE
END_FILE
FILE: ./UMUX_CLKCMU_DPUF0_NOC/clk_phase
0
END_FILE
FILE: ./UMUX_CLKCMU_DPUF0_NOC/clk_accuracy
0
END_FILE
FILE: ./UMUX_CLKCMU_DPUF0_NOC/clk_max_rate
18446744073709551615
END_FILE
FILE: ./UMUX_CLKCMU_DPUF0_NOC/clk_min_rate
0
END_FILE
FILE: ./UMUX_CLKCMU_DPUF0_NOC/clk_rate
