INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ja202/Documents/GitHub/Final-Project/SensCounter/SensCounter.srcs/sources_1/new/SensCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SensCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ja202/Documents/GitHub/Final-Project/SensCounter/SensCounter.srcs/sources_1/new/TFlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ja202/Documents/GitHub/Final-Project/SensCounter/SensCounter.srcs/sim_1/new/SenContSim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SenContSim
