// Seed: 2787441346
module module_0;
  assign id_1 = -1;
  assign id_2 = id_1 == "";
  assign module_2.id_0 = 0;
  assign module_1.id_1 = 0;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  bit id_3, id_4, id_5, id_6, id_7, id_8;
  logic [7:0] id_9;
  module_0 modCall_1 ();
  wire id_10;
  always begin : LABEL_0
    id_1 = new[id_9];
    id_8 <= id_6;
  end
endmodule
module module_2 (
    output supply1 id_0
);
  wire id_2;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_3 ();
  localparam id_1 = -1;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
