Simulator report for MIC1
Sat Aug 03 13:45:29 2024
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.6 us       ;
; Simulation Netlist Size     ; 428 nodes    ;
; Simulation Coverage         ;      56.00 % ;
; Total Number of Transitions ; 2401         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C70F896I8 ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                       ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                                                        ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                          ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                           ;               ;
; Vector input source                                                                        ; D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                            ; On            ;
; Check outputs                                                                              ; Off                                                                           ; Off           ;
; Report simulation coverage                                                                 ; On                                                                            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                            ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                            ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                            ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                           ; Off           ;
; Detect glitches                                                                            ; Off                                                                           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                           ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                           ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                          ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      56.00 % ;
; Total nodes checked                                 ; 428          ;
; Total output ports checked                          ; 400          ;
; Total output ports with complete 1/0-value coverage ; 224          ;
; Total output ports with no 1/0-value coverage       ; 175          ;
; Total output ports with no 1-value coverage         ; 175          ;
; Total output ports with no 0-value coverage         ; 176          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+
; Node Name                                                                  ; Output Port Name                                                           ; Output Port Type ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst3|inst2                             ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst3|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst4|inst2                             ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst4|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst2|inst2                             ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst2|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~2 ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~2 ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst8|inst2                             ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst8|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|inst2                             ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|inst2                             ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|inst2                             ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|inst2                             ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|inst2                              ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|inst2                              ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|inst2                             ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|inst2                             ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst5|inst2                             ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst5|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst6|inst2                             ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst6|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|inst2                             ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|inst2                             ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst2|inst2                             ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst2|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst|inst2                              ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst|inst2                              ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst7|inst2                             ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst7|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|inst2                             ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst5|inst2                             ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst5|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst6|inst2                             ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst6|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|inst2                              ; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|inst2                              ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|inst2                              ; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|inst2                              ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst|inst2                               ; |ula_32bit|ula_8bit:inst|ula_1bit:inst|inst2                               ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|inst2                              ; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|inst2                              ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|inst                               ; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst8|inst2                              ; |ula_32bit|ula_8bit:inst|ula_1bit:inst8|inst2                              ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|inst2                              ; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|inst2                              ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|inst                               ; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst6|inst2                              ; |ula_32bit|ula_8bit:inst|ula_1bit:inst6|inst2                              ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst6|inst                               ; |ula_32bit|ula_8bit:inst|ula_1bit:inst6|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~5 ; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~5 ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|inst2                             ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst3|inst8~0                           ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst3|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst3|inst8~1                           ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst3|inst8~1                           ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|inst2                             ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|inst2                             ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|inst8~0                           ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|inst8~1                           ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|inst8~1                           ; combout          ;
; |ula_32bit|shifter:inst1|inst18[31]~8                                      ; |ula_32bit|shifter:inst1|inst18[31]~8                                      ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|inst2                              ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|inst2                              ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|inst8~0                            ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|inst8~0                            ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|inst8~1                            ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|inst8~1                            ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|inst8~0                            ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|inst8~0                            ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|inst8~1                            ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|inst8~1                            ; combout          ;
; |ula_32bit|shifter:inst1|inst18[28]~9                                      ; |ula_32bit|shifter:inst1|inst18[28]~9                                      ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|inst8~0                           ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|inst8~1                           ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|inst8~1                           ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|inst8~0                           ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|inst8~1                           ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|inst8~1                           ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst8|inst8~0                           ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst8|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst8|inst8~1                           ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst8|inst8~1                           ; combout          ;
; |ula_32bit|shifter:inst1|inst18[26]~11                                     ; |ula_32bit|shifter:inst1|inst18[26]~11                                     ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|inst8~0                           ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|inst8~1                           ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|inst8~1                           ; combout          ;
; |ula_32bit|shifter:inst1|inst18[27]~12                                     ; |ula_32bit|shifter:inst1|inst18[27]~12                                     ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|inst8~0                           ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|inst8~1                           ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|inst8~1                           ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst5|inst8~0                           ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst5|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst5|inst8~1                           ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst5|inst8~1                           ; combout          ;
; |ula_32bit|shifter:inst1|inst18[25]~13                                     ; |ula_32bit|shifter:inst1|inst18[25]~13                                     ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|inst8~0                           ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|inst8~1                           ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|inst8~1                           ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|inst8~0                           ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|inst8~1                           ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|inst8~1                           ; combout          ;
; |ula_32bit|shifter:inst1|inst18[22]~15                                     ; |ula_32bit|shifter:inst1|inst18[22]~15                                     ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|inst8~0                           ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|inst8~1                           ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|inst8~1                           ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst6|inst8~0                           ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst6|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst6|inst8~1                           ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst6|inst8~1                           ; combout          ;
; |ula_32bit|shifter:inst1|inst18[24]~16                                     ; |ula_32bit|shifter:inst1|inst18[24]~16                                     ; combout          ;
; |ula_32bit|shifter:inst1|inst18[24]~17                                     ; |ula_32bit|shifter:inst1|inst18[24]~17                                     ; combout          ;
; |ula_32bit|shifter:inst1|inst18[23]~18                                     ; |ula_32bit|shifter:inst1|inst18[23]~18                                     ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|inst8~0                           ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|inst8~1                           ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|inst8~1                           ; combout          ;
; |ula_32bit|shifter:inst1|inst18[23]~19                                     ; |ula_32bit|shifter:inst1|inst18[23]~19                                     ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst2|inst8~0                           ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst2|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst   ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst2|inst8~1                           ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst2|inst8~1                           ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|inst8~0                           ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|inst8~1                           ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|inst8~1                           ; combout          ;
; |ula_32bit|shifter:inst1|inst18[21]~21                                     ; |ula_32bit|shifter:inst1|inst18[21]~21                                     ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|inst8~0                           ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|inst8~1                           ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|inst8~1                           ; combout          ;
; |ula_32bit|shifter:inst1|inst18[18]~23                                     ; |ula_32bit|shifter:inst1|inst18[18]~23                                     ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|inst8~0                            ; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|inst8~0                            ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|inst8~1                            ; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|inst8~1                            ; combout          ;
; |ula_32bit|shifter:inst1|inst18[15]~25                                     ; |ula_32bit|shifter:inst1|inst18[15]~25                                     ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst|inst8~0                             ; |ula_32bit|ula_8bit:inst|ula_1bit:inst|inst8~0                             ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst     ; |ula_32bit|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst     ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst|inst8~1                             ; |ula_32bit|ula_8bit:inst|ula_1bit:inst|inst8~1                             ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst|inst8~0                            ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst|inst8~0                            ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst|full_adder_1bit_ula:inst10|inst    ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst|full_adder_1bit_ula:inst10|inst    ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst|inst8~1                            ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst|inst8~1                            ; combout          ;
; |ula_32bit|shifter:inst1|inst18[12]~27                                     ; |ula_32bit|shifter:inst1|inst18[12]~27                                     ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|inst8~0                            ; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|inst8~0                            ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|inst8~1                            ; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|inst8~1                            ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst5|inst8~0                           ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst5|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst5|inst8~1                           ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst5|inst8~1                           ; combout          ;
; |ula_32bit|shifter:inst1|inst18[9]~29                                      ; |ula_32bit|shifter:inst1|inst18[9]~29                                      ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst6|inst8~0                            ; |ula_32bit|ula_8bit:inst|ula_1bit:inst6|inst8~0                            ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst6|inst8~1                            ; |ula_32bit|ula_8bit:inst|ula_1bit:inst6|inst8~1                            ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst6|inst8~0                           ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst6|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst   ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst6|inst8~1                           ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst6|inst8~1                           ; combout          ;
; |ula_32bit|shifter:inst1|inst18[8]~31                                      ; |ula_32bit|shifter:inst1|inst18[8]~31                                      ; combout          ;
; |ula_32bit|shifter:inst1|inst18[7]                                         ; |ula_32bit|shifter:inst1|inst18[7]                                         ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|inst2                              ; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|inst2                              ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|inst8~0                            ; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|inst8~0                            ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|inst8~1                            ; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|inst8~1                            ; combout          ;
; |ula_32bit|shifter:inst1|inst18[4]                                         ; |ula_32bit|shifter:inst1|inst18[4]                                         ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst8|inst                               ; |ula_32bit|ula_8bit:inst|ula_1bit:inst8|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst8|inst8~0                            ; |ula_32bit|ula_8bit:inst|ula_1bit:inst8|inst8~0                            ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst8|inst8~1                            ; |ula_32bit|ula_8bit:inst|ula_1bit:inst8|inst8~1                            ; combout          ;
; |ula_32bit|shifter:inst1|inst18[1]                                         ; |ula_32bit|shifter:inst1|inst18[1]                                         ; combout          ;
; |ula_32bit|shifter:inst1|inst18[0]                                         ; |ula_32bit|shifter:inst1|inst18[0]                                         ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|inst8~0                            ; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|inst8~0                            ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst    ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|inst8~1                            ; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|inst8~1                            ; combout          ;
; |ula_32bit|shifter:inst1|inst18[3]                                         ; |ula_32bit|shifter:inst1|inst18[3]                                         ; combout          ;
; |ula_32bit|shifter:inst1|inst18[2]                                         ; |ula_32bit|shifter:inst1|inst18[2]                                         ; combout          ;
; |ula_32bit|shifter:inst1|inst9~0                                           ; |ula_32bit|shifter:inst1|inst9~0                                           ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|inst8~0                            ; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|inst8~0                            ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|inst8~1                            ; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|inst8~1                            ; combout          ;
; |ula_32bit|shifter:inst1|inst18[6]                                         ; |ula_32bit|shifter:inst1|inst18[6]                                         ; combout          ;
; |ula_32bit|shifter:inst1|inst18[5]                                         ; |ula_32bit|shifter:inst1|inst18[5]                                         ; combout          ;
; |ula_32bit|shifter:inst1|inst9~1                                           ; |ula_32bit|shifter:inst1|inst9~1                                           ; combout          ;
; |ula_32bit|shifter:inst1|inst9~2                                           ; |ula_32bit|shifter:inst1|inst9~2                                           ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst7|inst8~0                           ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst7|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst7|inst8~1                           ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst7|inst8~1                           ; combout          ;
; |ula_32bit|shifter:inst1|inst18[10]~33                                     ; |ula_32bit|shifter:inst1|inst18[10]~33                                     ; combout          ;
; |ula_32bit|shifter:inst1|inst18[11]~35                                     ; |ula_32bit|shifter:inst1|inst18[11]~35                                     ; combout          ;
; |ula_32bit|shifter:inst1|inst9~3                                           ; |ula_32bit|shifter:inst1|inst9~3                                           ; combout          ;
; |ula_32bit|shifter:inst1|inst18[13]~37                                     ; |ula_32bit|shifter:inst1|inst18[13]~37                                     ; combout          ;
; |ula_32bit|shifter:inst1|inst18[14]~38                                     ; |ula_32bit|shifter:inst1|inst18[14]~38                                     ; combout          ;
; |ula_32bit|shifter:inst1|inst18[14]~39                                     ; |ula_32bit|shifter:inst1|inst18[14]~39                                     ; combout          ;
; |ula_32bit|shifter:inst1|inst9~4                                           ; |ula_32bit|shifter:inst1|inst9~4                                           ; combout          ;
; |ula_32bit|shifter:inst1|inst18[16]~41                                     ; |ula_32bit|shifter:inst1|inst18[16]~41                                     ; combout          ;
; |ula_32bit|shifter:inst1|inst18[17]~43                                     ; |ula_32bit|shifter:inst1|inst18[17]~43                                     ; combout          ;
; |ula_32bit|shifter:inst1|inst9~5                                           ; |ula_32bit|shifter:inst1|inst9~5                                           ; combout          ;
; |ula_32bit|shifter:inst1|inst18[19]~44                                     ; |ula_32bit|shifter:inst1|inst18[19]~44                                     ; combout          ;
; |ula_32bit|shifter:inst1|inst18[19]~45                                     ; |ula_32bit|shifter:inst1|inst18[19]~45                                     ; combout          ;
; |ula_32bit|shifter:inst1|inst18[20]~47                                     ; |ula_32bit|shifter:inst1|inst18[20]~47                                     ; combout          ;
; |ula_32bit|shifter:inst1|inst9~6                                           ; |ula_32bit|shifter:inst1|inst9~6                                           ; combout          ;
; |ula_32bit|shifter:inst1|inst9~7                                           ; |ula_32bit|shifter:inst1|inst9~7                                           ; combout          ;
; |ula_32bit|shifter:inst1|inst9~8                                           ; |ula_32bit|shifter:inst1|inst9~8                                           ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst2|inst8~0                           ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst2|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst2|inst8~1                           ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst2|inst8~1                           ; combout          ;
; |ula_32bit|shifter:inst1|inst9~9                                           ; |ula_32bit|shifter:inst1|inst9~9                                           ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst4|inst8~0                           ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst4|inst8~0                           ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst4|inst8~1                           ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst4|inst8~1                           ; combout          ;
; |ula_32bit|shifter:inst1|inst18[30]~48                                     ; |ula_32bit|shifter:inst1|inst18[30]~48                                     ; combout          ;
; |ula_32bit|shifter:inst1|inst18[30]                                        ; |ula_32bit|shifter:inst1|inst18[30]                                        ; combout          ;
; |ula_32bit|shifter:inst1|inst18[29]~50                                     ; |ula_32bit|shifter:inst1|inst18[29]~50                                     ; combout          ;
; |ula_32bit|shifter:inst1|inst18[29]~51                                     ; |ula_32bit|shifter:inst1|inst18[29]~51                                     ; combout          ;
; |ula_32bit|shifter:inst1|inst9~10                                          ; |ula_32bit|shifter:inst1|inst9~10                                          ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~7 ; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~7 ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst    ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst    ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst    ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst   ; combout          ;
; |ula_32bit|shifter:inst1|inst18[26]~52                                     ; |ula_32bit|shifter:inst1|inst18[26]~52                                     ; combout          ;
; |ula_32bit|shifter:inst1|inst18[27]~53                                     ; |ula_32bit|shifter:inst1|inst18[27]~53                                     ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst   ; combout          ;
; |ula_32bit|shifter:inst1|inst18[25]~54                                     ; |ula_32bit|shifter:inst1|inst18[25]~54                                     ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst   ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst   ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst    ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst    ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst   ; combout          ;
; |ula_32bit|shifter:inst1|inst18[28]~55                                     ; |ula_32bit|shifter:inst1|inst18[28]~55                                     ; combout          ;
; |ula_32bit|Z                                                               ; |ula_32bit|Z                                                               ; padio            ;
; |ula_32bit|C[31]                                                           ; |ula_32bit|C[31]                                                           ; padio            ;
; |ula_32bit|C[30]                                                           ; |ula_32bit|C[30]                                                           ; padio            ;
; |ula_32bit|C[29]                                                           ; |ula_32bit|C[29]                                                           ; padio            ;
; |ula_32bit|C[28]                                                           ; |ula_32bit|C[28]                                                           ; padio            ;
; |ula_32bit|C[27]                                                           ; |ula_32bit|C[27]                                                           ; padio            ;
; |ula_32bit|C[26]                                                           ; |ula_32bit|C[26]                                                           ; padio            ;
; |ula_32bit|C[25]                                                           ; |ula_32bit|C[25]                                                           ; padio            ;
; |ula_32bit|C[24]                                                           ; |ula_32bit|C[24]                                                           ; padio            ;
; |ula_32bit|C[23]                                                           ; |ula_32bit|C[23]                                                           ; padio            ;
; |ula_32bit|C[22]                                                           ; |ula_32bit|C[22]                                                           ; padio            ;
; |ula_32bit|C[21]                                                           ; |ula_32bit|C[21]                                                           ; padio            ;
; |ula_32bit|C[20]                                                           ; |ula_32bit|C[20]                                                           ; padio            ;
; |ula_32bit|C[19]                                                           ; |ula_32bit|C[19]                                                           ; padio            ;
; |ula_32bit|C[18]                                                           ; |ula_32bit|C[18]                                                           ; padio            ;
; |ula_32bit|C[17]                                                           ; |ula_32bit|C[17]                                                           ; padio            ;
; |ula_32bit|C[16]                                                           ; |ula_32bit|C[16]                                                           ; padio            ;
; |ula_32bit|C[15]                                                           ; |ula_32bit|C[15]                                                           ; padio            ;
; |ula_32bit|C[14]                                                           ; |ula_32bit|C[14]                                                           ; padio            ;
; |ula_32bit|C[13]                                                           ; |ula_32bit|C[13]                                                           ; padio            ;
; |ula_32bit|C[12]                                                           ; |ula_32bit|C[12]                                                           ; padio            ;
; |ula_32bit|C[11]                                                           ; |ula_32bit|C[11]                                                           ; padio            ;
; |ula_32bit|C[10]                                                           ; |ula_32bit|C[10]                                                           ; padio            ;
; |ula_32bit|C[9]                                                            ; |ula_32bit|C[9]                                                            ; padio            ;
; |ula_32bit|C[8]                                                            ; |ula_32bit|C[8]                                                            ; padio            ;
; |ula_32bit|C[7]                                                            ; |ula_32bit|C[7]                                                            ; padio            ;
; |ula_32bit|C[6]                                                            ; |ula_32bit|C[6]                                                            ; padio            ;
; |ula_32bit|C[5]                                                            ; |ula_32bit|C[5]                                                            ; padio            ;
; |ula_32bit|C[4]                                                            ; |ula_32bit|C[4]                                                            ; padio            ;
; |ula_32bit|C[3]                                                            ; |ula_32bit|C[3]                                                            ; padio            ;
; |ula_32bit|C[2]                                                            ; |ula_32bit|C[2]                                                            ; padio            ;
; |ula_32bit|C[1]                                                            ; |ula_32bit|C[1]                                                            ; padio            ;
; |ula_32bit|C[0]                                                            ; |ula_32bit|C[0]                                                            ; padio            ;
; |ula_32bit|MIR[17]                                                         ; |ula_32bit|MIR[17]~corein                                                  ; combout          ;
; |ula_32bit|MIR[19]                                                         ; |ula_32bit|MIR[19]~corein                                                  ; combout          ;
; |ula_32bit|MIR[18]                                                         ; |ula_32bit|MIR[18]~corein                                                  ; combout          ;
; |ula_32bit|A[3]                                                            ; |ula_32bit|A[3]~corein                                                     ; combout          ;
; |ula_32bit|B[3]                                                            ; |ula_32bit|B[3]~corein                                                     ; combout          ;
; |ula_32bit|A[2]                                                            ; |ula_32bit|A[2]~corein                                                     ; combout          ;
; |ula_32bit|A[1]                                                            ; |ula_32bit|A[1]~corein                                                     ; combout          ;
; |ula_32bit|B[1]                                                            ; |ula_32bit|B[1]~corein                                                     ; combout          ;
; |ula_32bit|A[0]                                                            ; |ula_32bit|A[0]~corein                                                     ; combout          ;
; |ula_32bit|B[0]                                                            ; |ula_32bit|B[0]~corein                                                     ; combout          ;
; |ula_32bit|MIR[16]                                                         ; |ula_32bit|MIR[16]~corein                                                  ; combout          ;
; |ula_32bit|B[2]                                                            ; |ula_32bit|B[2]~corein                                                     ; combout          ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                     ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; Node Name                                                                   ; Output Port Name                                                            ; Output Port Type ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|decoder2_4:inst6|inst2~0            ; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|decoder2_4:inst6|inst2~0            ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst3|inst                               ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst3|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst4|inst                               ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst4|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst2|inst                               ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst2|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|inst                                ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|inst                                ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst8|inst                               ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst8|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst2   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst2   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst3~0 ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst3~0 ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst2   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst2   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst3~0 ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst3~0 ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|inst                               ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|inst3                              ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|inst3                              ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst2   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst2   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|inst                               ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|inst                               ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|inst                                ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|inst                                ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|inst                               ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst2   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst2   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst5|inst                               ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst5|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst6|inst                               ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst6|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|inst                               ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst7|inst                               ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst7|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|inst                               ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst5|inst                               ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst5|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst6|inst                               ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst6|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|inst                                ; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|inst                                ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst3~0  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst3~0  ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst2    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst2    ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|inst                                ; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|inst                                ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|inst3                               ; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|inst3                               ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst2    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst2    ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst3~0  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst3~0  ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst|inst                                 ; |ula_32bit|ula_8bit:inst|ula_1bit:inst|inst                                 ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~0  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~0  ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst3~0  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst3~0  ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~4  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~4  ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~6  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~6  ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4     ; |ula_32bit|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4     ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4~0  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4~0  ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4~1  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4~1  ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4~2  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4~2  ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~0 ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~0 ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~1 ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~1 ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~2 ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~2 ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~3 ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~3 ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst3~0 ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst3~0 ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst3~1 ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst3~1 ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~0 ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~0 ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~1 ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~1 ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4    ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4    ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst3~0 ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst3~0 ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst3   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst3   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~2 ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~2 ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~3 ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~3 ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|inst                               ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~3  ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~3  ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~4  ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~4  ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst5    ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst5    ; combout          ;
; |ula_32bit|shifter:inst1|inst18[23]~10                                      ; |ula_32bit|shifter:inst1|inst18[23]~10                                      ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|inst                               ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst5   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst5   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|inst                               ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst5   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst5   ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|inst                               ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst2|inst                               ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst2|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst|inst                                ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst|inst                                ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4    ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4    ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|shifter:inst1|inst18[22]~14                                      ; |ula_32bit|shifter:inst1|inst18[22]~14                                      ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst5   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst5   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|inst                               ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst5   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst5   ; combout          ;
; |ula_32bit|shifter:inst1|inst18[21]~20                                      ; |ula_32bit|shifter:inst1|inst18[21]~20                                      ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst5   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst5   ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst5   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst5   ; combout          ;
; |ula_32bit|shifter:inst1|inst18[18]~22                                      ; |ula_32bit|shifter:inst1|inst18[18]~22                                      ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst3    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst3    ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4    ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst5    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst5    ; combout          ;
; |ula_32bit|shifter:inst1|inst18[15]~24                                      ; |ula_32bit|shifter:inst1|inst18[15]~24                                      ; combout          ;
; |ula_32bit|shifter:inst1|inst18[12]~26                                      ; |ula_32bit|shifter:inst1|inst18[12]~26                                      ; combout          ;
; |ula_32bit|shifter:inst1|inst18[9]~28                                       ; |ula_32bit|shifter:inst1|inst18[9]~28                                       ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst5    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst5    ; combout          ;
; |ula_32bit|shifter:inst1|inst18[8]~30                                       ; |ula_32bit|shifter:inst1|inst18[8]~30                                       ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst5    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst5    ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4    ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|inst                                ; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|inst                                ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4    ; combout          ;
; |ula_32bit|shifter:inst1|inst18[10]~32                                      ; |ula_32bit|shifter:inst1|inst18[10]~32                                      ; combout          ;
; |ula_32bit|shifter:inst1|inst18[11]~34                                      ; |ula_32bit|shifter:inst1|inst18[11]~34                                      ; combout          ;
; |ula_32bit|shifter:inst1|inst18[13]~36                                      ; |ula_32bit|shifter:inst1|inst18[13]~36                                      ; combout          ;
; |ula_32bit|shifter:inst1|inst18[16]~40                                      ; |ula_32bit|shifter:inst1|inst18[16]~40                                      ; combout          ;
; |ula_32bit|shifter:inst1|inst18[17]~42                                      ; |ula_32bit|shifter:inst1|inst18[17]~42                                      ; combout          ;
; |ula_32bit|shifter:inst1|inst18[20]~46                                      ; |ula_32bit|shifter:inst1|inst18[20]~46                                      ; combout          ;
; |ula_32bit|shifter:inst1|inst18[29]~49                                      ; |ula_32bit|shifter:inst1|inst18[29]~49                                      ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst2    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst2    ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~5  ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~5  ; combout          ;
; |ula_32bit|COUT                                                             ; |ula_32bit|COUT                                                             ; padio            ;
; |ula_32bit|N                                                                ; |ula_32bit|N                                                                ; padio            ;
; |ula_32bit|MIR[21]                                                          ; |ula_32bit|MIR[21]~corein                                                   ; combout          ;
; |ula_32bit|A[31]                                                            ; |ula_32bit|A[31]~corein                                                     ; combout          ;
; |ula_32bit|B[31]                                                            ; |ula_32bit|B[31]~corein                                                     ; combout          ;
; |ula_32bit|A[30]                                                            ; |ula_32bit|A[30]~corein                                                     ; combout          ;
; |ula_32bit|B[30]                                                            ; |ula_32bit|B[30]~corein                                                     ; combout          ;
; |ula_32bit|A[29]                                                            ; |ula_32bit|A[29]~corein                                                     ; combout          ;
; |ula_32bit|B[29]                                                            ; |ula_32bit|B[29]~corein                                                     ; combout          ;
; |ula_32bit|B[28]                                                            ; |ula_32bit|B[28]~corein                                                     ; combout          ;
; |ula_32bit|A[28]                                                            ; |ula_32bit|A[28]~corein                                                     ; combout          ;
; |ula_32bit|A[26]                                                            ; |ula_32bit|A[26]~corein                                                     ; combout          ;
; |ula_32bit|B[26]                                                            ; |ula_32bit|B[26]~corein                                                     ; combout          ;
; |ula_32bit|A[25]                                                            ; |ula_32bit|A[25]~corein                                                     ; combout          ;
; |ula_32bit|B[25]                                                            ; |ula_32bit|B[25]~corein                                                     ; combout          ;
; |ula_32bit|A[24]                                                            ; |ula_32bit|A[24]~corein                                                     ; combout          ;
; |ula_32bit|B[24]                                                            ; |ula_32bit|B[24]~corein                                                     ; combout          ;
; |ula_32bit|B[23]                                                            ; |ula_32bit|B[23]~corein                                                     ; combout          ;
; |ula_32bit|A[23]                                                            ; |ula_32bit|A[23]~corein                                                     ; combout          ;
; |ula_32bit|A[22]                                                            ; |ula_32bit|A[22]~corein                                                     ; combout          ;
; |ula_32bit|B[22]                                                            ; |ula_32bit|B[22]~corein                                                     ; combout          ;
; |ula_32bit|A[21]                                                            ; |ula_32bit|A[21]~corein                                                     ; combout          ;
; |ula_32bit|B[21]                                                            ; |ula_32bit|B[21]~corein                                                     ; combout          ;
; |ula_32bit|A[20]                                                            ; |ula_32bit|A[20]~corein                                                     ; combout          ;
; |ula_32bit|B[20]                                                            ; |ula_32bit|B[20]~corein                                                     ; combout          ;
; |ula_32bit|A[19]                                                            ; |ula_32bit|A[19]~corein                                                     ; combout          ;
; |ula_32bit|B[19]                                                            ; |ula_32bit|B[19]~corein                                                     ; combout          ;
; |ula_32bit|A[18]                                                            ; |ula_32bit|A[18]~corein                                                     ; combout          ;
; |ula_32bit|B[18]                                                            ; |ula_32bit|B[18]~corein                                                     ; combout          ;
; |ula_32bit|A[17]                                                            ; |ula_32bit|A[17]~corein                                                     ; combout          ;
; |ula_32bit|B[17]                                                            ; |ula_32bit|B[17]~corein                                                     ; combout          ;
; |ula_32bit|A[16]                                                            ; |ula_32bit|A[16]~corein                                                     ; combout          ;
; |ula_32bit|B[16]                                                            ; |ula_32bit|B[16]~corein                                                     ; combout          ;
; |ula_32bit|A[15]                                                            ; |ula_32bit|A[15]~corein                                                     ; combout          ;
; |ula_32bit|B[15]                                                            ; |ula_32bit|B[15]~corein                                                     ; combout          ;
; |ula_32bit|A[14]                                                            ; |ula_32bit|A[14]~corein                                                     ; combout          ;
; |ula_32bit|A[13]                                                            ; |ula_32bit|A[13]~corein                                                     ; combout          ;
; |ula_32bit|B[13]                                                            ; |ula_32bit|B[13]~corein                                                     ; combout          ;
; |ula_32bit|A[12]                                                            ; |ula_32bit|A[12]~corein                                                     ; combout          ;
; |ula_32bit|B[12]                                                            ; |ula_32bit|B[12]~corein                                                     ; combout          ;
; |ula_32bit|A[11]                                                            ; |ula_32bit|A[11]~corein                                                     ; combout          ;
; |ula_32bit|B[11]                                                            ; |ula_32bit|B[11]~corein                                                     ; combout          ;
; |ula_32bit|A[10]                                                            ; |ula_32bit|A[10]~corein                                                     ; combout          ;
; |ula_32bit|B[10]                                                            ; |ula_32bit|B[10]~corein                                                     ; combout          ;
; |ula_32bit|A[9]                                                             ; |ula_32bit|A[9]~corein                                                      ; combout          ;
; |ula_32bit|B[9]                                                             ; |ula_32bit|B[9]~corein                                                      ; combout          ;
; |ula_32bit|A[8]                                                             ; |ula_32bit|A[8]~corein                                                      ; combout          ;
; |ula_32bit|B[8]                                                             ; |ula_32bit|B[8]~corein                                                      ; combout          ;
; |ula_32bit|A[7]                                                             ; |ula_32bit|A[7]~corein                                                      ; combout          ;
; |ula_32bit|B[7]                                                             ; |ula_32bit|B[7]~corein                                                      ; combout          ;
; |ula_32bit|A[6]                                                             ; |ula_32bit|A[6]~corein                                                      ; combout          ;
; |ula_32bit|B[6]                                                             ; |ula_32bit|B[6]~corein                                                      ; combout          ;
; |ula_32bit|B[5]                                                             ; |ula_32bit|B[5]~corein                                                      ; combout          ;
; |ula_32bit|A[5]                                                             ; |ula_32bit|A[5]~corein                                                      ; combout          ;
; |ula_32bit|A[4]                                                             ; |ula_32bit|A[4]~corein                                                      ; combout          ;
; |ula_32bit|B[4]                                                             ; |ula_32bit|B[4]~corein                                                      ; combout          ;
; |ula_32bit|B[14]                                                            ; |ula_32bit|B[14]~corein                                                     ; combout          ;
; |ula_32bit|A[27]                                                            ; |ula_32bit|A[27]~corein                                                     ; combout          ;
; |ula_32bit|B[27]                                                            ; |ula_32bit|B[27]~corein                                                     ; combout          ;
; |ula_32bit|MIR[22]                                                          ; |ula_32bit|MIR[22]~corein                                                   ; combout          ;
; |ula_32bit|MIR[23]                                                          ; |ula_32bit|MIR[23]~corein                                                   ; combout          ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                     ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; Node Name                                                                   ; Output Port Name                                                            ; Output Port Type ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|decoder2_4:inst6|inst2~0            ; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|decoder2_4:inst6|inst2~0            ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst3|inst                               ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst3|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst4|inst                               ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst4|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst2|inst                               ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst2|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|inst                                ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|inst                                ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst8|inst                               ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst8|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst2   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst2   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst3~0 ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst3~0 ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst2   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst2   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst3~0 ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst3~0 ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|inst                               ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|inst3                              ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|inst3                              ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst2   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst2   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|inst                               ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|inst                               ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|inst                                ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|inst                                ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|inst                               ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst2   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst2   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst5|inst                               ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst5|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst6|inst                               ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst6|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|inst                               ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst7|inst                               ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst7|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|inst                               ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst5|inst                               ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst5|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst6|inst                               ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst6|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|inst                                ; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|inst                                ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst3~0  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst3~0  ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst2    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst2    ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|inst                                ; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|inst                                ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|inst3                               ; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|inst3                               ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst2    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst2    ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst3~0  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst3~0  ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst|inst                                 ; |ula_32bit|ula_8bit:inst|ula_1bit:inst|inst                                 ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~0  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~0  ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst3~0  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst3~0  ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~4  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~4  ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~6  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~6  ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4     ; |ula_32bit|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4     ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4~0  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4~0  ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4~1  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4~1  ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4~2  ; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4~2  ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~0 ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~0 ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~1 ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~1 ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~2 ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~2 ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~3 ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~3 ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst3~0 ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst3~0 ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst3~1 ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst3~1 ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~0 ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~0 ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~1 ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~1 ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4    ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4    ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst3~0 ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst3~0 ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst3   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst3   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~2 ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~2 ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~3 ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~3 ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|inst                               ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~3  ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~3  ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~4  ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~4  ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst5    ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst5    ; combout          ;
; |ula_32bit|shifter:inst1|inst18[23]~10                                      ; |ula_32bit|shifter:inst1|inst18[23]~10                                      ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|inst                               ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst8|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst5   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst5   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|inst                               ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst5   ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst5   ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|inst                               ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst4|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst2|inst                               ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst2|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst|inst                                ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst|inst                                ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4    ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4    ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|shifter:inst1|inst18[22]~14                                      ; |ula_32bit|shifter:inst1|inst18[22]~14                                      ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst5   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst5   ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|inst                               ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst6|inst                               ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4   ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst5   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst5   ; combout          ;
; |ula_32bit|shifter:inst1|inst18[21]~20                                      ; |ula_32bit|shifter:inst1|inst18[21]~20                                      ; combout          ;
; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst5   ; |ula_32bit|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst5   ; combout          ;
; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst5   ; |ula_32bit|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst5   ; combout          ;
; |ula_32bit|shifter:inst1|inst18[18]~22                                      ; |ula_32bit|shifter:inst1|inst18[18]~22                                      ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst3    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst3    ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4    ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst5    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst5    ; combout          ;
; |ula_32bit|shifter:inst1|inst18[15]~24                                      ; |ula_32bit|shifter:inst1|inst18[15]~24                                      ; combout          ;
; |ula_32bit|shifter:inst1|inst18[12]~26                                      ; |ula_32bit|shifter:inst1|inst18[12]~26                                      ; combout          ;
; |ula_32bit|shifter:inst1|inst18[9]~28                                       ; |ula_32bit|shifter:inst1|inst18[9]~28                                       ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst5    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst5    ; combout          ;
; |ula_32bit|shifter:inst1|inst18[8]~30                                       ; |ula_32bit|shifter:inst1|inst18[8]~30                                       ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst5    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst5    ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4    ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|inst                                ; |ula_32bit|ula_8bit:inst|ula_1bit:inst4|inst                                ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4    ; combout          ;
; |ula_32bit|shifter:inst1|inst18[10]~32                                      ; |ula_32bit|shifter:inst1|inst18[10]~32                                      ; combout          ;
; |ula_32bit|shifter:inst1|inst18[11]~34                                      ; |ula_32bit|shifter:inst1|inst18[11]~34                                      ; combout          ;
; |ula_32bit|shifter:inst1|inst18[13]~36                                      ; |ula_32bit|shifter:inst1|inst18[13]~36                                      ; combout          ;
; |ula_32bit|shifter:inst1|inst18[16]~40                                      ; |ula_32bit|shifter:inst1|inst18[16]~40                                      ; combout          ;
; |ula_32bit|shifter:inst1|inst18[17]~42                                      ; |ula_32bit|shifter:inst1|inst18[17]~42                                      ; combout          ;
; |ula_32bit|shifter:inst1|inst18[20]~46                                      ; |ula_32bit|shifter:inst1|inst18[20]~46                                      ; combout          ;
; |ula_32bit|shifter:inst1|inst18[29]~49                                      ; |ula_32bit|shifter:inst1|inst18[29]~49                                      ; combout          ;
; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst2    ; |ula_32bit|ula_8bit:inst|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst2    ; combout          ;
; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~5  ; |ula_32bit|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~5  ; combout          ;
; |ula_32bit|COUT                                                             ; |ula_32bit|COUT                                                             ; padio            ;
; |ula_32bit|N                                                                ; |ula_32bit|N                                                                ; padio            ;
; |ula_32bit|MIR[21]                                                          ; |ula_32bit|MIR[21]~corein                                                   ; combout          ;
; |ula_32bit|MIR[20]                                                          ; |ula_32bit|MIR[20]~corein                                                   ; combout          ;
; |ula_32bit|A[31]                                                            ; |ula_32bit|A[31]~corein                                                     ; combout          ;
; |ula_32bit|B[31]                                                            ; |ula_32bit|B[31]~corein                                                     ; combout          ;
; |ula_32bit|A[30]                                                            ; |ula_32bit|A[30]~corein                                                     ; combout          ;
; |ula_32bit|B[30]                                                            ; |ula_32bit|B[30]~corein                                                     ; combout          ;
; |ula_32bit|A[29]                                                            ; |ula_32bit|A[29]~corein                                                     ; combout          ;
; |ula_32bit|B[29]                                                            ; |ula_32bit|B[29]~corein                                                     ; combout          ;
; |ula_32bit|B[28]                                                            ; |ula_32bit|B[28]~corein                                                     ; combout          ;
; |ula_32bit|A[28]                                                            ; |ula_32bit|A[28]~corein                                                     ; combout          ;
; |ula_32bit|A[26]                                                            ; |ula_32bit|A[26]~corein                                                     ; combout          ;
; |ula_32bit|B[26]                                                            ; |ula_32bit|B[26]~corein                                                     ; combout          ;
; |ula_32bit|A[25]                                                            ; |ula_32bit|A[25]~corein                                                     ; combout          ;
; |ula_32bit|B[25]                                                            ; |ula_32bit|B[25]~corein                                                     ; combout          ;
; |ula_32bit|A[24]                                                            ; |ula_32bit|A[24]~corein                                                     ; combout          ;
; |ula_32bit|B[24]                                                            ; |ula_32bit|B[24]~corein                                                     ; combout          ;
; |ula_32bit|B[23]                                                            ; |ula_32bit|B[23]~corein                                                     ; combout          ;
; |ula_32bit|A[23]                                                            ; |ula_32bit|A[23]~corein                                                     ; combout          ;
; |ula_32bit|A[22]                                                            ; |ula_32bit|A[22]~corein                                                     ; combout          ;
; |ula_32bit|B[22]                                                            ; |ula_32bit|B[22]~corein                                                     ; combout          ;
; |ula_32bit|A[21]                                                            ; |ula_32bit|A[21]~corein                                                     ; combout          ;
; |ula_32bit|B[21]                                                            ; |ula_32bit|B[21]~corein                                                     ; combout          ;
; |ula_32bit|A[20]                                                            ; |ula_32bit|A[20]~corein                                                     ; combout          ;
; |ula_32bit|B[20]                                                            ; |ula_32bit|B[20]~corein                                                     ; combout          ;
; |ula_32bit|A[19]                                                            ; |ula_32bit|A[19]~corein                                                     ; combout          ;
; |ula_32bit|B[19]                                                            ; |ula_32bit|B[19]~corein                                                     ; combout          ;
; |ula_32bit|A[18]                                                            ; |ula_32bit|A[18]~corein                                                     ; combout          ;
; |ula_32bit|B[18]                                                            ; |ula_32bit|B[18]~corein                                                     ; combout          ;
; |ula_32bit|A[17]                                                            ; |ula_32bit|A[17]~corein                                                     ; combout          ;
; |ula_32bit|B[17]                                                            ; |ula_32bit|B[17]~corein                                                     ; combout          ;
; |ula_32bit|A[16]                                                            ; |ula_32bit|A[16]~corein                                                     ; combout          ;
; |ula_32bit|B[16]                                                            ; |ula_32bit|B[16]~corein                                                     ; combout          ;
; |ula_32bit|A[15]                                                            ; |ula_32bit|A[15]~corein                                                     ; combout          ;
; |ula_32bit|B[15]                                                            ; |ula_32bit|B[15]~corein                                                     ; combout          ;
; |ula_32bit|A[14]                                                            ; |ula_32bit|A[14]~corein                                                     ; combout          ;
; |ula_32bit|A[13]                                                            ; |ula_32bit|A[13]~corein                                                     ; combout          ;
; |ula_32bit|B[13]                                                            ; |ula_32bit|B[13]~corein                                                     ; combout          ;
; |ula_32bit|A[12]                                                            ; |ula_32bit|A[12]~corein                                                     ; combout          ;
; |ula_32bit|B[12]                                                            ; |ula_32bit|B[12]~corein                                                     ; combout          ;
; |ula_32bit|A[11]                                                            ; |ula_32bit|A[11]~corein                                                     ; combout          ;
; |ula_32bit|B[11]                                                            ; |ula_32bit|B[11]~corein                                                     ; combout          ;
; |ula_32bit|A[10]                                                            ; |ula_32bit|A[10]~corein                                                     ; combout          ;
; |ula_32bit|B[10]                                                            ; |ula_32bit|B[10]~corein                                                     ; combout          ;
; |ula_32bit|A[9]                                                             ; |ula_32bit|A[9]~corein                                                      ; combout          ;
; |ula_32bit|B[9]                                                             ; |ula_32bit|B[9]~corein                                                      ; combout          ;
; |ula_32bit|A[8]                                                             ; |ula_32bit|A[8]~corein                                                      ; combout          ;
; |ula_32bit|B[8]                                                             ; |ula_32bit|B[8]~corein                                                      ; combout          ;
; |ula_32bit|A[7]                                                             ; |ula_32bit|A[7]~corein                                                      ; combout          ;
; |ula_32bit|B[7]                                                             ; |ula_32bit|B[7]~corein                                                      ; combout          ;
; |ula_32bit|A[6]                                                             ; |ula_32bit|A[6]~corein                                                      ; combout          ;
; |ula_32bit|B[6]                                                             ; |ula_32bit|B[6]~corein                                                      ; combout          ;
; |ula_32bit|B[5]                                                             ; |ula_32bit|B[5]~corein                                                      ; combout          ;
; |ula_32bit|A[5]                                                             ; |ula_32bit|A[5]~corein                                                      ; combout          ;
; |ula_32bit|A[4]                                                             ; |ula_32bit|A[4]~corein                                                      ; combout          ;
; |ula_32bit|B[4]                                                             ; |ula_32bit|B[4]~corein                                                      ; combout          ;
; |ula_32bit|B[14]                                                            ; |ula_32bit|B[14]~corein                                                     ; combout          ;
; |ula_32bit|A[27]                                                            ; |ula_32bit|A[27]~corein                                                     ; combout          ;
; |ula_32bit|B[27]                                                            ; |ula_32bit|B[27]~corein                                                     ; combout          ;
; |ula_32bit|MIR[22]                                                          ; |ula_32bit|MIR[22]~corein                                                   ; combout          ;
; |ula_32bit|MIR[23]                                                          ; |ula_32bit|MIR[23]~corein                                                   ; combout          ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sat Aug 03 13:45:29 2024
Info: Command: quartus_sim --simulation_results_format=VWF MIC1 -c MIC1
Info (324025): Using vector source file "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      56.00 %
Info (328052): Number of transitions in simulation is 2401
Info (324045): Vector file MIC1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4474 megabytes
    Info: Processing ended: Sat Aug 03 13:45:29 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


