|eth_udp_loop
sys_rst_n => sys_rst_n.IN3
eth_rxc => eth_rxc.IN1
eth_rx_ctl => eth_rx_ctl.IN1
eth_rxd[0] => eth_rxd[0].IN1
eth_rxd[1] => eth_rxd[1].IN1
eth_rxd[2] => eth_rxd[2].IN1
eth_rxd[3] => eth_rxd[3].IN1
eth_txc <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_txc
eth_tx_ctl <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_tx_ctl
eth_txd[0] <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_txd
eth_txd[1] <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_txd
eth_txd[2] <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_txd
eth_txd[3] <= gmii_to_rgmii:u_gmii_to_rgmii.rgmii_txd
eth_rst_n <= sys_rst_n.DB_MAX_OUTPUT_PORT_TYPE


|eth_udp_loop|pll:u_pll
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|eth_udp_loop|pll:u_pll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|eth_udp_loop|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii
gmii_rx_clk <= gmii_tx_clk.DB_MAX_OUTPUT_PORT_TYPE
gmii_rx_dv <= rgmii_rx:u_rgmii_rx.gmii_rx_dv
gmii_rxd[0] <= rgmii_rx:u_rgmii_rx.gmii_rxd
gmii_rxd[1] <= rgmii_rx:u_rgmii_rx.gmii_rxd
gmii_rxd[2] <= rgmii_rx:u_rgmii_rx.gmii_rxd
gmii_rxd[3] <= rgmii_rx:u_rgmii_rx.gmii_rxd
gmii_rxd[4] <= rgmii_rx:u_rgmii_rx.gmii_rxd
gmii_rxd[5] <= rgmii_rx:u_rgmii_rx.gmii_rxd
gmii_rxd[6] <= rgmii_rx:u_rgmii_rx.gmii_rxd
gmii_rxd[7] <= rgmii_rx:u_rgmii_rx.gmii_rxd
gmii_tx_clk <= gmii_tx_clk.DB_MAX_OUTPUT_PORT_TYPE
gmii_tx_en => gmii_tx_en.IN1
gmii_txd[0] => gmii_txd[0].IN1
gmii_txd[1] => gmii_txd[1].IN1
gmii_txd[2] => gmii_txd[2].IN1
gmii_txd[3] => gmii_txd[3].IN1
gmii_txd[4] => gmii_txd[4].IN1
gmii_txd[5] => gmii_txd[5].IN1
gmii_txd[6] => gmii_txd[6].IN1
gmii_txd[7] => gmii_txd[7].IN1
rgmii_rxc => rgmii_rxc.IN1
rgmii_rx_ctl => rgmii_rx_ctl.IN1
rgmii_rxd[0] => rgmii_rxd[0].IN1
rgmii_rxd[1] => rgmii_rxd[1].IN1
rgmii_rxd[2] => rgmii_rxd[2].IN1
rgmii_rxd[3] => rgmii_rxd[3].IN1
rgmii_txc <= rgmii_tx:u_rgmii_tx.rgmii_txc
rgmii_tx_ctl <= rgmii_tx:u_rgmii_tx.rgmii_tx_ctl
rgmii_txd[0] <= rgmii_tx:u_rgmii_tx.rgmii_txd
rgmii_txd[1] <= rgmii_tx:u_rgmii_tx.rgmii_txd
rgmii_txd[2] <= rgmii_tx:u_rgmii_tx.rgmii_txd
rgmii_txd[3] <= rgmii_tx:u_rgmii_tx.rgmii_txd


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx
rgmii_rxc => rgmii_rxc.IN2
rgmii_rx_ctl => rgmii_rx_ctl.IN1
rgmii_rxd[0] => rgmii_rxd[0].IN1
rgmii_rxd[1] => rgmii_rxd[1].IN1
rgmii_rxd[2] => rgmii_rxd[2].IN1
rgmii_rxd[3] => rgmii_rxd[3].IN1
gmii_rx_clk <= rgmii_rxc.DB_MAX_OUTPUT_PORT_TYPE
gmii_rx_dv <= gmii_rx_dv.DB_MAX_OUTPUT_PORT_TYPE
gmii_rxd[0] <= ddi_x4:ddi_x4_inst.dataout_l
gmii_rxd[1] <= ddi_x4:ddi_x4_inst.dataout_l
gmii_rxd[2] <= ddi_x4:ddi_x4_inst.dataout_l
gmii_rxd[3] <= ddi_x4:ddi_x4_inst.dataout_l
gmii_rxd[4] <= ddi_x4:ddi_x4_inst.dataout_h
gmii_rxd[5] <= ddi_x4:ddi_x4_inst.dataout_h
gmii_rxd[6] <= ddi_x4:ddi_x4_inst.dataout_h
gmii_rxd[7] <= ddi_x4:ddi_x4_inst.dataout_h


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst
datain[0] => datain[0].IN1
datain[1] => datain[1].IN1
datain[2] => datain[2].IN1
datain[3] => datain[3].IN1
inclock => inclock.IN1
dataout_h[0] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[1] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[2] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_h[3] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_l[0] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[1] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[2] <= altddio_in:ALTDDIO_IN_component.dataout_l
dataout_l[3] <= altddio_in:ALTDDIO_IN_component.dataout_l


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component
datain[0] => ddio_in_bhf:auto_generated.datain[0]
datain[1] => ddio_in_bhf:auto_generated.datain[1]
datain[2] => ddio_in_bhf:auto_generated.datain[2]
datain[3] => ddio_in_bhf:auto_generated.datain[3]
inclock => ddio_in_bhf:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_bhf:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_in_bhf:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_in_bhf:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_in_bhf:auto_generated.dataout_h[3]
dataout_l[0] <= ddio_in_bhf:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_in_bhf:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_in_bhf:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_in_bhf:auto_generated.dataout_l[3]


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
datain[1] => input_cell_h[1].DATAIN
datain[1] => input_cell_l[1].DATAIN
datain[2] => input_cell_h[2].DATAIN
datain[2] => input_cell_l[2].DATAIN
datain[3] => input_cell_h[3].DATAIN
datain[3] => input_cell_l[3].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= input_cell_h[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[2] <= input_cell_h[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[3] <= input_cell_h[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= input_latch_l[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[2] <= input_latch_l[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[3] <= input_latch_l[3].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[3].IN0
inclock => input_cell_h[3].CLK
inclock => input_cell_h[2].CLK
inclock => input_cell_h[1].CLK
inclock => input_cell_h[0].CLK
inclock => input_latch_l[3].CLK
inclock => input_latch_l[2].CLK
inclock => input_latch_l[1].CLK
inclock => input_latch_l[0].CLK


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst
datain[0] => datain[0].IN1
inclock => inclock.IN1
dataout_h[0] <= altddio_in:ALTDDIO_IN_component.dataout_h
dataout_l[0] <= altddio_in:ALTDDIO_IN_component.dataout_l


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component
datain[0] => ddio_in_8hf:auto_generated.datain[0]
inclock => ddio_in_8hf:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_8hf:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_8hf:auto_generated.dataout_l[0]


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx
gmii_tx_clk => gmii_tx_clk.IN3
gmii_tx_en => gmii_tx_en.IN2
gmii_txd[0] => gmii_txd[0].IN1
gmii_txd[1] => gmii_txd[1].IN1
gmii_txd[2] => gmii_txd[2].IN1
gmii_txd[3] => gmii_txd[3].IN1
gmii_txd[4] => gmii_txd[4].IN1
gmii_txd[5] => gmii_txd[5].IN1
gmii_txd[6] => gmii_txd[6].IN1
gmii_txd[7] => gmii_txd[7].IN1
rgmii_txc <= ddo_x1:ddo_x1_clk.dataout
rgmii_tx_ctl <= ddo_x1:ddo_x1_inst.dataout
rgmii_txd[0] <= ddo_x4:ddo_x4_inst.dataout
rgmii_txd[1] <= ddo_x4:ddo_x4_inst.dataout
rgmii_txd[2] <= ddo_x4:ddo_x4_inst.dataout
rgmii_txd[3] <= ddo_x4:ddo_x4_inst.dataout


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst
datain_h[0] => datain_h[0].IN1
datain_h[1] => datain_h[1].IN1
datain_h[2] => datain_h[2].IN1
datain_h[3] => datain_h[3].IN1
datain_l[0] => datain_l[0].IN1
datain_l[1] => datain_l[1].IN1
datain_l[2] => datain_l[2].IN1
datain_l[3] => datain_l[3].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout
dataout[1] <= altddio_out:ALTDDIO_OUT_component.dataout
dataout[2] <= altddio_out:ALTDDIO_OUT_component.dataout
dataout[3] <= altddio_out:ALTDDIO_OUT_component.dataout


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_s9j:auto_generated.datain_h[0]
datain_h[1] => ddio_out_s9j:auto_generated.datain_h[1]
datain_h[2] => ddio_out_s9j:auto_generated.datain_h[2]
datain_h[3] => ddio_out_s9j:auto_generated.datain_h[3]
datain_l[0] => ddio_out_s9j:auto_generated.datain_l[0]
datain_l[1] => ddio_out_s9j:auto_generated.datain_l[1]
datain_l[2] => ddio_out_s9j:auto_generated.datain_l[2]
datain_l[3] => ddio_out_s9j:auto_generated.datain_l[3]
outclock => ddio_out_s9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_s9j:auto_generated.dataout[0]
dataout[1] <> ddio_out_s9j:auto_generated.dataout[1]
dataout[2] <> ddio_out_s9j:auto_generated.dataout[2]
dataout[3] <> ddio_out_s9j:auto_generated.dataout[3]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
dataout[3] <= ddio_outa[3].DATAOUT
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|eth_udp_loop|arp:u_arp
rst_n => rst_n.IN3
gmii_rx_clk => gmii_rx_clk.IN1
gmii_rx_dv => gmii_rx_dv.IN1
gmii_rxd[0] => gmii_rxd[0].IN1
gmii_rxd[1] => gmii_rxd[1].IN1
gmii_rxd[2] => gmii_rxd[2].IN1
gmii_rxd[3] => gmii_rxd[3].IN1
gmii_rxd[4] => gmii_rxd[4].IN1
gmii_rxd[5] => gmii_rxd[5].IN1
gmii_rxd[6] => gmii_rxd[6].IN1
gmii_rxd[7] => gmii_rxd[7].IN1
gmii_tx_clk => gmii_tx_clk.IN2
gmii_tx_en <= arp_tx:u_arp_tx.gmii_tx_en
gmii_txd[0] <= crc_d8[0].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[1] <= crc_d8[1].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[2] <= crc_d8[2].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[3] <= crc_d8[3].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[4] <= crc_d8[4].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[5] <= crc_d8[5].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[6] <= crc_d8[6].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[7] <= crc_d8[7].DB_MAX_OUTPUT_PORT_TYPE
arp_rx_done <= arp_rx:u_arp_rx.arp_rx_done
arp_rx_type <= arp_rx:u_arp_rx.arp_rx_type
src_mac[0] <= arp_rx:u_arp_rx.src_mac
src_mac[1] <= arp_rx:u_arp_rx.src_mac
src_mac[2] <= arp_rx:u_arp_rx.src_mac
src_mac[3] <= arp_rx:u_arp_rx.src_mac
src_mac[4] <= arp_rx:u_arp_rx.src_mac
src_mac[5] <= arp_rx:u_arp_rx.src_mac
src_mac[6] <= arp_rx:u_arp_rx.src_mac
src_mac[7] <= arp_rx:u_arp_rx.src_mac
src_mac[8] <= arp_rx:u_arp_rx.src_mac
src_mac[9] <= arp_rx:u_arp_rx.src_mac
src_mac[10] <= arp_rx:u_arp_rx.src_mac
src_mac[11] <= arp_rx:u_arp_rx.src_mac
src_mac[12] <= arp_rx:u_arp_rx.src_mac
src_mac[13] <= arp_rx:u_arp_rx.src_mac
src_mac[14] <= arp_rx:u_arp_rx.src_mac
src_mac[15] <= arp_rx:u_arp_rx.src_mac
src_mac[16] <= arp_rx:u_arp_rx.src_mac
src_mac[17] <= arp_rx:u_arp_rx.src_mac
src_mac[18] <= arp_rx:u_arp_rx.src_mac
src_mac[19] <= arp_rx:u_arp_rx.src_mac
src_mac[20] <= arp_rx:u_arp_rx.src_mac
src_mac[21] <= arp_rx:u_arp_rx.src_mac
src_mac[22] <= arp_rx:u_arp_rx.src_mac
src_mac[23] <= arp_rx:u_arp_rx.src_mac
src_mac[24] <= arp_rx:u_arp_rx.src_mac
src_mac[25] <= arp_rx:u_arp_rx.src_mac
src_mac[26] <= arp_rx:u_arp_rx.src_mac
src_mac[27] <= arp_rx:u_arp_rx.src_mac
src_mac[28] <= arp_rx:u_arp_rx.src_mac
src_mac[29] <= arp_rx:u_arp_rx.src_mac
src_mac[30] <= arp_rx:u_arp_rx.src_mac
src_mac[31] <= arp_rx:u_arp_rx.src_mac
src_mac[32] <= arp_rx:u_arp_rx.src_mac
src_mac[33] <= arp_rx:u_arp_rx.src_mac
src_mac[34] <= arp_rx:u_arp_rx.src_mac
src_mac[35] <= arp_rx:u_arp_rx.src_mac
src_mac[36] <= arp_rx:u_arp_rx.src_mac
src_mac[37] <= arp_rx:u_arp_rx.src_mac
src_mac[38] <= arp_rx:u_arp_rx.src_mac
src_mac[39] <= arp_rx:u_arp_rx.src_mac
src_mac[40] <= arp_rx:u_arp_rx.src_mac
src_mac[41] <= arp_rx:u_arp_rx.src_mac
src_mac[42] <= arp_rx:u_arp_rx.src_mac
src_mac[43] <= arp_rx:u_arp_rx.src_mac
src_mac[44] <= arp_rx:u_arp_rx.src_mac
src_mac[45] <= arp_rx:u_arp_rx.src_mac
src_mac[46] <= arp_rx:u_arp_rx.src_mac
src_mac[47] <= arp_rx:u_arp_rx.src_mac
src_ip[0] <= arp_rx:u_arp_rx.src_ip
src_ip[1] <= arp_rx:u_arp_rx.src_ip
src_ip[2] <= arp_rx:u_arp_rx.src_ip
src_ip[3] <= arp_rx:u_arp_rx.src_ip
src_ip[4] <= arp_rx:u_arp_rx.src_ip
src_ip[5] <= arp_rx:u_arp_rx.src_ip
src_ip[6] <= arp_rx:u_arp_rx.src_ip
src_ip[7] <= arp_rx:u_arp_rx.src_ip
src_ip[8] <= arp_rx:u_arp_rx.src_ip
src_ip[9] <= arp_rx:u_arp_rx.src_ip
src_ip[10] <= arp_rx:u_arp_rx.src_ip
src_ip[11] <= arp_rx:u_arp_rx.src_ip
src_ip[12] <= arp_rx:u_arp_rx.src_ip
src_ip[13] <= arp_rx:u_arp_rx.src_ip
src_ip[14] <= arp_rx:u_arp_rx.src_ip
src_ip[15] <= arp_rx:u_arp_rx.src_ip
src_ip[16] <= arp_rx:u_arp_rx.src_ip
src_ip[17] <= arp_rx:u_arp_rx.src_ip
src_ip[18] <= arp_rx:u_arp_rx.src_ip
src_ip[19] <= arp_rx:u_arp_rx.src_ip
src_ip[20] <= arp_rx:u_arp_rx.src_ip
src_ip[21] <= arp_rx:u_arp_rx.src_ip
src_ip[22] <= arp_rx:u_arp_rx.src_ip
src_ip[23] <= arp_rx:u_arp_rx.src_ip
src_ip[24] <= arp_rx:u_arp_rx.src_ip
src_ip[25] <= arp_rx:u_arp_rx.src_ip
src_ip[26] <= arp_rx:u_arp_rx.src_ip
src_ip[27] <= arp_rx:u_arp_rx.src_ip
src_ip[28] <= arp_rx:u_arp_rx.src_ip
src_ip[29] <= arp_rx:u_arp_rx.src_ip
src_ip[30] <= arp_rx:u_arp_rx.src_ip
src_ip[31] <= arp_rx:u_arp_rx.src_ip
arp_tx_en => arp_tx_en.IN1
arp_tx_type => arp_tx_type.IN1
des_mac[0] => des_mac[0].IN1
des_mac[1] => des_mac[1].IN1
des_mac[2] => des_mac[2].IN1
des_mac[3] => des_mac[3].IN1
des_mac[4] => des_mac[4].IN1
des_mac[5] => des_mac[5].IN1
des_mac[6] => des_mac[6].IN1
des_mac[7] => des_mac[7].IN1
des_mac[8] => des_mac[8].IN1
des_mac[9] => des_mac[9].IN1
des_mac[10] => des_mac[10].IN1
des_mac[11] => des_mac[11].IN1
des_mac[12] => des_mac[12].IN1
des_mac[13] => des_mac[13].IN1
des_mac[14] => des_mac[14].IN1
des_mac[15] => des_mac[15].IN1
des_mac[16] => des_mac[16].IN1
des_mac[17] => des_mac[17].IN1
des_mac[18] => des_mac[18].IN1
des_mac[19] => des_mac[19].IN1
des_mac[20] => des_mac[20].IN1
des_mac[21] => des_mac[21].IN1
des_mac[22] => des_mac[22].IN1
des_mac[23] => des_mac[23].IN1
des_mac[24] => des_mac[24].IN1
des_mac[25] => des_mac[25].IN1
des_mac[26] => des_mac[26].IN1
des_mac[27] => des_mac[27].IN1
des_mac[28] => des_mac[28].IN1
des_mac[29] => des_mac[29].IN1
des_mac[30] => des_mac[30].IN1
des_mac[31] => des_mac[31].IN1
des_mac[32] => des_mac[32].IN1
des_mac[33] => des_mac[33].IN1
des_mac[34] => des_mac[34].IN1
des_mac[35] => des_mac[35].IN1
des_mac[36] => des_mac[36].IN1
des_mac[37] => des_mac[37].IN1
des_mac[38] => des_mac[38].IN1
des_mac[39] => des_mac[39].IN1
des_mac[40] => des_mac[40].IN1
des_mac[41] => des_mac[41].IN1
des_mac[42] => des_mac[42].IN1
des_mac[43] => des_mac[43].IN1
des_mac[44] => des_mac[44].IN1
des_mac[45] => des_mac[45].IN1
des_mac[46] => des_mac[46].IN1
des_mac[47] => des_mac[47].IN1
des_ip[0] => des_ip[0].IN1
des_ip[1] => des_ip[1].IN1
des_ip[2] => des_ip[2].IN1
des_ip[3] => des_ip[3].IN1
des_ip[4] => des_ip[4].IN1
des_ip[5] => des_ip[5].IN1
des_ip[6] => des_ip[6].IN1
des_ip[7] => des_ip[7].IN1
des_ip[8] => des_ip[8].IN1
des_ip[9] => des_ip[9].IN1
des_ip[10] => des_ip[10].IN1
des_ip[11] => des_ip[11].IN1
des_ip[12] => des_ip[12].IN1
des_ip[13] => des_ip[13].IN1
des_ip[14] => des_ip[14].IN1
des_ip[15] => des_ip[15].IN1
des_ip[16] => des_ip[16].IN1
des_ip[17] => des_ip[17].IN1
des_ip[18] => des_ip[18].IN1
des_ip[19] => des_ip[19].IN1
des_ip[20] => des_ip[20].IN1
des_ip[21] => des_ip[21].IN1
des_ip[22] => des_ip[22].IN1
des_ip[23] => des_ip[23].IN1
des_ip[24] => des_ip[24].IN1
des_ip[25] => des_ip[25].IN1
des_ip[26] => des_ip[26].IN1
des_ip[27] => des_ip[27].IN1
des_ip[28] => des_ip[28].IN1
des_ip[29] => des_ip[29].IN1
des_ip[30] => des_ip[30].IN1
des_ip[31] => des_ip[31].IN1
tx_done <= arp_tx:u_arp_tx.tx_done


|eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx
clk => arp_rx_done~reg0.CLK
clk => src_ip[0]~reg0.CLK
clk => src_ip[1]~reg0.CLK
clk => src_ip[2]~reg0.CLK
clk => src_ip[3]~reg0.CLK
clk => src_ip[4]~reg0.CLK
clk => src_ip[5]~reg0.CLK
clk => src_ip[6]~reg0.CLK
clk => src_ip[7]~reg0.CLK
clk => src_ip[8]~reg0.CLK
clk => src_ip[9]~reg0.CLK
clk => src_ip[10]~reg0.CLK
clk => src_ip[11]~reg0.CLK
clk => src_ip[12]~reg0.CLK
clk => src_ip[13]~reg0.CLK
clk => src_ip[14]~reg0.CLK
clk => src_ip[15]~reg0.CLK
clk => src_ip[16]~reg0.CLK
clk => src_ip[17]~reg0.CLK
clk => src_ip[18]~reg0.CLK
clk => src_ip[19]~reg0.CLK
clk => src_ip[20]~reg0.CLK
clk => src_ip[21]~reg0.CLK
clk => src_ip[22]~reg0.CLK
clk => src_ip[23]~reg0.CLK
clk => src_ip[24]~reg0.CLK
clk => src_ip[25]~reg0.CLK
clk => src_ip[26]~reg0.CLK
clk => src_ip[27]~reg0.CLK
clk => src_ip[28]~reg0.CLK
clk => src_ip[29]~reg0.CLK
clk => src_ip[30]~reg0.CLK
clk => src_ip[31]~reg0.CLK
clk => src_mac[0]~reg0.CLK
clk => src_mac[1]~reg0.CLK
clk => src_mac[2]~reg0.CLK
clk => src_mac[3]~reg0.CLK
clk => src_mac[4]~reg0.CLK
clk => src_mac[5]~reg0.CLK
clk => src_mac[6]~reg0.CLK
clk => src_mac[7]~reg0.CLK
clk => src_mac[8]~reg0.CLK
clk => src_mac[9]~reg0.CLK
clk => src_mac[10]~reg0.CLK
clk => src_mac[11]~reg0.CLK
clk => src_mac[12]~reg0.CLK
clk => src_mac[13]~reg0.CLK
clk => src_mac[14]~reg0.CLK
clk => src_mac[15]~reg0.CLK
clk => src_mac[16]~reg0.CLK
clk => src_mac[17]~reg0.CLK
clk => src_mac[18]~reg0.CLK
clk => src_mac[19]~reg0.CLK
clk => src_mac[20]~reg0.CLK
clk => src_mac[21]~reg0.CLK
clk => src_mac[22]~reg0.CLK
clk => src_mac[23]~reg0.CLK
clk => src_mac[24]~reg0.CLK
clk => src_mac[25]~reg0.CLK
clk => src_mac[26]~reg0.CLK
clk => src_mac[27]~reg0.CLK
clk => src_mac[28]~reg0.CLK
clk => src_mac[29]~reg0.CLK
clk => src_mac[30]~reg0.CLK
clk => src_mac[31]~reg0.CLK
clk => src_mac[32]~reg0.CLK
clk => src_mac[33]~reg0.CLK
clk => src_mac[34]~reg0.CLK
clk => src_mac[35]~reg0.CLK
clk => src_mac[36]~reg0.CLK
clk => src_mac[37]~reg0.CLK
clk => src_mac[38]~reg0.CLK
clk => src_mac[39]~reg0.CLK
clk => src_mac[40]~reg0.CLK
clk => src_mac[41]~reg0.CLK
clk => src_mac[42]~reg0.CLK
clk => src_mac[43]~reg0.CLK
clk => src_mac[44]~reg0.CLK
clk => src_mac[45]~reg0.CLK
clk => src_mac[46]~reg0.CLK
clk => src_mac[47]~reg0.CLK
clk => arp_rx_type~reg0.CLK
clk => rx_done_t.CLK
clk => op_data[0].CLK
clk => op_data[1].CLK
clk => op_data[2].CLK
clk => op_data[3].CLK
clk => op_data[4].CLK
clk => op_data[5].CLK
clk => op_data[6].CLK
clk => op_data[7].CLK
clk => op_data[8].CLK
clk => op_data[9].CLK
clk => op_data[10].CLK
clk => op_data[11].CLK
clk => op_data[12].CLK
clk => op_data[13].CLK
clk => op_data[14].CLK
clk => op_data[15].CLK
clk => eth_type[8].CLK
clk => eth_type[9].CLK
clk => eth_type[10].CLK
clk => eth_type[11].CLK
clk => eth_type[12].CLK
clk => eth_type[13].CLK
clk => eth_type[14].CLK
clk => eth_type[15].CLK
clk => src_ip_t[0].CLK
clk => src_ip_t[1].CLK
clk => src_ip_t[2].CLK
clk => src_ip_t[3].CLK
clk => src_ip_t[4].CLK
clk => src_ip_t[5].CLK
clk => src_ip_t[6].CLK
clk => src_ip_t[7].CLK
clk => src_ip_t[8].CLK
clk => src_ip_t[9].CLK
clk => src_ip_t[10].CLK
clk => src_ip_t[11].CLK
clk => src_ip_t[12].CLK
clk => src_ip_t[13].CLK
clk => src_ip_t[14].CLK
clk => src_ip_t[15].CLK
clk => src_ip_t[16].CLK
clk => src_ip_t[17].CLK
clk => src_ip_t[18].CLK
clk => src_ip_t[19].CLK
clk => src_ip_t[20].CLK
clk => src_ip_t[21].CLK
clk => src_ip_t[22].CLK
clk => src_ip_t[23].CLK
clk => src_ip_t[24].CLK
clk => src_ip_t[25].CLK
clk => src_ip_t[26].CLK
clk => src_ip_t[27].CLK
clk => src_ip_t[28].CLK
clk => src_ip_t[29].CLK
clk => src_ip_t[30].CLK
clk => src_ip_t[31].CLK
clk => src_mac_t[0].CLK
clk => src_mac_t[1].CLK
clk => src_mac_t[2].CLK
clk => src_mac_t[3].CLK
clk => src_mac_t[4].CLK
clk => src_mac_t[5].CLK
clk => src_mac_t[6].CLK
clk => src_mac_t[7].CLK
clk => src_mac_t[8].CLK
clk => src_mac_t[9].CLK
clk => src_mac_t[10].CLK
clk => src_mac_t[11].CLK
clk => src_mac_t[12].CLK
clk => src_mac_t[13].CLK
clk => src_mac_t[14].CLK
clk => src_mac_t[15].CLK
clk => src_mac_t[16].CLK
clk => src_mac_t[17].CLK
clk => src_mac_t[18].CLK
clk => src_mac_t[19].CLK
clk => src_mac_t[20].CLK
clk => src_mac_t[21].CLK
clk => src_mac_t[22].CLK
clk => src_mac_t[23].CLK
clk => src_mac_t[24].CLK
clk => src_mac_t[25].CLK
clk => src_mac_t[26].CLK
clk => src_mac_t[27].CLK
clk => src_mac_t[28].CLK
clk => src_mac_t[29].CLK
clk => src_mac_t[30].CLK
clk => src_mac_t[31].CLK
clk => src_mac_t[32].CLK
clk => src_mac_t[33].CLK
clk => src_mac_t[34].CLK
clk => src_mac_t[35].CLK
clk => src_mac_t[36].CLK
clk => src_mac_t[37].CLK
clk => src_mac_t[38].CLK
clk => src_mac_t[39].CLK
clk => src_mac_t[40].CLK
clk => src_mac_t[41].CLK
clk => src_mac_t[42].CLK
clk => src_mac_t[43].CLK
clk => src_mac_t[44].CLK
clk => src_mac_t[45].CLK
clk => src_mac_t[46].CLK
clk => src_mac_t[47].CLK
clk => des_ip_t[0].CLK
clk => des_ip_t[1].CLK
clk => des_ip_t[2].CLK
clk => des_ip_t[3].CLK
clk => des_ip_t[4].CLK
clk => des_ip_t[5].CLK
clk => des_ip_t[6].CLK
clk => des_ip_t[7].CLK
clk => des_ip_t[8].CLK
clk => des_ip_t[9].CLK
clk => des_ip_t[10].CLK
clk => des_ip_t[11].CLK
clk => des_ip_t[12].CLK
clk => des_ip_t[13].CLK
clk => des_ip_t[14].CLK
clk => des_ip_t[15].CLK
clk => des_ip_t[16].CLK
clk => des_ip_t[17].CLK
clk => des_ip_t[18].CLK
clk => des_ip_t[19].CLK
clk => des_ip_t[20].CLK
clk => des_ip_t[21].CLK
clk => des_ip_t[22].CLK
clk => des_ip_t[23].CLK
clk => des_ip_t[24].CLK
clk => des_ip_t[25].CLK
clk => des_ip_t[26].CLK
clk => des_ip_t[27].CLK
clk => des_ip_t[28].CLK
clk => des_ip_t[29].CLK
clk => des_ip_t[30].CLK
clk => des_ip_t[31].CLK
clk => des_mac_t[0].CLK
clk => des_mac_t[1].CLK
clk => des_mac_t[2].CLK
clk => des_mac_t[3].CLK
clk => des_mac_t[4].CLK
clk => des_mac_t[5].CLK
clk => des_mac_t[6].CLK
clk => des_mac_t[7].CLK
clk => des_mac_t[8].CLK
clk => des_mac_t[9].CLK
clk => des_mac_t[10].CLK
clk => des_mac_t[11].CLK
clk => des_mac_t[12].CLK
clk => des_mac_t[13].CLK
clk => des_mac_t[14].CLK
clk => des_mac_t[15].CLK
clk => des_mac_t[16].CLK
clk => des_mac_t[17].CLK
clk => des_mac_t[18].CLK
clk => des_mac_t[19].CLK
clk => des_mac_t[20].CLK
clk => des_mac_t[21].CLK
clk => des_mac_t[22].CLK
clk => des_mac_t[23].CLK
clk => des_mac_t[24].CLK
clk => des_mac_t[25].CLK
clk => des_mac_t[26].CLK
clk => des_mac_t[27].CLK
clk => des_mac_t[28].CLK
clk => des_mac_t[29].CLK
clk => des_mac_t[30].CLK
clk => des_mac_t[31].CLK
clk => des_mac_t[32].CLK
clk => des_mac_t[33].CLK
clk => des_mac_t[34].CLK
clk => des_mac_t[35].CLK
clk => des_mac_t[36].CLK
clk => des_mac_t[37].CLK
clk => des_mac_t[38].CLK
clk => des_mac_t[39].CLK
clk => des_mac_t[40].CLK
clk => des_mac_t[41].CLK
clk => des_mac_t[42].CLK
clk => des_mac_t[43].CLK
clk => des_mac_t[44].CLK
clk => des_mac_t[45].CLK
clk => des_mac_t[46].CLK
clk => des_mac_t[47].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => error_en.CLK
clk => skip_en.CLK
clk => cur_state~1.DATAIN
rst_n => src_ip[0]~reg0.ACLR
rst_n => src_ip[1]~reg0.ACLR
rst_n => src_ip[2]~reg0.ACLR
rst_n => src_ip[3]~reg0.ACLR
rst_n => src_ip[4]~reg0.ACLR
rst_n => src_ip[5]~reg0.ACLR
rst_n => src_ip[6]~reg0.ACLR
rst_n => src_ip[7]~reg0.ACLR
rst_n => src_ip[8]~reg0.ACLR
rst_n => src_ip[9]~reg0.ACLR
rst_n => src_ip[10]~reg0.ACLR
rst_n => src_ip[11]~reg0.ACLR
rst_n => src_ip[12]~reg0.ACLR
rst_n => src_ip[13]~reg0.ACLR
rst_n => src_ip[14]~reg0.ACLR
rst_n => src_ip[15]~reg0.ACLR
rst_n => src_ip[16]~reg0.ACLR
rst_n => src_ip[17]~reg0.ACLR
rst_n => src_ip[18]~reg0.ACLR
rst_n => src_ip[19]~reg0.ACLR
rst_n => src_ip[20]~reg0.ACLR
rst_n => src_ip[21]~reg0.ACLR
rst_n => src_ip[22]~reg0.ACLR
rst_n => src_ip[23]~reg0.ACLR
rst_n => src_ip[24]~reg0.ACLR
rst_n => src_ip[25]~reg0.ACLR
rst_n => src_ip[26]~reg0.ACLR
rst_n => src_ip[27]~reg0.ACLR
rst_n => src_ip[28]~reg0.ACLR
rst_n => src_ip[29]~reg0.ACLR
rst_n => src_ip[30]~reg0.ACLR
rst_n => src_ip[31]~reg0.ACLR
rst_n => src_mac[0]~reg0.ACLR
rst_n => src_mac[1]~reg0.ACLR
rst_n => src_mac[2]~reg0.ACLR
rst_n => src_mac[3]~reg0.ACLR
rst_n => src_mac[4]~reg0.ACLR
rst_n => src_mac[5]~reg0.ACLR
rst_n => src_mac[6]~reg0.ACLR
rst_n => src_mac[7]~reg0.ACLR
rst_n => src_mac[8]~reg0.ACLR
rst_n => src_mac[9]~reg0.ACLR
rst_n => src_mac[10]~reg0.ACLR
rst_n => src_mac[11]~reg0.ACLR
rst_n => src_mac[12]~reg0.ACLR
rst_n => src_mac[13]~reg0.ACLR
rst_n => src_mac[14]~reg0.ACLR
rst_n => src_mac[15]~reg0.ACLR
rst_n => src_mac[16]~reg0.ACLR
rst_n => src_mac[17]~reg0.ACLR
rst_n => src_mac[18]~reg0.ACLR
rst_n => src_mac[19]~reg0.ACLR
rst_n => src_mac[20]~reg0.ACLR
rst_n => src_mac[21]~reg0.ACLR
rst_n => src_mac[22]~reg0.ACLR
rst_n => src_mac[23]~reg0.ACLR
rst_n => src_mac[24]~reg0.ACLR
rst_n => src_mac[25]~reg0.ACLR
rst_n => src_mac[26]~reg0.ACLR
rst_n => src_mac[27]~reg0.ACLR
rst_n => src_mac[28]~reg0.ACLR
rst_n => src_mac[29]~reg0.ACLR
rst_n => src_mac[30]~reg0.ACLR
rst_n => src_mac[31]~reg0.ACLR
rst_n => src_mac[32]~reg0.ACLR
rst_n => src_mac[33]~reg0.ACLR
rst_n => src_mac[34]~reg0.ACLR
rst_n => src_mac[35]~reg0.ACLR
rst_n => src_mac[36]~reg0.ACLR
rst_n => src_mac[37]~reg0.ACLR
rst_n => src_mac[38]~reg0.ACLR
rst_n => src_mac[39]~reg0.ACLR
rst_n => src_mac[40]~reg0.ACLR
rst_n => src_mac[41]~reg0.ACLR
rst_n => src_mac[42]~reg0.ACLR
rst_n => src_mac[43]~reg0.ACLR
rst_n => src_mac[44]~reg0.ACLR
rst_n => src_mac[45]~reg0.ACLR
rst_n => src_mac[46]~reg0.ACLR
rst_n => src_mac[47]~reg0.ACLR
rst_n => arp_rx_type~reg0.ACLR
rst_n => rx_done_t.ACLR
rst_n => op_data[0].ACLR
rst_n => op_data[1].ACLR
rst_n => op_data[2].ACLR
rst_n => op_data[3].ACLR
rst_n => op_data[4].ACLR
rst_n => op_data[5].ACLR
rst_n => op_data[6].ACLR
rst_n => op_data[7].ACLR
rst_n => op_data[8].ACLR
rst_n => op_data[9].ACLR
rst_n => op_data[10].ACLR
rst_n => op_data[11].ACLR
rst_n => op_data[12].ACLR
rst_n => op_data[13].ACLR
rst_n => op_data[14].ACLR
rst_n => op_data[15].ACLR
rst_n => eth_type[8].ACLR
rst_n => eth_type[9].ACLR
rst_n => eth_type[10].ACLR
rst_n => eth_type[11].ACLR
rst_n => eth_type[12].ACLR
rst_n => eth_type[13].ACLR
rst_n => eth_type[14].ACLR
rst_n => eth_type[15].ACLR
rst_n => src_ip_t[0].ACLR
rst_n => src_ip_t[1].ACLR
rst_n => src_ip_t[2].ACLR
rst_n => src_ip_t[3].ACLR
rst_n => src_ip_t[4].ACLR
rst_n => src_ip_t[5].ACLR
rst_n => src_ip_t[6].ACLR
rst_n => src_ip_t[7].ACLR
rst_n => src_ip_t[8].ACLR
rst_n => src_ip_t[9].ACLR
rst_n => src_ip_t[10].ACLR
rst_n => src_ip_t[11].ACLR
rst_n => src_ip_t[12].ACLR
rst_n => src_ip_t[13].ACLR
rst_n => src_ip_t[14].ACLR
rst_n => src_ip_t[15].ACLR
rst_n => src_ip_t[16].ACLR
rst_n => src_ip_t[17].ACLR
rst_n => src_ip_t[18].ACLR
rst_n => src_ip_t[19].ACLR
rst_n => src_ip_t[20].ACLR
rst_n => src_ip_t[21].ACLR
rst_n => src_ip_t[22].ACLR
rst_n => src_ip_t[23].ACLR
rst_n => src_ip_t[24].ACLR
rst_n => src_ip_t[25].ACLR
rst_n => src_ip_t[26].ACLR
rst_n => src_ip_t[27].ACLR
rst_n => src_ip_t[28].ACLR
rst_n => src_ip_t[29].ACLR
rst_n => src_ip_t[30].ACLR
rst_n => src_ip_t[31].ACLR
rst_n => src_mac_t[0].ACLR
rst_n => src_mac_t[1].ACLR
rst_n => src_mac_t[2].ACLR
rst_n => src_mac_t[3].ACLR
rst_n => src_mac_t[4].ACLR
rst_n => src_mac_t[5].ACLR
rst_n => src_mac_t[6].ACLR
rst_n => src_mac_t[7].ACLR
rst_n => src_mac_t[8].ACLR
rst_n => src_mac_t[9].ACLR
rst_n => src_mac_t[10].ACLR
rst_n => src_mac_t[11].ACLR
rst_n => src_mac_t[12].ACLR
rst_n => src_mac_t[13].ACLR
rst_n => src_mac_t[14].ACLR
rst_n => src_mac_t[15].ACLR
rst_n => src_mac_t[16].ACLR
rst_n => src_mac_t[17].ACLR
rst_n => src_mac_t[18].ACLR
rst_n => src_mac_t[19].ACLR
rst_n => src_mac_t[20].ACLR
rst_n => src_mac_t[21].ACLR
rst_n => src_mac_t[22].ACLR
rst_n => src_mac_t[23].ACLR
rst_n => src_mac_t[24].ACLR
rst_n => src_mac_t[25].ACLR
rst_n => src_mac_t[26].ACLR
rst_n => src_mac_t[27].ACLR
rst_n => src_mac_t[28].ACLR
rst_n => src_mac_t[29].ACLR
rst_n => src_mac_t[30].ACLR
rst_n => src_mac_t[31].ACLR
rst_n => src_mac_t[32].ACLR
rst_n => src_mac_t[33].ACLR
rst_n => src_mac_t[34].ACLR
rst_n => src_mac_t[35].ACLR
rst_n => src_mac_t[36].ACLR
rst_n => src_mac_t[37].ACLR
rst_n => src_mac_t[38].ACLR
rst_n => src_mac_t[39].ACLR
rst_n => src_mac_t[40].ACLR
rst_n => src_mac_t[41].ACLR
rst_n => src_mac_t[42].ACLR
rst_n => src_mac_t[43].ACLR
rst_n => src_mac_t[44].ACLR
rst_n => src_mac_t[45].ACLR
rst_n => src_mac_t[46].ACLR
rst_n => src_mac_t[47].ACLR
rst_n => des_ip_t[0].ACLR
rst_n => des_ip_t[1].ACLR
rst_n => des_ip_t[2].ACLR
rst_n => des_ip_t[3].ACLR
rst_n => des_ip_t[4].ACLR
rst_n => des_ip_t[5].ACLR
rst_n => des_ip_t[6].ACLR
rst_n => des_ip_t[7].ACLR
rst_n => des_ip_t[8].ACLR
rst_n => des_ip_t[9].ACLR
rst_n => des_ip_t[10].ACLR
rst_n => des_ip_t[11].ACLR
rst_n => des_ip_t[12].ACLR
rst_n => des_ip_t[13].ACLR
rst_n => des_ip_t[14].ACLR
rst_n => des_ip_t[15].ACLR
rst_n => des_ip_t[16].ACLR
rst_n => des_ip_t[17].ACLR
rst_n => des_ip_t[18].ACLR
rst_n => des_ip_t[19].ACLR
rst_n => des_ip_t[20].ACLR
rst_n => des_ip_t[21].ACLR
rst_n => des_ip_t[22].ACLR
rst_n => des_ip_t[23].ACLR
rst_n => des_ip_t[24].ACLR
rst_n => des_ip_t[25].ACLR
rst_n => des_ip_t[26].ACLR
rst_n => des_ip_t[27].ACLR
rst_n => des_ip_t[28].ACLR
rst_n => des_ip_t[29].ACLR
rst_n => des_ip_t[30].ACLR
rst_n => des_ip_t[31].ACLR
rst_n => des_mac_t[0].ACLR
rst_n => des_mac_t[1].ACLR
rst_n => des_mac_t[2].ACLR
rst_n => des_mac_t[3].ACLR
rst_n => des_mac_t[4].ACLR
rst_n => des_mac_t[5].ACLR
rst_n => des_mac_t[6].ACLR
rst_n => des_mac_t[7].ACLR
rst_n => des_mac_t[8].ACLR
rst_n => des_mac_t[9].ACLR
rst_n => des_mac_t[10].ACLR
rst_n => des_mac_t[11].ACLR
rst_n => des_mac_t[12].ACLR
rst_n => des_mac_t[13].ACLR
rst_n => des_mac_t[14].ACLR
rst_n => des_mac_t[15].ACLR
rst_n => des_mac_t[16].ACLR
rst_n => des_mac_t[17].ACLR
rst_n => des_mac_t[18].ACLR
rst_n => des_mac_t[19].ACLR
rst_n => des_mac_t[20].ACLR
rst_n => des_mac_t[21].ACLR
rst_n => des_mac_t[22].ACLR
rst_n => des_mac_t[23].ACLR
rst_n => des_mac_t[24].ACLR
rst_n => des_mac_t[25].ACLR
rst_n => des_mac_t[26].ACLR
rst_n => des_mac_t[27].ACLR
rst_n => des_mac_t[28].ACLR
rst_n => des_mac_t[29].ACLR
rst_n => des_mac_t[30].ACLR
rst_n => des_mac_t[31].ACLR
rst_n => des_mac_t[32].ACLR
rst_n => des_mac_t[33].ACLR
rst_n => des_mac_t[34].ACLR
rst_n => des_mac_t[35].ACLR
rst_n => des_mac_t[36].ACLR
rst_n => des_mac_t[37].ACLR
rst_n => des_mac_t[38].ACLR
rst_n => des_mac_t[39].ACLR
rst_n => des_mac_t[40].ACLR
rst_n => des_mac_t[41].ACLR
rst_n => des_mac_t[42].ACLR
rst_n => des_mac_t[43].ACLR
rst_n => des_mac_t[44].ACLR
rst_n => des_mac_t[45].ACLR
rst_n => des_mac_t[46].ACLR
rst_n => des_mac_t[47].ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => error_en.ACLR
rst_n => skip_en.ACLR
rst_n => arp_rx_done~reg0.ACLR
rst_n => cur_state~3.DATAIN
gmii_rx_dv => always2.IN1
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => error_en.OUTPUTSELECT
gmii_rx_dv => skip_en.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => error_en.OUTPUTSELECT
gmii_rx_dv => eth_type.OUTPUTSELECT
gmii_rx_dv => eth_type.OUTPUTSELECT
gmii_rx_dv => eth_type.OUTPUTSELECT
gmii_rx_dv => eth_type.OUTPUTSELECT
gmii_rx_dv => eth_type.OUTPUTSELECT
gmii_rx_dv => eth_type.OUTPUTSELECT
gmii_rx_dv => eth_type.OUTPUTSELECT
gmii_rx_dv => eth_type.OUTPUTSELECT
gmii_rx_dv => skip_en.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => op_data.OUTPUTSELECT
gmii_rx_dv => op_data.OUTPUTSELECT
gmii_rx_dv => op_data.OUTPUTSELECT
gmii_rx_dv => op_data.OUTPUTSELECT
gmii_rx_dv => op_data.OUTPUTSELECT
gmii_rx_dv => op_data.OUTPUTSELECT
gmii_rx_dv => op_data.OUTPUTSELECT
gmii_rx_dv => op_data.OUTPUTSELECT
gmii_rx_dv => op_data.OUTPUTSELECT
gmii_rx_dv => op_data.OUTPUTSELECT
gmii_rx_dv => op_data.OUTPUTSELECT
gmii_rx_dv => op_data.OUTPUTSELECT
gmii_rx_dv => op_data.OUTPUTSELECT
gmii_rx_dv => op_data.OUTPUTSELECT
gmii_rx_dv => op_data.OUTPUTSELECT
gmii_rx_dv => op_data.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_mac_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => src_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => des_ip_t.OUTPUTSELECT
gmii_rx_dv => skip_en.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_mac.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => src_ip.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => des_mac_t.OUTPUTSELECT
gmii_rx_dv => arp_rx_type.OUTPUTSELECT
gmii_rx_dv => error_en.OUTPUTSELECT
gmii_rx_dv => always2.IN1
gmii_rxd[0] => eth_type.DATAB
gmii_rxd[0] => des_mac_t.DATAB
gmii_rxd[0] => des_ip_t.DATAB
gmii_rxd[0] => src_ip_t.DATAB
gmii_rxd[0] => src_mac_t.DATAB
gmii_rxd[0] => op_data.DATAB
gmii_rxd[0] => op_data.DATAB
gmii_rxd[0] => Equal0.IN3
gmii_rxd[0] => Equal1.IN4
gmii_rxd[0] => Equal7.IN7
gmii_rxd[1] => eth_type.DATAB
gmii_rxd[1] => des_mac_t.DATAB
gmii_rxd[1] => des_ip_t.DATAB
gmii_rxd[1] => src_ip_t.DATAB
gmii_rxd[1] => src_mac_t.DATAB
gmii_rxd[1] => op_data.DATAB
gmii_rxd[1] => op_data.DATAB
gmii_rxd[1] => Equal0.IN7
gmii_rxd[1] => Equal1.IN7
gmii_rxd[1] => Equal7.IN1
gmii_rxd[2] => eth_type.DATAB
gmii_rxd[2] => des_mac_t.DATAB
gmii_rxd[2] => des_ip_t.DATAB
gmii_rxd[2] => src_ip_t.DATAB
gmii_rxd[2] => src_mac_t.DATAB
gmii_rxd[2] => op_data.DATAB
gmii_rxd[2] => op_data.DATAB
gmii_rxd[2] => Equal0.IN2
gmii_rxd[2] => Equal1.IN3
gmii_rxd[2] => Equal7.IN0
gmii_rxd[3] => eth_type.DATAB
gmii_rxd[3] => des_mac_t.DATAB
gmii_rxd[3] => des_ip_t.DATAB
gmii_rxd[3] => src_ip_t.DATAB
gmii_rxd[3] => src_mac_t.DATAB
gmii_rxd[3] => op_data.DATAB
gmii_rxd[3] => op_data.DATAB
gmii_rxd[3] => Equal0.IN6
gmii_rxd[3] => Equal1.IN6
gmii_rxd[3] => Equal7.IN6
gmii_rxd[4] => eth_type.DATAB
gmii_rxd[4] => des_mac_t.DATAB
gmii_rxd[4] => des_ip_t.DATAB
gmii_rxd[4] => src_ip_t.DATAB
gmii_rxd[4] => src_mac_t.DATAB
gmii_rxd[4] => op_data.DATAB
gmii_rxd[4] => op_data.DATAB
gmii_rxd[4] => Equal0.IN1
gmii_rxd[4] => Equal1.IN2
gmii_rxd[4] => Equal7.IN5
gmii_rxd[5] => eth_type.DATAB
gmii_rxd[5] => des_mac_t.DATAB
gmii_rxd[5] => des_ip_t.DATAB
gmii_rxd[5] => src_ip_t.DATAB
gmii_rxd[5] => src_mac_t.DATAB
gmii_rxd[5] => op_data.DATAB
gmii_rxd[5] => op_data.DATAB
gmii_rxd[5] => Equal0.IN5
gmii_rxd[5] => Equal1.IN5
gmii_rxd[5] => Equal7.IN4
gmii_rxd[6] => eth_type.DATAB
gmii_rxd[6] => des_mac_t.DATAB
gmii_rxd[6] => des_ip_t.DATAB
gmii_rxd[6] => src_ip_t.DATAB
gmii_rxd[6] => src_mac_t.DATAB
gmii_rxd[6] => op_data.DATAB
gmii_rxd[6] => op_data.DATAB
gmii_rxd[6] => Equal0.IN0
gmii_rxd[6] => Equal1.IN1
gmii_rxd[6] => Equal7.IN3
gmii_rxd[7] => eth_type.DATAB
gmii_rxd[7] => des_mac_t.DATAB
gmii_rxd[7] => des_ip_t.DATAB
gmii_rxd[7] => src_ip_t.DATAB
gmii_rxd[7] => src_mac_t.DATAB
gmii_rxd[7] => op_data.DATAB
gmii_rxd[7] => op_data.DATAB
gmii_rxd[7] => Equal0.IN4
gmii_rxd[7] => Equal1.IN0
gmii_rxd[7] => Equal7.IN2
arp_rx_done <= arp_rx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
arp_rx_type <= arp_rx_type~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[0] <= src_mac[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[1] <= src_mac[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[2] <= src_mac[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[3] <= src_mac[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[4] <= src_mac[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[5] <= src_mac[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[6] <= src_mac[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[7] <= src_mac[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[8] <= src_mac[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[9] <= src_mac[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[10] <= src_mac[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[11] <= src_mac[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[12] <= src_mac[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[13] <= src_mac[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[14] <= src_mac[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[15] <= src_mac[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[16] <= src_mac[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[17] <= src_mac[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[18] <= src_mac[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[19] <= src_mac[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[20] <= src_mac[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[21] <= src_mac[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[22] <= src_mac[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[23] <= src_mac[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[24] <= src_mac[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[25] <= src_mac[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[26] <= src_mac[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[27] <= src_mac[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[28] <= src_mac[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[29] <= src_mac[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[30] <= src_mac[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[31] <= src_mac[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[32] <= src_mac[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[33] <= src_mac[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[34] <= src_mac[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[35] <= src_mac[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[36] <= src_mac[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[37] <= src_mac[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[38] <= src_mac[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[39] <= src_mac[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[40] <= src_mac[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[41] <= src_mac[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[42] <= src_mac[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[43] <= src_mac[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[44] <= src_mac[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[45] <= src_mac[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[46] <= src_mac[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_mac[47] <= src_mac[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[0] <= src_ip[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[1] <= src_ip[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[2] <= src_ip[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[3] <= src_ip[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[4] <= src_ip[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[5] <= src_ip[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[6] <= src_ip[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[7] <= src_ip[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[8] <= src_ip[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[9] <= src_ip[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[10] <= src_ip[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[11] <= src_ip[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[12] <= src_ip[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[13] <= src_ip[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[14] <= src_ip[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[15] <= src_ip[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[16] <= src_ip[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[17] <= src_ip[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[18] <= src_ip[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[19] <= src_ip[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[20] <= src_ip[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[21] <= src_ip[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[22] <= src_ip[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[23] <= src_ip[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[24] <= src_ip[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[25] <= src_ip[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[26] <= src_ip[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[27] <= src_ip[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[28] <= src_ip[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[29] <= src_ip[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[30] <= src_ip[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_ip[31] <= src_ip[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx
clk => crc_clr~reg0.CLK
clk => tx_done~reg0.CLK
clk => arp_data[7][0].CLK
clk => arp_data[7][1].CLK
clk => arp_data[7][2].CLK
clk => arp_data[7][3].CLK
clk => arp_data[7][4].CLK
clk => arp_data[7][5].CLK
clk => arp_data[7][6].CLK
clk => arp_data[7][7].CLK
clk => arp_data[18][0].CLK
clk => arp_data[18][1].CLK
clk => arp_data[18][2].CLK
clk => arp_data[18][3].CLK
clk => arp_data[18][4].CLK
clk => arp_data[18][5].CLK
clk => arp_data[18][6].CLK
clk => arp_data[18][7].CLK
clk => arp_data[19][0].CLK
clk => arp_data[19][1].CLK
clk => arp_data[19][2].CLK
clk => arp_data[19][3].CLK
clk => arp_data[19][4].CLK
clk => arp_data[19][5].CLK
clk => arp_data[19][6].CLK
clk => arp_data[19][7].CLK
clk => arp_data[20][0].CLK
clk => arp_data[20][1].CLK
clk => arp_data[20][2].CLK
clk => arp_data[20][3].CLK
clk => arp_data[20][4].CLK
clk => arp_data[20][5].CLK
clk => arp_data[20][6].CLK
clk => arp_data[20][7].CLK
clk => arp_data[21][0].CLK
clk => arp_data[21][1].CLK
clk => arp_data[21][2].CLK
clk => arp_data[21][3].CLK
clk => arp_data[21][4].CLK
clk => arp_data[21][5].CLK
clk => arp_data[21][6].CLK
clk => arp_data[21][7].CLK
clk => arp_data[22][0].CLK
clk => arp_data[22][1].CLK
clk => arp_data[22][2].CLK
clk => arp_data[22][3].CLK
clk => arp_data[22][4].CLK
clk => arp_data[22][5].CLK
clk => arp_data[22][6].CLK
clk => arp_data[22][7].CLK
clk => arp_data[23][0].CLK
clk => arp_data[23][1].CLK
clk => arp_data[23][2].CLK
clk => arp_data[23][3].CLK
clk => arp_data[23][4].CLK
clk => arp_data[23][5].CLK
clk => arp_data[23][6].CLK
clk => arp_data[23][7].CLK
clk => arp_data[24][0].CLK
clk => arp_data[24][1].CLK
clk => arp_data[24][2].CLK
clk => arp_data[24][3].CLK
clk => arp_data[24][4].CLK
clk => arp_data[24][5].CLK
clk => arp_data[24][6].CLK
clk => arp_data[24][7].CLK
clk => arp_data[25][0].CLK
clk => arp_data[25][1].CLK
clk => arp_data[25][2].CLK
clk => arp_data[25][3].CLK
clk => arp_data[25][4].CLK
clk => arp_data[25][5].CLK
clk => arp_data[25][6].CLK
clk => arp_data[25][7].CLK
clk => arp_data[26][0].CLK
clk => arp_data[26][1].CLK
clk => arp_data[26][2].CLK
clk => arp_data[26][3].CLK
clk => arp_data[26][4].CLK
clk => arp_data[26][5].CLK
clk => arp_data[26][6].CLK
clk => arp_data[26][7].CLK
clk => arp_data[27][0].CLK
clk => arp_data[27][1].CLK
clk => arp_data[27][2].CLK
clk => arp_data[27][3].CLK
clk => arp_data[27][4].CLK
clk => arp_data[27][5].CLK
clk => arp_data[27][6].CLK
clk => arp_data[27][7].CLK
clk => eth_head[0][0].CLK
clk => eth_head[0][1].CLK
clk => eth_head[0][2].CLK
clk => eth_head[0][3].CLK
clk => eth_head[0][4].CLK
clk => eth_head[0][5].CLK
clk => eth_head[0][6].CLK
clk => eth_head[0][7].CLK
clk => eth_head[1][0].CLK
clk => eth_head[1][1].CLK
clk => eth_head[1][2].CLK
clk => eth_head[1][3].CLK
clk => eth_head[1][4].CLK
clk => eth_head[1][5].CLK
clk => eth_head[1][6].CLK
clk => eth_head[1][7].CLK
clk => eth_head[2][0].CLK
clk => eth_head[2][1].CLK
clk => eth_head[2][2].CLK
clk => eth_head[2][3].CLK
clk => eth_head[2][4].CLK
clk => eth_head[2][5].CLK
clk => eth_head[2][6].CLK
clk => eth_head[2][7].CLK
clk => eth_head[3][0].CLK
clk => eth_head[3][1].CLK
clk => eth_head[3][2].CLK
clk => eth_head[3][3].CLK
clk => eth_head[3][4].CLK
clk => eth_head[3][5].CLK
clk => eth_head[3][6].CLK
clk => eth_head[3][7].CLK
clk => eth_head[4][0].CLK
clk => eth_head[4][1].CLK
clk => eth_head[4][2].CLK
clk => eth_head[4][3].CLK
clk => eth_head[4][4].CLK
clk => eth_head[4][5].CLK
clk => eth_head[4][6].CLK
clk => eth_head[4][7].CLK
clk => eth_head[5][0].CLK
clk => eth_head[5][1].CLK
clk => eth_head[5][2].CLK
clk => eth_head[5][3].CLK
clk => eth_head[5][4].CLK
clk => eth_head[5][5].CLK
clk => eth_head[5][6].CLK
clk => eth_head[5][7].CLK
clk => tx_done_t.CLK
clk => gmii_txd[0]~reg0.CLK
clk => gmii_txd[1]~reg0.CLK
clk => gmii_txd[2]~reg0.CLK
clk => gmii_txd[3]~reg0.CLK
clk => gmii_txd[4]~reg0.CLK
clk => gmii_txd[5]~reg0.CLK
clk => gmii_txd[6]~reg0.CLK
clk => gmii_txd[7]~reg0.CLK
clk => gmii_tx_en~reg0.CLK
clk => crc_en~reg0.CLK
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => data_cnt[3].CLK
clk => data_cnt[4].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => skip_en.CLK
clk => tx_en_d1.CLK
clk => tx_en_d0.CLK
clk => cur_state~1.DATAIN
rst_n => arp_data[7][0].PRESET
rst_n => arp_data[7][1].ACLR
rst_n => arp_data[7][2].ACLR
rst_n => arp_data[7][3].ACLR
rst_n => arp_data[7][4].ACLR
rst_n => arp_data[7][5].ACLR
rst_n => arp_data[7][6].ACLR
rst_n => arp_data[7][7].ACLR
rst_n => arp_data[18][0].PRESET
rst_n => arp_data[18][1].PRESET
rst_n => arp_data[18][2].PRESET
rst_n => arp_data[18][3].PRESET
rst_n => arp_data[18][4].PRESET
rst_n => arp_data[18][5].PRESET
rst_n => arp_data[18][6].PRESET
rst_n => arp_data[18][7].PRESET
rst_n => arp_data[19][0].PRESET
rst_n => arp_data[19][1].PRESET
rst_n => arp_data[19][2].PRESET
rst_n => arp_data[19][3].PRESET
rst_n => arp_data[19][4].PRESET
rst_n => arp_data[19][5].PRESET
rst_n => arp_data[19][6].PRESET
rst_n => arp_data[19][7].PRESET
rst_n => arp_data[20][0].PRESET
rst_n => arp_data[20][1].PRESET
rst_n => arp_data[20][2].PRESET
rst_n => arp_data[20][3].PRESET
rst_n => arp_data[20][4].PRESET
rst_n => arp_data[20][5].PRESET
rst_n => arp_data[20][6].PRESET
rst_n => arp_data[20][7].PRESET
rst_n => arp_data[21][0].PRESET
rst_n => arp_data[21][1].PRESET
rst_n => arp_data[21][2].PRESET
rst_n => arp_data[21][3].PRESET
rst_n => arp_data[21][4].PRESET
rst_n => arp_data[21][5].PRESET
rst_n => arp_data[21][6].PRESET
rst_n => arp_data[21][7].PRESET
rst_n => arp_data[22][0].PRESET
rst_n => arp_data[22][1].PRESET
rst_n => arp_data[22][2].PRESET
rst_n => arp_data[22][3].PRESET
rst_n => arp_data[22][4].PRESET
rst_n => arp_data[22][5].PRESET
rst_n => arp_data[22][6].PRESET
rst_n => arp_data[22][7].PRESET
rst_n => arp_data[23][0].PRESET
rst_n => arp_data[23][1].PRESET
rst_n => arp_data[23][2].PRESET
rst_n => arp_data[23][3].PRESET
rst_n => arp_data[23][4].PRESET
rst_n => arp_data[23][5].PRESET
rst_n => arp_data[23][6].PRESET
rst_n => arp_data[23][7].PRESET
rst_n => arp_data[24][0].ACLR
rst_n => arp_data[24][1].ACLR
rst_n => arp_data[24][2].ACLR
rst_n => arp_data[24][3].ACLR
rst_n => arp_data[24][4].ACLR
rst_n => arp_data[24][5].ACLR
rst_n => arp_data[24][6].PRESET
rst_n => arp_data[24][7].PRESET
rst_n => arp_data[25][0].ACLR
rst_n => arp_data[25][1].ACLR
rst_n => arp_data[25][2].ACLR
rst_n => arp_data[25][3].PRESET
rst_n => arp_data[25][4].ACLR
rst_n => arp_data[25][5].PRESET
rst_n => arp_data[25][6].ACLR
rst_n => arp_data[25][7].PRESET
rst_n => arp_data[26][0].PRESET
rst_n => arp_data[26][1].ACLR
rst_n => arp_data[26][2].ACLR
rst_n => arp_data[26][3].ACLR
rst_n => arp_data[26][4].ACLR
rst_n => arp_data[26][5].ACLR
rst_n => arp_data[26][6].ACLR
rst_n => arp_data[26][7].ACLR
rst_n => arp_data[27][0].ACLR
rst_n => arp_data[27][1].PRESET
rst_n => arp_data[27][2].PRESET
rst_n => arp_data[27][3].ACLR
rst_n => arp_data[27][4].ACLR
rst_n => arp_data[27][5].PRESET
rst_n => arp_data[27][6].PRESET
rst_n => arp_data[27][7].ACLR
rst_n => eth_head[0][0].PRESET
rst_n => eth_head[0][1].PRESET
rst_n => eth_head[0][2].PRESET
rst_n => eth_head[0][3].PRESET
rst_n => eth_head[0][4].PRESET
rst_n => eth_head[0][5].PRESET
rst_n => eth_head[0][6].PRESET
rst_n => eth_head[0][7].PRESET
rst_n => eth_head[1][0].PRESET
rst_n => eth_head[1][1].PRESET
rst_n => eth_head[1][2].PRESET
rst_n => eth_head[1][3].PRESET
rst_n => eth_head[1][4].PRESET
rst_n => eth_head[1][5].PRESET
rst_n => eth_head[1][6].PRESET
rst_n => eth_head[1][7].PRESET
rst_n => eth_head[2][0].PRESET
rst_n => eth_head[2][1].PRESET
rst_n => eth_head[2][2].PRESET
rst_n => eth_head[2][3].PRESET
rst_n => eth_head[2][4].PRESET
rst_n => eth_head[2][5].PRESET
rst_n => eth_head[2][6].PRESET
rst_n => eth_head[2][7].PRESET
rst_n => eth_head[3][0].PRESET
rst_n => eth_head[3][1].PRESET
rst_n => eth_head[3][2].PRESET
rst_n => eth_head[3][3].PRESET
rst_n => eth_head[3][4].PRESET
rst_n => eth_head[3][5].PRESET
rst_n => eth_head[3][6].PRESET
rst_n => eth_head[3][7].PRESET
rst_n => eth_head[4][0].PRESET
rst_n => eth_head[4][1].PRESET
rst_n => eth_head[4][2].PRESET
rst_n => eth_head[4][3].PRESET
rst_n => eth_head[4][4].PRESET
rst_n => eth_head[4][5].PRESET
rst_n => eth_head[4][6].PRESET
rst_n => eth_head[4][7].PRESET
rst_n => eth_head[5][0].PRESET
rst_n => eth_head[5][1].PRESET
rst_n => eth_head[5][2].PRESET
rst_n => eth_head[5][3].PRESET
rst_n => eth_head[5][4].PRESET
rst_n => eth_head[5][5].PRESET
rst_n => eth_head[5][6].PRESET
rst_n => eth_head[5][7].PRESET
rst_n => tx_done_t.ACLR
rst_n => gmii_txd[0]~reg0.ACLR
rst_n => gmii_txd[1]~reg0.ACLR
rst_n => gmii_txd[2]~reg0.ACLR
rst_n => gmii_txd[3]~reg0.ACLR
rst_n => gmii_txd[4]~reg0.ACLR
rst_n => gmii_txd[5]~reg0.ACLR
rst_n => gmii_txd[6]~reg0.ACLR
rst_n => gmii_txd[7]~reg0.ACLR
rst_n => gmii_tx_en~reg0.ACLR
rst_n => crc_en~reg0.ACLR
rst_n => data_cnt[0].ACLR
rst_n => data_cnt[1].ACLR
rst_n => data_cnt[2].ACLR
rst_n => data_cnt[3].ACLR
rst_n => data_cnt[4].ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => skip_en.ACLR
rst_n => crc_clr~reg0.ACLR
rst_n => tx_done~reg0.ACLR
rst_n => tx_en_d1.ACLR
rst_n => tx_en_d0.ACLR
rst_n => cur_state~3.DATAIN
arp_tx_en => tx_en_d0.DATAIN
arp_tx_type => arp_data.DATAB
arp_tx_type => arp_data.DATAB
des_mac[0] => eth_head.DATAB
des_mac[0] => arp_data.DATAB
des_mac[0] => Equal0.IN47
des_mac[1] => eth_head.DATAB
des_mac[1] => arp_data.DATAB
des_mac[1] => Equal0.IN46
des_mac[2] => eth_head.DATAB
des_mac[2] => arp_data.DATAB
des_mac[2] => Equal0.IN45
des_mac[3] => eth_head.DATAB
des_mac[3] => arp_data.DATAB
des_mac[3] => Equal0.IN44
des_mac[4] => eth_head.DATAB
des_mac[4] => arp_data.DATAB
des_mac[4] => Equal0.IN43
des_mac[5] => eth_head.DATAB
des_mac[5] => arp_data.DATAB
des_mac[5] => Equal0.IN42
des_mac[6] => eth_head.DATAB
des_mac[6] => arp_data.DATAB
des_mac[6] => Equal0.IN41
des_mac[7] => eth_head.DATAB
des_mac[7] => arp_data.DATAB
des_mac[7] => Equal0.IN40
des_mac[8] => eth_head.DATAB
des_mac[8] => arp_data.DATAB
des_mac[8] => Equal0.IN39
des_mac[9] => eth_head.DATAB
des_mac[9] => arp_data.DATAB
des_mac[9] => Equal0.IN38
des_mac[10] => eth_head.DATAB
des_mac[10] => arp_data.DATAB
des_mac[10] => Equal0.IN37
des_mac[11] => eth_head.DATAB
des_mac[11] => arp_data.DATAB
des_mac[11] => Equal0.IN36
des_mac[12] => eth_head.DATAB
des_mac[12] => arp_data.DATAB
des_mac[12] => Equal0.IN35
des_mac[13] => eth_head.DATAB
des_mac[13] => arp_data.DATAB
des_mac[13] => Equal0.IN34
des_mac[14] => eth_head.DATAB
des_mac[14] => arp_data.DATAB
des_mac[14] => Equal0.IN33
des_mac[15] => eth_head.DATAB
des_mac[15] => arp_data.DATAB
des_mac[15] => Equal0.IN32
des_mac[16] => eth_head.DATAB
des_mac[16] => arp_data.DATAB
des_mac[16] => Equal0.IN31
des_mac[17] => eth_head.DATAB
des_mac[17] => arp_data.DATAB
des_mac[17] => Equal0.IN30
des_mac[18] => eth_head.DATAB
des_mac[18] => arp_data.DATAB
des_mac[18] => Equal0.IN29
des_mac[19] => eth_head.DATAB
des_mac[19] => arp_data.DATAB
des_mac[19] => Equal0.IN28
des_mac[20] => eth_head.DATAB
des_mac[20] => arp_data.DATAB
des_mac[20] => Equal0.IN27
des_mac[21] => eth_head.DATAB
des_mac[21] => arp_data.DATAB
des_mac[21] => Equal0.IN26
des_mac[22] => eth_head.DATAB
des_mac[22] => arp_data.DATAB
des_mac[22] => Equal0.IN25
des_mac[23] => eth_head.DATAB
des_mac[23] => arp_data.DATAB
des_mac[23] => Equal0.IN24
des_mac[24] => eth_head.DATAB
des_mac[24] => arp_data.DATAB
des_mac[24] => Equal0.IN23
des_mac[25] => eth_head.DATAB
des_mac[25] => arp_data.DATAB
des_mac[25] => Equal0.IN22
des_mac[26] => eth_head.DATAB
des_mac[26] => arp_data.DATAB
des_mac[26] => Equal0.IN21
des_mac[27] => eth_head.DATAB
des_mac[27] => arp_data.DATAB
des_mac[27] => Equal0.IN20
des_mac[28] => eth_head.DATAB
des_mac[28] => arp_data.DATAB
des_mac[28] => Equal0.IN19
des_mac[29] => eth_head.DATAB
des_mac[29] => arp_data.DATAB
des_mac[29] => Equal0.IN18
des_mac[30] => eth_head.DATAB
des_mac[30] => arp_data.DATAB
des_mac[30] => Equal0.IN17
des_mac[31] => eth_head.DATAB
des_mac[31] => arp_data.DATAB
des_mac[31] => Equal0.IN16
des_mac[32] => eth_head.DATAB
des_mac[32] => arp_data.DATAB
des_mac[32] => Equal0.IN15
des_mac[33] => eth_head.DATAB
des_mac[33] => arp_data.DATAB
des_mac[33] => Equal0.IN14
des_mac[34] => eth_head.DATAB
des_mac[34] => arp_data.DATAB
des_mac[34] => Equal0.IN13
des_mac[35] => eth_head.DATAB
des_mac[35] => arp_data.DATAB
des_mac[35] => Equal0.IN12
des_mac[36] => eth_head.DATAB
des_mac[36] => arp_data.DATAB
des_mac[36] => Equal0.IN11
des_mac[37] => eth_head.DATAB
des_mac[37] => arp_data.DATAB
des_mac[37] => Equal0.IN10
des_mac[38] => eth_head.DATAB
des_mac[38] => arp_data.DATAB
des_mac[38] => Equal0.IN9
des_mac[39] => eth_head.DATAB
des_mac[39] => arp_data.DATAB
des_mac[39] => Equal0.IN8
des_mac[40] => eth_head.DATAB
des_mac[40] => arp_data.DATAB
des_mac[40] => Equal0.IN7
des_mac[41] => eth_head.DATAB
des_mac[41] => arp_data.DATAB
des_mac[41] => Equal0.IN6
des_mac[42] => eth_head.DATAB
des_mac[42] => arp_data.DATAB
des_mac[42] => Equal0.IN5
des_mac[43] => eth_head.DATAB
des_mac[43] => arp_data.DATAB
des_mac[43] => Equal0.IN4
des_mac[44] => eth_head.DATAB
des_mac[44] => arp_data.DATAB
des_mac[44] => Equal0.IN3
des_mac[45] => eth_head.DATAB
des_mac[45] => arp_data.DATAB
des_mac[45] => Equal0.IN2
des_mac[46] => eth_head.DATAB
des_mac[46] => arp_data.DATAB
des_mac[46] => Equal0.IN1
des_mac[47] => eth_head.DATAB
des_mac[47] => arp_data.DATAB
des_mac[47] => Equal0.IN0
des_ip[0] => arp_data.DATAB
des_ip[0] => Equal1.IN31
des_ip[1] => arp_data.DATAB
des_ip[1] => Equal1.IN30
des_ip[2] => arp_data.DATAB
des_ip[2] => Equal1.IN29
des_ip[3] => arp_data.DATAB
des_ip[3] => Equal1.IN28
des_ip[4] => arp_data.DATAB
des_ip[4] => Equal1.IN27
des_ip[5] => arp_data.DATAB
des_ip[5] => Equal1.IN26
des_ip[6] => arp_data.DATAB
des_ip[6] => Equal1.IN25
des_ip[7] => arp_data.DATAB
des_ip[7] => Equal1.IN24
des_ip[8] => arp_data.DATAB
des_ip[8] => Equal1.IN23
des_ip[9] => arp_data.DATAB
des_ip[9] => Equal1.IN22
des_ip[10] => arp_data.DATAB
des_ip[10] => Equal1.IN21
des_ip[11] => arp_data.DATAB
des_ip[11] => Equal1.IN20
des_ip[12] => arp_data.DATAB
des_ip[12] => Equal1.IN19
des_ip[13] => arp_data.DATAB
des_ip[13] => Equal1.IN18
des_ip[14] => arp_data.DATAB
des_ip[14] => Equal1.IN17
des_ip[15] => arp_data.DATAB
des_ip[15] => Equal1.IN16
des_ip[16] => arp_data.DATAB
des_ip[16] => Equal1.IN15
des_ip[17] => arp_data.DATAB
des_ip[17] => Equal1.IN14
des_ip[18] => arp_data.DATAB
des_ip[18] => Equal1.IN13
des_ip[19] => arp_data.DATAB
des_ip[19] => Equal1.IN12
des_ip[20] => arp_data.DATAB
des_ip[20] => Equal1.IN11
des_ip[21] => arp_data.DATAB
des_ip[21] => Equal1.IN10
des_ip[22] => arp_data.DATAB
des_ip[22] => Equal1.IN9
des_ip[23] => arp_data.DATAB
des_ip[23] => Equal1.IN8
des_ip[24] => arp_data.DATAB
des_ip[24] => Equal1.IN7
des_ip[25] => arp_data.DATAB
des_ip[25] => Equal1.IN6
des_ip[26] => arp_data.DATAB
des_ip[26] => Equal1.IN5
des_ip[27] => arp_data.DATAB
des_ip[27] => Equal1.IN4
des_ip[28] => arp_data.DATAB
des_ip[28] => Equal1.IN3
des_ip[29] => arp_data.DATAB
des_ip[29] => Equal1.IN2
des_ip[30] => arp_data.DATAB
des_ip[30] => Equal1.IN1
des_ip[31] => arp_data.DATAB
des_ip[31] => Equal1.IN0
crc_data[0] => gmii_txd.DATAB
crc_data[1] => gmii_txd.DATAB
crc_data[2] => gmii_txd.DATAB
crc_data[3] => gmii_txd.DATAB
crc_data[4] => gmii_txd.DATAB
crc_data[5] => gmii_txd.DATAB
crc_data[6] => gmii_txd.DATAB
crc_data[7] => gmii_txd.DATAB
crc_data[8] => gmii_txd.DATAB
crc_data[9] => gmii_txd.DATAB
crc_data[10] => gmii_txd.DATAB
crc_data[11] => gmii_txd.DATAB
crc_data[12] => gmii_txd.DATAB
crc_data[13] => gmii_txd.DATAB
crc_data[14] => gmii_txd.DATAB
crc_data[15] => gmii_txd.DATAB
crc_data[16] => gmii_txd.DATAB
crc_data[17] => gmii_txd.DATAB
crc_data[18] => gmii_txd.DATAB
crc_data[19] => gmii_txd.DATAB
crc_data[20] => gmii_txd.DATAB
crc_data[21] => gmii_txd.DATAB
crc_data[22] => gmii_txd.DATAB
crc_data[23] => gmii_txd.DATAB
crc_data[24] => ~NO_FANOUT~
crc_data[25] => ~NO_FANOUT~
crc_data[26] => ~NO_FANOUT~
crc_data[27] => ~NO_FANOUT~
crc_data[28] => ~NO_FANOUT~
crc_data[29] => ~NO_FANOUT~
crc_data[30] => ~NO_FANOUT~
crc_data[31] => ~NO_FANOUT~
crc_next[0] => gmii_txd.DATAB
crc_next[1] => gmii_txd.DATAB
crc_next[2] => gmii_txd.DATAB
crc_next[3] => gmii_txd.DATAB
crc_next[4] => gmii_txd.DATAB
crc_next[5] => gmii_txd.DATAB
crc_next[6] => gmii_txd.DATAB
crc_next[7] => gmii_txd.DATAB
tx_done <= tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_tx_en <= gmii_tx_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[0] <= gmii_txd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[1] <= gmii_txd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[2] <= gmii_txd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[3] <= gmii_txd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[4] <= gmii_txd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[5] <= gmii_txd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[6] <= gmii_txd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[7] <= gmii_txd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_en <= crc_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_clr <= crc_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eth_udp_loop|arp:u_arp|crc32_d8:u_crc32_d8
clk => crc_data[0]~reg0.CLK
clk => crc_data[1]~reg0.CLK
clk => crc_data[2]~reg0.CLK
clk => crc_data[3]~reg0.CLK
clk => crc_data[4]~reg0.CLK
clk => crc_data[5]~reg0.CLK
clk => crc_data[6]~reg0.CLK
clk => crc_data[7]~reg0.CLK
clk => crc_data[8]~reg0.CLK
clk => crc_data[9]~reg0.CLK
clk => crc_data[10]~reg0.CLK
clk => crc_data[11]~reg0.CLK
clk => crc_data[12]~reg0.CLK
clk => crc_data[13]~reg0.CLK
clk => crc_data[14]~reg0.CLK
clk => crc_data[15]~reg0.CLK
clk => crc_data[16]~reg0.CLK
clk => crc_data[17]~reg0.CLK
clk => crc_data[18]~reg0.CLK
clk => crc_data[19]~reg0.CLK
clk => crc_data[20]~reg0.CLK
clk => crc_data[21]~reg0.CLK
clk => crc_data[22]~reg0.CLK
clk => crc_data[23]~reg0.CLK
clk => crc_data[24]~reg0.CLK
clk => crc_data[25]~reg0.CLK
clk => crc_data[26]~reg0.CLK
clk => crc_data[27]~reg0.CLK
clk => crc_data[28]~reg0.CLK
clk => crc_data[29]~reg0.CLK
clk => crc_data[30]~reg0.CLK
clk => crc_data[31]~reg0.CLK
rst_n => crc_data[0]~reg0.PRESET
rst_n => crc_data[1]~reg0.PRESET
rst_n => crc_data[2]~reg0.PRESET
rst_n => crc_data[3]~reg0.PRESET
rst_n => crc_data[4]~reg0.PRESET
rst_n => crc_data[5]~reg0.PRESET
rst_n => crc_data[6]~reg0.PRESET
rst_n => crc_data[7]~reg0.PRESET
rst_n => crc_data[8]~reg0.PRESET
rst_n => crc_data[9]~reg0.PRESET
rst_n => crc_data[10]~reg0.PRESET
rst_n => crc_data[11]~reg0.PRESET
rst_n => crc_data[12]~reg0.PRESET
rst_n => crc_data[13]~reg0.PRESET
rst_n => crc_data[14]~reg0.PRESET
rst_n => crc_data[15]~reg0.PRESET
rst_n => crc_data[16]~reg0.PRESET
rst_n => crc_data[17]~reg0.PRESET
rst_n => crc_data[18]~reg0.PRESET
rst_n => crc_data[19]~reg0.PRESET
rst_n => crc_data[20]~reg0.PRESET
rst_n => crc_data[21]~reg0.PRESET
rst_n => crc_data[22]~reg0.PRESET
rst_n => crc_data[23]~reg0.PRESET
rst_n => crc_data[24]~reg0.PRESET
rst_n => crc_data[25]~reg0.PRESET
rst_n => crc_data[26]~reg0.PRESET
rst_n => crc_data[27]~reg0.PRESET
rst_n => crc_data[28]~reg0.PRESET
rst_n => crc_data[29]~reg0.PRESET
rst_n => crc_data[30]~reg0.PRESET
rst_n => crc_data[31]~reg0.PRESET
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_data[0] <= crc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[1] <= crc_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[2] <= crc_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[3] <= crc_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[4] <= crc_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[5] <= crc_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[6] <= crc_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[7] <= crc_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[8] <= crc_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[9] <= crc_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[10] <= crc_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[11] <= crc_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[12] <= crc_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[13] <= crc_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[14] <= crc_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[15] <= crc_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[16] <= crc_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[17] <= crc_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[18] <= crc_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[19] <= crc_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[20] <= crc_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[21] <= crc_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[22] <= crc_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[23] <= crc_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[24] <= crc_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[25] <= crc_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[26] <= crc_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[27] <= crc_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[28] <= crc_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[29] <= crc_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[30] <= crc_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[31] <= crc_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_next[0] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[1] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[2] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[3] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[4] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[5] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[6] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[7] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[8] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[9] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[10] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[11] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[12] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[13] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[14] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[15] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[16] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[17] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[18] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[19] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[20] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[21] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[22] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[23] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[24] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[25] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[26] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[27] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[28] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[29] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[30] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[31] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE


|eth_udp_loop|udp:u_udp
rst_n => rst_n.IN3
gmii_rx_clk => gmii_rx_clk.IN1
gmii_rx_dv => gmii_rx_dv.IN1
gmii_rxd[0] => gmii_rxd[0].IN1
gmii_rxd[1] => gmii_rxd[1].IN1
gmii_rxd[2] => gmii_rxd[2].IN1
gmii_rxd[3] => gmii_rxd[3].IN1
gmii_rxd[4] => gmii_rxd[4].IN1
gmii_rxd[5] => gmii_rxd[5].IN1
gmii_rxd[6] => gmii_rxd[6].IN1
gmii_rxd[7] => gmii_rxd[7].IN1
gmii_tx_clk => gmii_tx_clk.IN2
gmii_tx_en <= udp_tx:u_udp_tx.gmii_tx_en
gmii_txd[0] <= crc_d8[0].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[1] <= crc_d8[1].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[2] <= crc_d8[2].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[3] <= crc_d8[3].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[4] <= crc_d8[4].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[5] <= crc_d8[5].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[6] <= crc_d8[6].DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[7] <= crc_d8[7].DB_MAX_OUTPUT_PORT_TYPE
rec_pkt_done <= udp_rx:u_udp_rx.rec_pkt_done
rec_en <= udp_rx:u_udp_rx.rec_en
rec_data[0] <= udp_rx:u_udp_rx.rec_data
rec_data[1] <= udp_rx:u_udp_rx.rec_data
rec_data[2] <= udp_rx:u_udp_rx.rec_data
rec_data[3] <= udp_rx:u_udp_rx.rec_data
rec_data[4] <= udp_rx:u_udp_rx.rec_data
rec_data[5] <= udp_rx:u_udp_rx.rec_data
rec_data[6] <= udp_rx:u_udp_rx.rec_data
rec_data[7] <= udp_rx:u_udp_rx.rec_data
rec_data[8] <= udp_rx:u_udp_rx.rec_data
rec_data[9] <= udp_rx:u_udp_rx.rec_data
rec_data[10] <= udp_rx:u_udp_rx.rec_data
rec_data[11] <= udp_rx:u_udp_rx.rec_data
rec_data[12] <= udp_rx:u_udp_rx.rec_data
rec_data[13] <= udp_rx:u_udp_rx.rec_data
rec_data[14] <= udp_rx:u_udp_rx.rec_data
rec_data[15] <= udp_rx:u_udp_rx.rec_data
rec_data[16] <= udp_rx:u_udp_rx.rec_data
rec_data[17] <= udp_rx:u_udp_rx.rec_data
rec_data[18] <= udp_rx:u_udp_rx.rec_data
rec_data[19] <= udp_rx:u_udp_rx.rec_data
rec_data[20] <= udp_rx:u_udp_rx.rec_data
rec_data[21] <= udp_rx:u_udp_rx.rec_data
rec_data[22] <= udp_rx:u_udp_rx.rec_data
rec_data[23] <= udp_rx:u_udp_rx.rec_data
rec_data[24] <= udp_rx:u_udp_rx.rec_data
rec_data[25] <= udp_rx:u_udp_rx.rec_data
rec_data[26] <= udp_rx:u_udp_rx.rec_data
rec_data[27] <= udp_rx:u_udp_rx.rec_data
rec_data[28] <= udp_rx:u_udp_rx.rec_data
rec_data[29] <= udp_rx:u_udp_rx.rec_data
rec_data[30] <= udp_rx:u_udp_rx.rec_data
rec_data[31] <= udp_rx:u_udp_rx.rec_data
rec_byte_num[0] <= udp_rx:u_udp_rx.rec_byte_num
rec_byte_num[1] <= udp_rx:u_udp_rx.rec_byte_num
rec_byte_num[2] <= udp_rx:u_udp_rx.rec_byte_num
rec_byte_num[3] <= udp_rx:u_udp_rx.rec_byte_num
rec_byte_num[4] <= udp_rx:u_udp_rx.rec_byte_num
rec_byte_num[5] <= udp_rx:u_udp_rx.rec_byte_num
rec_byte_num[6] <= udp_rx:u_udp_rx.rec_byte_num
rec_byte_num[7] <= udp_rx:u_udp_rx.rec_byte_num
rec_byte_num[8] <= udp_rx:u_udp_rx.rec_byte_num
rec_byte_num[9] <= udp_rx:u_udp_rx.rec_byte_num
rec_byte_num[10] <= udp_rx:u_udp_rx.rec_byte_num
rec_byte_num[11] <= udp_rx:u_udp_rx.rec_byte_num
rec_byte_num[12] <= udp_rx:u_udp_rx.rec_byte_num
rec_byte_num[13] <= udp_rx:u_udp_rx.rec_byte_num
rec_byte_num[14] <= udp_rx:u_udp_rx.rec_byte_num
rec_byte_num[15] <= udp_rx:u_udp_rx.rec_byte_num
tx_start_en => tx_start_en.IN1
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data[8] => tx_data[8].IN1
tx_data[9] => tx_data[9].IN1
tx_data[10] => tx_data[10].IN1
tx_data[11] => tx_data[11].IN1
tx_data[12] => tx_data[12].IN1
tx_data[13] => tx_data[13].IN1
tx_data[14] => tx_data[14].IN1
tx_data[15] => tx_data[15].IN1
tx_data[16] => tx_data[16].IN1
tx_data[17] => tx_data[17].IN1
tx_data[18] => tx_data[18].IN1
tx_data[19] => tx_data[19].IN1
tx_data[20] => tx_data[20].IN1
tx_data[21] => tx_data[21].IN1
tx_data[22] => tx_data[22].IN1
tx_data[23] => tx_data[23].IN1
tx_data[24] => tx_data[24].IN1
tx_data[25] => tx_data[25].IN1
tx_data[26] => tx_data[26].IN1
tx_data[27] => tx_data[27].IN1
tx_data[28] => tx_data[28].IN1
tx_data[29] => tx_data[29].IN1
tx_data[30] => tx_data[30].IN1
tx_data[31] => tx_data[31].IN1
tx_byte_num[0] => tx_byte_num[0].IN1
tx_byte_num[1] => tx_byte_num[1].IN1
tx_byte_num[2] => tx_byte_num[2].IN1
tx_byte_num[3] => tx_byte_num[3].IN1
tx_byte_num[4] => tx_byte_num[4].IN1
tx_byte_num[5] => tx_byte_num[5].IN1
tx_byte_num[6] => tx_byte_num[6].IN1
tx_byte_num[7] => tx_byte_num[7].IN1
tx_byte_num[8] => tx_byte_num[8].IN1
tx_byte_num[9] => tx_byte_num[9].IN1
tx_byte_num[10] => tx_byte_num[10].IN1
tx_byte_num[11] => tx_byte_num[11].IN1
tx_byte_num[12] => tx_byte_num[12].IN1
tx_byte_num[13] => tx_byte_num[13].IN1
tx_byte_num[14] => tx_byte_num[14].IN1
tx_byte_num[15] => tx_byte_num[15].IN1
des_mac[0] => des_mac[0].IN1
des_mac[1] => des_mac[1].IN1
des_mac[2] => des_mac[2].IN1
des_mac[3] => des_mac[3].IN1
des_mac[4] => des_mac[4].IN1
des_mac[5] => des_mac[5].IN1
des_mac[6] => des_mac[6].IN1
des_mac[7] => des_mac[7].IN1
des_mac[8] => des_mac[8].IN1
des_mac[9] => des_mac[9].IN1
des_mac[10] => des_mac[10].IN1
des_mac[11] => des_mac[11].IN1
des_mac[12] => des_mac[12].IN1
des_mac[13] => des_mac[13].IN1
des_mac[14] => des_mac[14].IN1
des_mac[15] => des_mac[15].IN1
des_mac[16] => des_mac[16].IN1
des_mac[17] => des_mac[17].IN1
des_mac[18] => des_mac[18].IN1
des_mac[19] => des_mac[19].IN1
des_mac[20] => des_mac[20].IN1
des_mac[21] => des_mac[21].IN1
des_mac[22] => des_mac[22].IN1
des_mac[23] => des_mac[23].IN1
des_mac[24] => des_mac[24].IN1
des_mac[25] => des_mac[25].IN1
des_mac[26] => des_mac[26].IN1
des_mac[27] => des_mac[27].IN1
des_mac[28] => des_mac[28].IN1
des_mac[29] => des_mac[29].IN1
des_mac[30] => des_mac[30].IN1
des_mac[31] => des_mac[31].IN1
des_mac[32] => des_mac[32].IN1
des_mac[33] => des_mac[33].IN1
des_mac[34] => des_mac[34].IN1
des_mac[35] => des_mac[35].IN1
des_mac[36] => des_mac[36].IN1
des_mac[37] => des_mac[37].IN1
des_mac[38] => des_mac[38].IN1
des_mac[39] => des_mac[39].IN1
des_mac[40] => des_mac[40].IN1
des_mac[41] => des_mac[41].IN1
des_mac[42] => des_mac[42].IN1
des_mac[43] => des_mac[43].IN1
des_mac[44] => des_mac[44].IN1
des_mac[45] => des_mac[45].IN1
des_mac[46] => des_mac[46].IN1
des_mac[47] => des_mac[47].IN1
des_ip[0] => des_ip[0].IN1
des_ip[1] => des_ip[1].IN1
des_ip[2] => des_ip[2].IN1
des_ip[3] => des_ip[3].IN1
des_ip[4] => des_ip[4].IN1
des_ip[5] => des_ip[5].IN1
des_ip[6] => des_ip[6].IN1
des_ip[7] => des_ip[7].IN1
des_ip[8] => des_ip[8].IN1
des_ip[9] => des_ip[9].IN1
des_ip[10] => des_ip[10].IN1
des_ip[11] => des_ip[11].IN1
des_ip[12] => des_ip[12].IN1
des_ip[13] => des_ip[13].IN1
des_ip[14] => des_ip[14].IN1
des_ip[15] => des_ip[15].IN1
des_ip[16] => des_ip[16].IN1
des_ip[17] => des_ip[17].IN1
des_ip[18] => des_ip[18].IN1
des_ip[19] => des_ip[19].IN1
des_ip[20] => des_ip[20].IN1
des_ip[21] => des_ip[21].IN1
des_ip[22] => des_ip[22].IN1
des_ip[23] => des_ip[23].IN1
des_ip[24] => des_ip[24].IN1
des_ip[25] => des_ip[25].IN1
des_ip[26] => des_ip[26].IN1
des_ip[27] => des_ip[27].IN1
des_ip[28] => des_ip[28].IN1
des_ip[29] => des_ip[29].IN1
des_ip[30] => des_ip[30].IN1
des_ip[31] => des_ip[31].IN1
tx_done <= udp_tx:u_udp_tx.tx_done
tx_req <= udp_tx:u_udp_tx.tx_req


|eth_udp_loop|udp:u_udp|udp_rx:u_udp_rx
clk => rec_byte_num[0]~reg0.CLK
clk => rec_byte_num[1]~reg0.CLK
clk => rec_byte_num[2]~reg0.CLK
clk => rec_byte_num[3]~reg0.CLK
clk => rec_byte_num[4]~reg0.CLK
clk => rec_byte_num[5]~reg0.CLK
clk => rec_byte_num[6]~reg0.CLK
clk => rec_byte_num[7]~reg0.CLK
clk => rec_byte_num[8]~reg0.CLK
clk => rec_byte_num[9]~reg0.CLK
clk => rec_byte_num[10]~reg0.CLK
clk => rec_byte_num[11]~reg0.CLK
clk => rec_byte_num[12]~reg0.CLK
clk => rec_byte_num[13]~reg0.CLK
clk => rec_byte_num[14]~reg0.CLK
clk => rec_byte_num[15]~reg0.CLK
clk => rec_pkt_done~reg0.CLK
clk => rec_data[0]~reg0.CLK
clk => rec_data[1]~reg0.CLK
clk => rec_data[2]~reg0.CLK
clk => rec_data[3]~reg0.CLK
clk => rec_data[4]~reg0.CLK
clk => rec_data[5]~reg0.CLK
clk => rec_data[6]~reg0.CLK
clk => rec_data[7]~reg0.CLK
clk => rec_data[8]~reg0.CLK
clk => rec_data[9]~reg0.CLK
clk => rec_data[10]~reg0.CLK
clk => rec_data[11]~reg0.CLK
clk => rec_data[12]~reg0.CLK
clk => rec_data[13]~reg0.CLK
clk => rec_data[14]~reg0.CLK
clk => rec_data[15]~reg0.CLK
clk => rec_data[16]~reg0.CLK
clk => rec_data[17]~reg0.CLK
clk => rec_data[18]~reg0.CLK
clk => rec_data[19]~reg0.CLK
clk => rec_data[20]~reg0.CLK
clk => rec_data[21]~reg0.CLK
clk => rec_data[22]~reg0.CLK
clk => rec_data[23]~reg0.CLK
clk => rec_data[24]~reg0.CLK
clk => rec_data[25]~reg0.CLK
clk => rec_data[26]~reg0.CLK
clk => rec_data[27]~reg0.CLK
clk => rec_data[28]~reg0.CLK
clk => rec_data[29]~reg0.CLK
clk => rec_data[30]~reg0.CLK
clk => rec_data[31]~reg0.CLK
clk => rec_en~reg0.CLK
clk => rec_en_cnt[0].CLK
clk => rec_en_cnt[1].CLK
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => data_cnt[3].CLK
clk => data_cnt[4].CLK
clk => data_cnt[5].CLK
clk => data_cnt[6].CLK
clk => data_cnt[7].CLK
clk => data_cnt[8].CLK
clk => data_cnt[9].CLK
clk => data_cnt[10].CLK
clk => data_cnt[11].CLK
clk => data_cnt[12].CLK
clk => data_cnt[13].CLK
clk => data_cnt[14].CLK
clk => data_cnt[15].CLK
clk => data_byte_num[0].CLK
clk => data_byte_num[1].CLK
clk => data_byte_num[2].CLK
clk => data_byte_num[3].CLK
clk => data_byte_num[4].CLK
clk => data_byte_num[5].CLK
clk => data_byte_num[6].CLK
clk => data_byte_num[7].CLK
clk => data_byte_num[8].CLK
clk => data_byte_num[9].CLK
clk => data_byte_num[10].CLK
clk => data_byte_num[11].CLK
clk => data_byte_num[12].CLK
clk => data_byte_num[13].CLK
clk => data_byte_num[14].CLK
clk => data_byte_num[15].CLK
clk => udp_byte_num[0].CLK
clk => udp_byte_num[1].CLK
clk => udp_byte_num[2].CLK
clk => udp_byte_num[3].CLK
clk => udp_byte_num[4].CLK
clk => udp_byte_num[5].CLK
clk => udp_byte_num[6].CLK
clk => udp_byte_num[7].CLK
clk => udp_byte_num[8].CLK
clk => udp_byte_num[9].CLK
clk => udp_byte_num[10].CLK
clk => udp_byte_num[11].CLK
clk => udp_byte_num[12].CLK
clk => udp_byte_num[13].CLK
clk => udp_byte_num[14].CLK
clk => udp_byte_num[15].CLK
clk => ip_head_byte_num[0].CLK
clk => ip_head_byte_num[1].CLK
clk => ip_head_byte_num[2].CLK
clk => ip_head_byte_num[3].CLK
clk => ip_head_byte_num[4].CLK
clk => ip_head_byte_num[5].CLK
clk => des_ip[0].CLK
clk => des_ip[1].CLK
clk => des_ip[2].CLK
clk => des_ip[3].CLK
clk => des_ip[4].CLK
clk => des_ip[5].CLK
clk => des_ip[6].CLK
clk => des_ip[7].CLK
clk => des_ip[8].CLK
clk => des_ip[9].CLK
clk => des_ip[10].CLK
clk => des_ip[11].CLK
clk => des_ip[12].CLK
clk => des_ip[13].CLK
clk => des_ip[14].CLK
clk => des_ip[15].CLK
clk => des_ip[16].CLK
clk => des_ip[17].CLK
clk => des_ip[18].CLK
clk => des_ip[19].CLK
clk => des_ip[20].CLK
clk => des_ip[21].CLK
clk => des_ip[22].CLK
clk => des_ip[23].CLK
clk => eth_type[8].CLK
clk => eth_type[9].CLK
clk => eth_type[10].CLK
clk => eth_type[11].CLK
clk => eth_type[12].CLK
clk => eth_type[13].CLK
clk => eth_type[14].CLK
clk => eth_type[15].CLK
clk => des_mac[0].CLK
clk => des_mac[1].CLK
clk => des_mac[2].CLK
clk => des_mac[3].CLK
clk => des_mac[4].CLK
clk => des_mac[5].CLK
clk => des_mac[6].CLK
clk => des_mac[7].CLK
clk => des_mac[8].CLK
clk => des_mac[9].CLK
clk => des_mac[10].CLK
clk => des_mac[11].CLK
clk => des_mac[12].CLK
clk => des_mac[13].CLK
clk => des_mac[14].CLK
clk => des_mac[15].CLK
clk => des_mac[16].CLK
clk => des_mac[17].CLK
clk => des_mac[18].CLK
clk => des_mac[19].CLK
clk => des_mac[20].CLK
clk => des_mac[21].CLK
clk => des_mac[22].CLK
clk => des_mac[23].CLK
clk => des_mac[24].CLK
clk => des_mac[25].CLK
clk => des_mac[26].CLK
clk => des_mac[27].CLK
clk => des_mac[28].CLK
clk => des_mac[29].CLK
clk => des_mac[30].CLK
clk => des_mac[31].CLK
clk => des_mac[32].CLK
clk => des_mac[33].CLK
clk => des_mac[34].CLK
clk => des_mac[35].CLK
clk => des_mac[36].CLK
clk => des_mac[37].CLK
clk => des_mac[38].CLK
clk => des_mac[39].CLK
clk => des_mac[40].CLK
clk => des_mac[41].CLK
clk => des_mac[42].CLK
clk => des_mac[43].CLK
clk => des_mac[44].CLK
clk => des_mac[45].CLK
clk => des_mac[46].CLK
clk => des_mac[47].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => error_en.CLK
clk => skip_en.CLK
clk => cur_state~1.DATAIN
rst_n => rec_byte_num[0]~reg0.ACLR
rst_n => rec_byte_num[1]~reg0.ACLR
rst_n => rec_byte_num[2]~reg0.ACLR
rst_n => rec_byte_num[3]~reg0.ACLR
rst_n => rec_byte_num[4]~reg0.ACLR
rst_n => rec_byte_num[5]~reg0.ACLR
rst_n => rec_byte_num[6]~reg0.ACLR
rst_n => rec_byte_num[7]~reg0.ACLR
rst_n => rec_byte_num[8]~reg0.ACLR
rst_n => rec_byte_num[9]~reg0.ACLR
rst_n => rec_byte_num[10]~reg0.ACLR
rst_n => rec_byte_num[11]~reg0.ACLR
rst_n => rec_byte_num[12]~reg0.ACLR
rst_n => rec_byte_num[13]~reg0.ACLR
rst_n => rec_byte_num[14]~reg0.ACLR
rst_n => rec_byte_num[15]~reg0.ACLR
rst_n => rec_pkt_done~reg0.ACLR
rst_n => rec_data[0]~reg0.ACLR
rst_n => rec_data[1]~reg0.ACLR
rst_n => rec_data[2]~reg0.ACLR
rst_n => rec_data[3]~reg0.ACLR
rst_n => rec_data[4]~reg0.ACLR
rst_n => rec_data[5]~reg0.ACLR
rst_n => rec_data[6]~reg0.ACLR
rst_n => rec_data[7]~reg0.ACLR
rst_n => rec_data[8]~reg0.ACLR
rst_n => rec_data[9]~reg0.ACLR
rst_n => rec_data[10]~reg0.ACLR
rst_n => rec_data[11]~reg0.ACLR
rst_n => rec_data[12]~reg0.ACLR
rst_n => rec_data[13]~reg0.ACLR
rst_n => rec_data[14]~reg0.ACLR
rst_n => rec_data[15]~reg0.ACLR
rst_n => rec_data[16]~reg0.ACLR
rst_n => rec_data[17]~reg0.ACLR
rst_n => rec_data[18]~reg0.ACLR
rst_n => rec_data[19]~reg0.ACLR
rst_n => rec_data[20]~reg0.ACLR
rst_n => rec_data[21]~reg0.ACLR
rst_n => rec_data[22]~reg0.ACLR
rst_n => rec_data[23]~reg0.ACLR
rst_n => rec_data[24]~reg0.ACLR
rst_n => rec_data[25]~reg0.ACLR
rst_n => rec_data[26]~reg0.ACLR
rst_n => rec_data[27]~reg0.ACLR
rst_n => rec_data[28]~reg0.ACLR
rst_n => rec_data[29]~reg0.ACLR
rst_n => rec_data[30]~reg0.ACLR
rst_n => rec_data[31]~reg0.ACLR
rst_n => rec_en~reg0.ACLR
rst_n => rec_en_cnt[0].ACLR
rst_n => rec_en_cnt[1].ACLR
rst_n => data_cnt[0].ACLR
rst_n => data_cnt[1].ACLR
rst_n => data_cnt[2].ACLR
rst_n => data_cnt[3].ACLR
rst_n => data_cnt[4].ACLR
rst_n => data_cnt[5].ACLR
rst_n => data_cnt[6].ACLR
rst_n => data_cnt[7].ACLR
rst_n => data_cnt[8].ACLR
rst_n => data_cnt[9].ACLR
rst_n => data_cnt[10].ACLR
rst_n => data_cnt[11].ACLR
rst_n => data_cnt[12].ACLR
rst_n => data_cnt[13].ACLR
rst_n => data_cnt[14].ACLR
rst_n => data_cnt[15].ACLR
rst_n => data_byte_num[0].ACLR
rst_n => data_byte_num[1].ACLR
rst_n => data_byte_num[2].ACLR
rst_n => data_byte_num[3].ACLR
rst_n => data_byte_num[4].ACLR
rst_n => data_byte_num[5].ACLR
rst_n => data_byte_num[6].ACLR
rst_n => data_byte_num[7].ACLR
rst_n => data_byte_num[8].ACLR
rst_n => data_byte_num[9].ACLR
rst_n => data_byte_num[10].ACLR
rst_n => data_byte_num[11].ACLR
rst_n => data_byte_num[12].ACLR
rst_n => data_byte_num[13].ACLR
rst_n => data_byte_num[14].ACLR
rst_n => data_byte_num[15].ACLR
rst_n => udp_byte_num[0].ACLR
rst_n => udp_byte_num[1].ACLR
rst_n => udp_byte_num[2].ACLR
rst_n => udp_byte_num[3].ACLR
rst_n => udp_byte_num[4].ACLR
rst_n => udp_byte_num[5].ACLR
rst_n => udp_byte_num[6].ACLR
rst_n => udp_byte_num[7].ACLR
rst_n => udp_byte_num[8].ACLR
rst_n => udp_byte_num[9].ACLR
rst_n => udp_byte_num[10].ACLR
rst_n => udp_byte_num[11].ACLR
rst_n => udp_byte_num[12].ACLR
rst_n => udp_byte_num[13].ACLR
rst_n => udp_byte_num[14].ACLR
rst_n => udp_byte_num[15].ACLR
rst_n => ip_head_byte_num[0].ACLR
rst_n => ip_head_byte_num[1].ACLR
rst_n => ip_head_byte_num[2].ACLR
rst_n => ip_head_byte_num[3].ACLR
rst_n => ip_head_byte_num[4].ACLR
rst_n => ip_head_byte_num[5].ACLR
rst_n => des_ip[0].ACLR
rst_n => des_ip[1].ACLR
rst_n => des_ip[2].ACLR
rst_n => des_ip[3].ACLR
rst_n => des_ip[4].ACLR
rst_n => des_ip[5].ACLR
rst_n => des_ip[6].ACLR
rst_n => des_ip[7].ACLR
rst_n => des_ip[8].ACLR
rst_n => des_ip[9].ACLR
rst_n => des_ip[10].ACLR
rst_n => des_ip[11].ACLR
rst_n => des_ip[12].ACLR
rst_n => des_ip[13].ACLR
rst_n => des_ip[14].ACLR
rst_n => des_ip[15].ACLR
rst_n => des_ip[16].ACLR
rst_n => des_ip[17].ACLR
rst_n => des_ip[18].ACLR
rst_n => des_ip[19].ACLR
rst_n => des_ip[20].ACLR
rst_n => des_ip[21].ACLR
rst_n => des_ip[22].ACLR
rst_n => des_ip[23].ACLR
rst_n => eth_type[8].ACLR
rst_n => eth_type[9].ACLR
rst_n => eth_type[10].ACLR
rst_n => eth_type[11].ACLR
rst_n => eth_type[12].ACLR
rst_n => eth_type[13].ACLR
rst_n => eth_type[14].ACLR
rst_n => eth_type[15].ACLR
rst_n => des_mac[0].ACLR
rst_n => des_mac[1].ACLR
rst_n => des_mac[2].ACLR
rst_n => des_mac[3].ACLR
rst_n => des_mac[4].ACLR
rst_n => des_mac[5].ACLR
rst_n => des_mac[6].ACLR
rst_n => des_mac[7].ACLR
rst_n => des_mac[8].ACLR
rst_n => des_mac[9].ACLR
rst_n => des_mac[10].ACLR
rst_n => des_mac[11].ACLR
rst_n => des_mac[12].ACLR
rst_n => des_mac[13].ACLR
rst_n => des_mac[14].ACLR
rst_n => des_mac[15].ACLR
rst_n => des_mac[16].ACLR
rst_n => des_mac[17].ACLR
rst_n => des_mac[18].ACLR
rst_n => des_mac[19].ACLR
rst_n => des_mac[20].ACLR
rst_n => des_mac[21].ACLR
rst_n => des_mac[22].ACLR
rst_n => des_mac[23].ACLR
rst_n => des_mac[24].ACLR
rst_n => des_mac[25].ACLR
rst_n => des_mac[26].ACLR
rst_n => des_mac[27].ACLR
rst_n => des_mac[28].ACLR
rst_n => des_mac[29].ACLR
rst_n => des_mac[30].ACLR
rst_n => des_mac[31].ACLR
rst_n => des_mac[32].ACLR
rst_n => des_mac[33].ACLR
rst_n => des_mac[34].ACLR
rst_n => des_mac[35].ACLR
rst_n => des_mac[36].ACLR
rst_n => des_mac[37].ACLR
rst_n => des_mac[38].ACLR
rst_n => des_mac[39].ACLR
rst_n => des_mac[40].ACLR
rst_n => des_mac[41].ACLR
rst_n => des_mac[42].ACLR
rst_n => des_mac[43].ACLR
rst_n => des_mac[44].ACLR
rst_n => des_mac[45].ACLR
rst_n => des_mac[46].ACLR
rst_n => des_mac[47].ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => error_en.ACLR
rst_n => skip_en.ACLR
rst_n => cur_state~3.DATAIN
gmii_rx_dv => always2.IN1
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => error_en.OUTPUTSELECT
gmii_rx_dv => skip_en.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => des_mac.OUTPUTSELECT
gmii_rx_dv => eth_type.OUTPUTSELECT
gmii_rx_dv => eth_type.OUTPUTSELECT
gmii_rx_dv => eth_type.OUTPUTSELECT
gmii_rx_dv => eth_type.OUTPUTSELECT
gmii_rx_dv => eth_type.OUTPUTSELECT
gmii_rx_dv => eth_type.OUTPUTSELECT
gmii_rx_dv => eth_type.OUTPUTSELECT
gmii_rx_dv => eth_type.OUTPUTSELECT
gmii_rx_dv => skip_en.OUTPUTSELECT
gmii_rx_dv => error_en.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => ip_head_byte_num.OUTPUTSELECT
gmii_rx_dv => ip_head_byte_num.OUTPUTSELECT
gmii_rx_dv => ip_head_byte_num.OUTPUTSELECT
gmii_rx_dv => ip_head_byte_num.OUTPUTSELECT
gmii_rx_dv => ip_head_byte_num.OUTPUTSELECT
gmii_rx_dv => ip_head_byte_num.OUTPUTSELECT
gmii_rx_dv => error_en.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => des_ip.OUTPUTSELECT
gmii_rx_dv => skip_en.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => cnt.OUTPUTSELECT
gmii_rx_dv => udp_byte_num.OUTPUTSELECT
gmii_rx_dv => udp_byte_num.OUTPUTSELECT
gmii_rx_dv => udp_byte_num.OUTPUTSELECT
gmii_rx_dv => udp_byte_num.OUTPUTSELECT
gmii_rx_dv => udp_byte_num.OUTPUTSELECT
gmii_rx_dv => udp_byte_num.OUTPUTSELECT
gmii_rx_dv => udp_byte_num.OUTPUTSELECT
gmii_rx_dv => udp_byte_num.OUTPUTSELECT
gmii_rx_dv => udp_byte_num.OUTPUTSELECT
gmii_rx_dv => udp_byte_num.OUTPUTSELECT
gmii_rx_dv => udp_byte_num.OUTPUTSELECT
gmii_rx_dv => udp_byte_num.OUTPUTSELECT
gmii_rx_dv => udp_byte_num.OUTPUTSELECT
gmii_rx_dv => udp_byte_num.OUTPUTSELECT
gmii_rx_dv => udp_byte_num.OUTPUTSELECT
gmii_rx_dv => udp_byte_num.OUTPUTSELECT
gmii_rx_dv => data_byte_num.OUTPUTSELECT
gmii_rx_dv => data_byte_num.OUTPUTSELECT
gmii_rx_dv => data_byte_num.OUTPUTSELECT
gmii_rx_dv => data_byte_num.OUTPUTSELECT
gmii_rx_dv => data_byte_num.OUTPUTSELECT
gmii_rx_dv => data_byte_num.OUTPUTSELECT
gmii_rx_dv => data_byte_num.OUTPUTSELECT
gmii_rx_dv => data_byte_num.OUTPUTSELECT
gmii_rx_dv => data_byte_num.OUTPUTSELECT
gmii_rx_dv => data_byte_num.OUTPUTSELECT
gmii_rx_dv => data_byte_num.OUTPUTSELECT
gmii_rx_dv => data_byte_num.OUTPUTSELECT
gmii_rx_dv => data_byte_num.OUTPUTSELECT
gmii_rx_dv => data_byte_num.OUTPUTSELECT
gmii_rx_dv => data_byte_num.OUTPUTSELECT
gmii_rx_dv => data_byte_num.OUTPUTSELECT
gmii_rx_dv => skip_en.OUTPUTSELECT
gmii_rx_dv => data_cnt.OUTPUTSELECT
gmii_rx_dv => data_cnt.OUTPUTSELECT
gmii_rx_dv => data_cnt.OUTPUTSELECT
gmii_rx_dv => data_cnt.OUTPUTSELECT
gmii_rx_dv => data_cnt.OUTPUTSELECT
gmii_rx_dv => data_cnt.OUTPUTSELECT
gmii_rx_dv => data_cnt.OUTPUTSELECT
gmii_rx_dv => data_cnt.OUTPUTSELECT
gmii_rx_dv => data_cnt.OUTPUTSELECT
gmii_rx_dv => data_cnt.OUTPUTSELECT
gmii_rx_dv => data_cnt.OUTPUTSELECT
gmii_rx_dv => data_cnt.OUTPUTSELECT
gmii_rx_dv => data_cnt.OUTPUTSELECT
gmii_rx_dv => data_cnt.OUTPUTSELECT
gmii_rx_dv => data_cnt.OUTPUTSELECT
gmii_rx_dv => data_cnt.OUTPUTSELECT
gmii_rx_dv => rec_en_cnt.OUTPUTSELECT
gmii_rx_dv => rec_en_cnt.OUTPUTSELECT
gmii_rx_dv => rec_pkt_done.OUTPUTSELECT
gmii_rx_dv => rec_en.OUTPUTSELECT
gmii_rx_dv => rec_byte_num.OUTPUTSELECT
gmii_rx_dv => rec_byte_num.OUTPUTSELECT
gmii_rx_dv => rec_byte_num.OUTPUTSELECT
gmii_rx_dv => rec_byte_num.OUTPUTSELECT
gmii_rx_dv => rec_byte_num.OUTPUTSELECT
gmii_rx_dv => rec_byte_num.OUTPUTSELECT
gmii_rx_dv => rec_byte_num.OUTPUTSELECT
gmii_rx_dv => rec_byte_num.OUTPUTSELECT
gmii_rx_dv => rec_byte_num.OUTPUTSELECT
gmii_rx_dv => rec_byte_num.OUTPUTSELECT
gmii_rx_dv => rec_byte_num.OUTPUTSELECT
gmii_rx_dv => rec_byte_num.OUTPUTSELECT
gmii_rx_dv => rec_byte_num.OUTPUTSELECT
gmii_rx_dv => rec_byte_num.OUTPUTSELECT
gmii_rx_dv => rec_byte_num.OUTPUTSELECT
gmii_rx_dv => rec_byte_num.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => rec_data.OUTPUTSELECT
gmii_rx_dv => always2.IN1
gmii_rxd[0] => eth_type.DATAB
gmii_rxd[0] => des_mac.DATAB
gmii_rxd[0] => des_ip.DATAB
gmii_rxd[0] => des_ip.DATAB
gmii_rxd[0] => ip_head_byte_num.DATAB
gmii_rxd[0] => udp_byte_num.DATAB
gmii_rxd[0] => udp_byte_num.DATAB
gmii_rxd[0] => rec_data.DATAB
gmii_rxd[0] => rec_data.DATAB
gmii_rxd[0] => rec_data.DATAB
gmii_rxd[0] => rec_data.DATAB
gmii_rxd[0] => Equal0.IN3
gmii_rxd[0] => Equal2.IN4
gmii_rxd[0] => Equal8.IN7
gmii_rxd[0] => Equal11.IN1
gmii_rxd[0] => Equal14.IN7
gmii_rxd[1] => eth_type.DATAB
gmii_rxd[1] => des_mac.DATAB
gmii_rxd[1] => des_ip.DATAB
gmii_rxd[1] => des_ip.DATAB
gmii_rxd[1] => ip_head_byte_num.DATAB
gmii_rxd[1] => udp_byte_num.DATAB
gmii_rxd[1] => udp_byte_num.DATAB
gmii_rxd[1] => rec_data.DATAB
gmii_rxd[1] => rec_data.DATAB
gmii_rxd[1] => rec_data.DATAB
gmii_rxd[1] => rec_data.DATAB
gmii_rxd[1] => Equal0.IN7
gmii_rxd[1] => Equal2.IN7
gmii_rxd[1] => Equal8.IN6
gmii_rxd[1] => Equal11.IN7
gmii_rxd[1] => Equal14.IN1
gmii_rxd[2] => eth_type.DATAB
gmii_rxd[2] => des_mac.DATAB
gmii_rxd[2] => des_ip.DATAB
gmii_rxd[2] => des_ip.DATAB
gmii_rxd[2] => ip_head_byte_num.DATAB
gmii_rxd[2] => udp_byte_num.DATAB
gmii_rxd[2] => udp_byte_num.DATAB
gmii_rxd[2] => rec_data.DATAB
gmii_rxd[2] => rec_data.DATAB
gmii_rxd[2] => rec_data.DATAB
gmii_rxd[2] => rec_data.DATAB
gmii_rxd[2] => Equal0.IN2
gmii_rxd[2] => Equal2.IN3
gmii_rxd[2] => Equal8.IN5
gmii_rxd[2] => Equal11.IN6
gmii_rxd[2] => Equal14.IN6
gmii_rxd[3] => eth_type.DATAB
gmii_rxd[3] => des_mac.DATAB
gmii_rxd[3] => des_ip.DATAB
gmii_rxd[3] => des_ip.DATAB
gmii_rxd[3] => ip_head_byte_num.DATAB
gmii_rxd[3] => udp_byte_num.DATAB
gmii_rxd[3] => udp_byte_num.DATAB
gmii_rxd[3] => rec_data.DATAB
gmii_rxd[3] => rec_data.DATAB
gmii_rxd[3] => rec_data.DATAB
gmii_rxd[3] => rec_data.DATAB
gmii_rxd[3] => Equal0.IN6
gmii_rxd[3] => Equal2.IN6
gmii_rxd[3] => Equal8.IN4
gmii_rxd[3] => Equal11.IN5
gmii_rxd[3] => Equal14.IN0
gmii_rxd[4] => eth_type.DATAB
gmii_rxd[4] => des_mac.DATAB
gmii_rxd[4] => des_ip.DATAB
gmii_rxd[4] => des_ip.DATAB
gmii_rxd[4] => udp_byte_num.DATAB
gmii_rxd[4] => udp_byte_num.DATAB
gmii_rxd[4] => rec_data.DATAB
gmii_rxd[4] => rec_data.DATAB
gmii_rxd[4] => rec_data.DATAB
gmii_rxd[4] => rec_data.DATAB
gmii_rxd[4] => Equal0.IN1
gmii_rxd[4] => Equal2.IN2
gmii_rxd[4] => Equal8.IN3
gmii_rxd[4] => Equal11.IN0
gmii_rxd[4] => Equal14.IN5
gmii_rxd[5] => eth_type.DATAB
gmii_rxd[5] => des_mac.DATAB
gmii_rxd[5] => des_ip.DATAB
gmii_rxd[5] => des_ip.DATAB
gmii_rxd[5] => udp_byte_num.DATAB
gmii_rxd[5] => udp_byte_num.DATAB
gmii_rxd[5] => rec_data.DATAB
gmii_rxd[5] => rec_data.DATAB
gmii_rxd[5] => rec_data.DATAB
gmii_rxd[5] => rec_data.DATAB
gmii_rxd[5] => Equal0.IN5
gmii_rxd[5] => Equal2.IN5
gmii_rxd[5] => Equal8.IN2
gmii_rxd[5] => Equal11.IN4
gmii_rxd[5] => Equal14.IN4
gmii_rxd[6] => eth_type.DATAB
gmii_rxd[6] => des_mac.DATAB
gmii_rxd[6] => des_ip.DATAB
gmii_rxd[6] => des_ip.DATAB
gmii_rxd[6] => udp_byte_num.DATAB
gmii_rxd[6] => udp_byte_num.DATAB
gmii_rxd[6] => rec_data.DATAB
gmii_rxd[6] => rec_data.DATAB
gmii_rxd[6] => rec_data.DATAB
gmii_rxd[6] => rec_data.DATAB
gmii_rxd[6] => Equal0.IN0
gmii_rxd[6] => Equal2.IN1
gmii_rxd[6] => Equal8.IN1
gmii_rxd[6] => Equal11.IN3
gmii_rxd[6] => Equal14.IN3
gmii_rxd[7] => eth_type.DATAB
gmii_rxd[7] => des_mac.DATAB
gmii_rxd[7] => des_ip.DATAB
gmii_rxd[7] => des_ip.DATAB
gmii_rxd[7] => udp_byte_num.DATAB
gmii_rxd[7] => udp_byte_num.DATAB
gmii_rxd[7] => rec_data.DATAB
gmii_rxd[7] => rec_data.DATAB
gmii_rxd[7] => rec_data.DATAB
gmii_rxd[7] => rec_data.DATAB
gmii_rxd[7] => Equal0.IN4
gmii_rxd[7] => Equal2.IN0
gmii_rxd[7] => Equal8.IN0
gmii_rxd[7] => Equal11.IN2
gmii_rxd[7] => Equal14.IN2
rec_pkt_done <= rec_pkt_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_en <= rec_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[0] <= rec_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[1] <= rec_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[2] <= rec_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[3] <= rec_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[4] <= rec_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[5] <= rec_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[6] <= rec_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[7] <= rec_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[8] <= rec_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[9] <= rec_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[10] <= rec_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[11] <= rec_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[12] <= rec_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[13] <= rec_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[14] <= rec_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[15] <= rec_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[16] <= rec_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[17] <= rec_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[18] <= rec_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[19] <= rec_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[20] <= rec_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[21] <= rec_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[22] <= rec_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[23] <= rec_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[24] <= rec_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[25] <= rec_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[26] <= rec_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[27] <= rec_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[28] <= rec_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[29] <= rec_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[30] <= rec_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_data[31] <= rec_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[0] <= rec_byte_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[1] <= rec_byte_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[2] <= rec_byte_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[3] <= rec_byte_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[4] <= rec_byte_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[5] <= rec_byte_num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[6] <= rec_byte_num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[7] <= rec_byte_num[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[8] <= rec_byte_num[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[9] <= rec_byte_num[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[10] <= rec_byte_num[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[11] <= rec_byte_num[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[12] <= rec_byte_num[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[13] <= rec_byte_num[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[14] <= rec_byte_num[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rec_byte_num[15] <= rec_byte_num[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx
clk => crc_clr~reg0.CLK
clk => tx_done~reg0.CLK
clk => eth_head[0][0].CLK
clk => eth_head[0][1].CLK
clk => eth_head[0][2].CLK
clk => eth_head[0][3].CLK
clk => eth_head[0][4].CLK
clk => eth_head[0][5].CLK
clk => eth_head[0][6].CLK
clk => eth_head[0][7].CLK
clk => eth_head[1][0].CLK
clk => eth_head[1][1].CLK
clk => eth_head[1][2].CLK
clk => eth_head[1][3].CLK
clk => eth_head[1][4].CLK
clk => eth_head[1][5].CLK
clk => eth_head[1][6].CLK
clk => eth_head[1][7].CLK
clk => eth_head[2][0].CLK
clk => eth_head[2][1].CLK
clk => eth_head[2][2].CLK
clk => eth_head[2][3].CLK
clk => eth_head[2][4].CLK
clk => eth_head[2][5].CLK
clk => eth_head[2][6].CLK
clk => eth_head[2][7].CLK
clk => eth_head[3][0].CLK
clk => eth_head[3][1].CLK
clk => eth_head[3][2].CLK
clk => eth_head[3][3].CLK
clk => eth_head[3][4].CLK
clk => eth_head[3][5].CLK
clk => eth_head[3][6].CLK
clk => eth_head[3][7].CLK
clk => eth_head[4][0].CLK
clk => eth_head[4][1].CLK
clk => eth_head[4][2].CLK
clk => eth_head[4][3].CLK
clk => eth_head[4][4].CLK
clk => eth_head[4][5].CLK
clk => eth_head[4][6].CLK
clk => eth_head[4][7].CLK
clk => eth_head[5][0].CLK
clk => eth_head[5][1].CLK
clk => eth_head[5][2].CLK
clk => eth_head[5][3].CLK
clk => eth_head[5][4].CLK
clk => eth_head[5][5].CLK
clk => eth_head[5][6].CLK
clk => eth_head[5][7].CLK
clk => real_add_cnt[0].CLK
clk => real_add_cnt[1].CLK
clk => real_add_cnt[2].CLK
clk => real_add_cnt[3].CLK
clk => real_add_cnt[4].CLK
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => data_cnt[3].CLK
clk => data_cnt[4].CLK
clk => data_cnt[5].CLK
clk => data_cnt[6].CLK
clk => data_cnt[7].CLK
clk => data_cnt[8].CLK
clk => data_cnt[9].CLK
clk => data_cnt[10].CLK
clk => data_cnt[11].CLK
clk => data_cnt[12].CLK
clk => data_cnt[13].CLK
clk => data_cnt[14].CLK
clk => data_cnt[15].CLK
clk => tx_done_t.CLK
clk => tx_req~reg0.CLK
clk => gmii_txd[0]~reg0.CLK
clk => gmii_txd[1]~reg0.CLK
clk => gmii_txd[2]~reg0.CLK
clk => gmii_txd[3]~reg0.CLK
clk => gmii_txd[4]~reg0.CLK
clk => gmii_txd[5]~reg0.CLK
clk => gmii_txd[6]~reg0.CLK
clk => gmii_txd[7]~reg0.CLK
clk => gmii_tx_en~reg0.CLK
clk => crc_en~reg0.CLK
clk => tx_byte_sel[0].CLK
clk => tx_byte_sel[1].CLK
clk => ip_head[0][0].CLK
clk => ip_head[0][1].CLK
clk => ip_head[0][2].CLK
clk => ip_head[0][3].CLK
clk => ip_head[0][4].CLK
clk => ip_head[0][5].CLK
clk => ip_head[0][6].CLK
clk => ip_head[0][7].CLK
clk => ip_head[0][8].CLK
clk => ip_head[0][9].CLK
clk => ip_head[0][10].CLK
clk => ip_head[0][11].CLK
clk => ip_head[0][12].CLK
clk => ip_head[0][13].CLK
clk => ip_head[0][14].CLK
clk => ip_head[0][15].CLK
clk => ip_head[0][16].CLK
clk => ip_head[0][17].CLK
clk => ip_head[0][18].CLK
clk => ip_head[0][19].CLK
clk => ip_head[0][20].CLK
clk => ip_head[0][21].CLK
clk => ip_head[0][22].CLK
clk => ip_head[0][23].CLK
clk => ip_head[0][24].CLK
clk => ip_head[0][25].CLK
clk => ip_head[0][26].CLK
clk => ip_head[0][27].CLK
clk => ip_head[0][28].CLK
clk => ip_head[0][29].CLK
clk => ip_head[0][30].CLK
clk => ip_head[0][31].CLK
clk => ip_head[1][0].CLK
clk => ip_head[1][1].CLK
clk => ip_head[1][2].CLK
clk => ip_head[1][3].CLK
clk => ip_head[1][4].CLK
clk => ip_head[1][5].CLK
clk => ip_head[1][6].CLK
clk => ip_head[1][7].CLK
clk => ip_head[1][8].CLK
clk => ip_head[1][9].CLK
clk => ip_head[1][10].CLK
clk => ip_head[1][11].CLK
clk => ip_head[1][12].CLK
clk => ip_head[1][13].CLK
clk => ip_head[1][14].CLK
clk => ip_head[1][15].CLK
clk => ip_head[1][16].CLK
clk => ip_head[1][17].CLK
clk => ip_head[1][18].CLK
clk => ip_head[1][19].CLK
clk => ip_head[1][20].CLK
clk => ip_head[1][21].CLK
clk => ip_head[1][22].CLK
clk => ip_head[1][23].CLK
clk => ip_head[1][24].CLK
clk => ip_head[1][25].CLK
clk => ip_head[1][26].CLK
clk => ip_head[1][27].CLK
clk => ip_head[1][28].CLK
clk => ip_head[1][29].CLK
clk => ip_head[1][30].CLK
clk => ip_head[1][31].CLK
clk => ip_head[2][0].CLK
clk => ip_head[2][1].CLK
clk => ip_head[2][2].CLK
clk => ip_head[2][3].CLK
clk => ip_head[2][4].CLK
clk => ip_head[2][5].CLK
clk => ip_head[2][6].CLK
clk => ip_head[2][7].CLK
clk => ip_head[2][8].CLK
clk => ip_head[2][9].CLK
clk => ip_head[2][10].CLK
clk => ip_head[2][11].CLK
clk => ip_head[2][12].CLK
clk => ip_head[2][13].CLK
clk => ip_head[2][14].CLK
clk => ip_head[2][15].CLK
clk => ip_head[2][16].CLK
clk => ip_head[2][17].CLK
clk => ip_head[2][18].CLK
clk => ip_head[2][19].CLK
clk => ip_head[2][20].CLK
clk => ip_head[2][21].CLK
clk => ip_head[2][22].CLK
clk => ip_head[2][23].CLK
clk => ip_head[2][24].CLK
clk => ip_head[2][25].CLK
clk => ip_head[2][26].CLK
clk => ip_head[2][27].CLK
clk => ip_head[2][28].CLK
clk => ip_head[2][29].CLK
clk => ip_head[2][30].CLK
clk => ip_head[2][31].CLK
clk => ip_head[3][0].CLK
clk => ip_head[3][1].CLK
clk => ip_head[3][2].CLK
clk => ip_head[3][3].CLK
clk => ip_head[3][4].CLK
clk => ip_head[3][5].CLK
clk => ip_head[3][6].CLK
clk => ip_head[3][7].CLK
clk => ip_head[3][8].CLK
clk => ip_head[3][9].CLK
clk => ip_head[3][10].CLK
clk => ip_head[3][11].CLK
clk => ip_head[3][12].CLK
clk => ip_head[3][13].CLK
clk => ip_head[3][14].CLK
clk => ip_head[3][15].CLK
clk => ip_head[3][16].CLK
clk => ip_head[3][17].CLK
clk => ip_head[3][18].CLK
clk => ip_head[3][19].CLK
clk => ip_head[3][20].CLK
clk => ip_head[3][21].CLK
clk => ip_head[3][22].CLK
clk => ip_head[3][23].CLK
clk => ip_head[3][24].CLK
clk => ip_head[3][25].CLK
clk => ip_head[3][26].CLK
clk => ip_head[3][27].CLK
clk => ip_head[3][28].CLK
clk => ip_head[3][29].CLK
clk => ip_head[3][30].CLK
clk => ip_head[3][31].CLK
clk => ip_head[4][0].CLK
clk => ip_head[4][1].CLK
clk => ip_head[4][2].CLK
clk => ip_head[4][3].CLK
clk => ip_head[4][4].CLK
clk => ip_head[4][5].CLK
clk => ip_head[4][6].CLK
clk => ip_head[4][7].CLK
clk => ip_head[4][8].CLK
clk => ip_head[4][9].CLK
clk => ip_head[4][10].CLK
clk => ip_head[4][11].CLK
clk => ip_head[4][12].CLK
clk => ip_head[4][13].CLK
clk => ip_head[4][14].CLK
clk => ip_head[4][15].CLK
clk => ip_head[4][16].CLK
clk => ip_head[4][17].CLK
clk => ip_head[4][18].CLK
clk => ip_head[4][19].CLK
clk => ip_head[4][20].CLK
clk => ip_head[4][21].CLK
clk => ip_head[4][22].CLK
clk => ip_head[4][23].CLK
clk => ip_head[4][24].CLK
clk => ip_head[4][25].CLK
clk => ip_head[4][26].CLK
clk => ip_head[4][27].CLK
clk => ip_head[4][28].CLK
clk => ip_head[4][29].CLK
clk => ip_head[4][30].CLK
clk => ip_head[4][31].CLK
clk => ip_head[5][0].CLK
clk => ip_head[5][1].CLK
clk => ip_head[5][2].CLK
clk => ip_head[5][3].CLK
clk => ip_head[5][4].CLK
clk => ip_head[5][5].CLK
clk => ip_head[5][6].CLK
clk => ip_head[5][7].CLK
clk => ip_head[5][8].CLK
clk => ip_head[5][9].CLK
clk => ip_head[5][10].CLK
clk => ip_head[5][11].CLK
clk => ip_head[5][12].CLK
clk => ip_head[5][13].CLK
clk => ip_head[5][14].CLK
clk => ip_head[5][15].CLK
clk => ip_head[5][16].CLK
clk => ip_head[5][17].CLK
clk => ip_head[5][18].CLK
clk => ip_head[5][19].CLK
clk => ip_head[5][20].CLK
clk => ip_head[5][21].CLK
clk => ip_head[5][22].CLK
clk => ip_head[5][23].CLK
clk => ip_head[5][24].CLK
clk => ip_head[5][25].CLK
clk => ip_head[5][26].CLK
clk => ip_head[5][27].CLK
clk => ip_head[5][28].CLK
clk => ip_head[5][29].CLK
clk => ip_head[5][30].CLK
clk => ip_head[5][31].CLK
clk => ip_head[6][0].CLK
clk => ip_head[6][1].CLK
clk => ip_head[6][2].CLK
clk => ip_head[6][3].CLK
clk => ip_head[6][4].CLK
clk => ip_head[6][5].CLK
clk => ip_head[6][6].CLK
clk => ip_head[6][7].CLK
clk => ip_head[6][8].CLK
clk => ip_head[6][9].CLK
clk => ip_head[6][10].CLK
clk => ip_head[6][11].CLK
clk => ip_head[6][12].CLK
clk => ip_head[6][13].CLK
clk => ip_head[6][14].CLK
clk => ip_head[6][15].CLK
clk => ip_head[6][16].CLK
clk => ip_head[6][17].CLK
clk => ip_head[6][18].CLK
clk => ip_head[6][19].CLK
clk => ip_head[6][20].CLK
clk => ip_head[6][21].CLK
clk => ip_head[6][22].CLK
clk => ip_head[6][23].CLK
clk => ip_head[6][24].CLK
clk => ip_head[6][25].CLK
clk => ip_head[6][26].CLK
clk => ip_head[6][27].CLK
clk => ip_head[6][28].CLK
clk => ip_head[6][29].CLK
clk => ip_head[6][30].CLK
clk => ip_head[6][31].CLK
clk => check_buffer[0].CLK
clk => check_buffer[1].CLK
clk => check_buffer[2].CLK
clk => check_buffer[3].CLK
clk => check_buffer[4].CLK
clk => check_buffer[5].CLK
clk => check_buffer[6].CLK
clk => check_buffer[7].CLK
clk => check_buffer[8].CLK
clk => check_buffer[9].CLK
clk => check_buffer[10].CLK
clk => check_buffer[11].CLK
clk => check_buffer[12].CLK
clk => check_buffer[13].CLK
clk => check_buffer[14].CLK
clk => check_buffer[15].CLK
clk => check_buffer[16].CLK
clk => check_buffer[17].CLK
clk => check_buffer[18].CLK
clk => check_buffer[19].CLK
clk => check_buffer[20].CLK
clk => check_buffer[21].CLK
clk => check_buffer[22].CLK
clk => check_buffer[23].CLK
clk => check_buffer[24].CLK
clk => check_buffer[25].CLK
clk => check_buffer[26].CLK
clk => check_buffer[27].CLK
clk => check_buffer[28].CLK
clk => check_buffer[29].CLK
clk => check_buffer[30].CLK
clk => check_buffer[31].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => skip_en.CLK
clk => trig_tx_en.CLK
clk => udp_num[0].CLK
clk => udp_num[1].CLK
clk => udp_num[2].CLK
clk => udp_num[3].CLK
clk => udp_num[4].CLK
clk => udp_num[5].CLK
clk => udp_num[6].CLK
clk => udp_num[7].CLK
clk => udp_num[8].CLK
clk => udp_num[9].CLK
clk => udp_num[10].CLK
clk => udp_num[11].CLK
clk => udp_num[12].CLK
clk => udp_num[13].CLK
clk => udp_num[14].CLK
clk => udp_num[15].CLK
clk => total_num[0].CLK
clk => total_num[1].CLK
clk => total_num[2].CLK
clk => total_num[3].CLK
clk => total_num[4].CLK
clk => total_num[5].CLK
clk => total_num[6].CLK
clk => total_num[7].CLK
clk => total_num[8].CLK
clk => total_num[9].CLK
clk => total_num[10].CLK
clk => total_num[11].CLK
clk => total_num[12].CLK
clk => total_num[13].CLK
clk => total_num[14].CLK
clk => total_num[15].CLK
clk => tx_data_num[0].CLK
clk => tx_data_num[1].CLK
clk => tx_data_num[2].CLK
clk => tx_data_num[3].CLK
clk => tx_data_num[4].CLK
clk => tx_data_num[5].CLK
clk => tx_data_num[6].CLK
clk => tx_data_num[7].CLK
clk => tx_data_num[8].CLK
clk => tx_data_num[9].CLK
clk => tx_data_num[10].CLK
clk => tx_data_num[11].CLK
clk => tx_data_num[12].CLK
clk => tx_data_num[13].CLK
clk => tx_data_num[14].CLK
clk => tx_data_num[15].CLK
clk => start_en_d1.CLK
clk => start_en_d0.CLK
clk => cur_state~1.DATAIN
rst_n => eth_head[0][0].PRESET
rst_n => eth_head[0][1].PRESET
rst_n => eth_head[0][2].PRESET
rst_n => eth_head[0][3].PRESET
rst_n => eth_head[0][4].PRESET
rst_n => eth_head[0][5].PRESET
rst_n => eth_head[0][6].PRESET
rst_n => eth_head[0][7].PRESET
rst_n => eth_head[1][0].PRESET
rst_n => eth_head[1][1].PRESET
rst_n => eth_head[1][2].PRESET
rst_n => eth_head[1][3].PRESET
rst_n => eth_head[1][4].PRESET
rst_n => eth_head[1][5].PRESET
rst_n => eth_head[1][6].PRESET
rst_n => eth_head[1][7].PRESET
rst_n => eth_head[2][0].PRESET
rst_n => eth_head[2][1].PRESET
rst_n => eth_head[2][2].PRESET
rst_n => eth_head[2][3].PRESET
rst_n => eth_head[2][4].PRESET
rst_n => eth_head[2][5].PRESET
rst_n => eth_head[2][6].PRESET
rst_n => eth_head[2][7].PRESET
rst_n => eth_head[3][0].PRESET
rst_n => eth_head[3][1].PRESET
rst_n => eth_head[3][2].PRESET
rst_n => eth_head[3][3].PRESET
rst_n => eth_head[3][4].PRESET
rst_n => eth_head[3][5].PRESET
rst_n => eth_head[3][6].PRESET
rst_n => eth_head[3][7].PRESET
rst_n => eth_head[4][0].PRESET
rst_n => eth_head[4][1].PRESET
rst_n => eth_head[4][2].PRESET
rst_n => eth_head[4][3].PRESET
rst_n => eth_head[4][4].PRESET
rst_n => eth_head[4][5].PRESET
rst_n => eth_head[4][6].PRESET
rst_n => eth_head[4][7].PRESET
rst_n => eth_head[5][0].PRESET
rst_n => eth_head[5][1].PRESET
rst_n => eth_head[5][2].PRESET
rst_n => eth_head[5][3].PRESET
rst_n => eth_head[5][4].PRESET
rst_n => eth_head[5][5].PRESET
rst_n => eth_head[5][6].PRESET
rst_n => eth_head[5][7].PRESET
rst_n => real_add_cnt[0].ACLR
rst_n => real_add_cnt[1].ACLR
rst_n => real_add_cnt[2].ACLR
rst_n => real_add_cnt[3].ACLR
rst_n => real_add_cnt[4].ACLR
rst_n => data_cnt[0].ACLR
rst_n => data_cnt[1].ACLR
rst_n => data_cnt[2].ACLR
rst_n => data_cnt[3].ACLR
rst_n => data_cnt[4].ACLR
rst_n => data_cnt[5].ACLR
rst_n => data_cnt[6].ACLR
rst_n => data_cnt[7].ACLR
rst_n => data_cnt[8].ACLR
rst_n => data_cnt[9].ACLR
rst_n => data_cnt[10].ACLR
rst_n => data_cnt[11].ACLR
rst_n => data_cnt[12].ACLR
rst_n => data_cnt[13].ACLR
rst_n => data_cnt[14].ACLR
rst_n => data_cnt[15].ACLR
rst_n => tx_done_t.ACLR
rst_n => tx_req~reg0.ACLR
rst_n => gmii_txd[0]~reg0.ACLR
rst_n => gmii_txd[1]~reg0.ACLR
rst_n => gmii_txd[2]~reg0.ACLR
rst_n => gmii_txd[3]~reg0.ACLR
rst_n => gmii_txd[4]~reg0.ACLR
rst_n => gmii_txd[5]~reg0.ACLR
rst_n => gmii_txd[6]~reg0.ACLR
rst_n => gmii_txd[7]~reg0.ACLR
rst_n => gmii_tx_en~reg0.ACLR
rst_n => crc_en~reg0.ACLR
rst_n => tx_byte_sel[0].ACLR
rst_n => tx_byte_sel[1].ACLR
rst_n => ip_head[1][16].ACLR
rst_n => ip_head[1][17].ACLR
rst_n => ip_head[1][18].ACLR
rst_n => ip_head[1][19].ACLR
rst_n => ip_head[1][20].ACLR
rst_n => ip_head[1][21].ACLR
rst_n => ip_head[1][22].ACLR
rst_n => ip_head[1][23].ACLR
rst_n => ip_head[1][24].ACLR
rst_n => ip_head[1][25].ACLR
rst_n => ip_head[1][26].ACLR
rst_n => ip_head[1][27].ACLR
rst_n => ip_head[1][28].ACLR
rst_n => ip_head[1][29].ACLR
rst_n => ip_head[1][30].ACLR
rst_n => ip_head[1][31].ACLR
rst_n => check_buffer[0].ACLR
rst_n => check_buffer[1].ACLR
rst_n => check_buffer[2].ACLR
rst_n => check_buffer[3].ACLR
rst_n => check_buffer[4].ACLR
rst_n => check_buffer[5].ACLR
rst_n => check_buffer[6].ACLR
rst_n => check_buffer[7].ACLR
rst_n => check_buffer[8].ACLR
rst_n => check_buffer[9].ACLR
rst_n => check_buffer[10].ACLR
rst_n => check_buffer[11].ACLR
rst_n => check_buffer[12].ACLR
rst_n => check_buffer[13].ACLR
rst_n => check_buffer[14].ACLR
rst_n => check_buffer[15].ACLR
rst_n => check_buffer[16].ACLR
rst_n => check_buffer[17].ACLR
rst_n => check_buffer[18].ACLR
rst_n => check_buffer[19].ACLR
rst_n => check_buffer[20].ACLR
rst_n => check_buffer[21].ACLR
rst_n => check_buffer[22].ACLR
rst_n => check_buffer[23].ACLR
rst_n => check_buffer[24].ACLR
rst_n => check_buffer[25].ACLR
rst_n => check_buffer[26].ACLR
rst_n => check_buffer[27].ACLR
rst_n => check_buffer[28].ACLR
rst_n => check_buffer[29].ACLR
rst_n => check_buffer[30].ACLR
rst_n => check_buffer[31].ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => skip_en.ACLR
rst_n => crc_clr~reg0.ACLR
rst_n => tx_done~reg0.ACLR
rst_n => start_en_d1.ACLR
rst_n => start_en_d0.ACLR
rst_n => udp_num[0].ACLR
rst_n => udp_num[1].ACLR
rst_n => udp_num[2].ACLR
rst_n => udp_num[3].ACLR
rst_n => udp_num[4].ACLR
rst_n => udp_num[5].ACLR
rst_n => udp_num[6].ACLR
rst_n => udp_num[7].ACLR
rst_n => udp_num[8].ACLR
rst_n => udp_num[9].ACLR
rst_n => udp_num[10].ACLR
rst_n => udp_num[11].ACLR
rst_n => udp_num[12].ACLR
rst_n => udp_num[13].ACLR
rst_n => udp_num[14].ACLR
rst_n => udp_num[15].ACLR
rst_n => total_num[0].ACLR
rst_n => total_num[1].ACLR
rst_n => total_num[2].ACLR
rst_n => total_num[3].ACLR
rst_n => total_num[4].ACLR
rst_n => total_num[5].ACLR
rst_n => total_num[6].ACLR
rst_n => total_num[7].ACLR
rst_n => total_num[8].ACLR
rst_n => total_num[9].ACLR
rst_n => total_num[10].ACLR
rst_n => total_num[11].ACLR
rst_n => total_num[12].ACLR
rst_n => total_num[13].ACLR
rst_n => total_num[14].ACLR
rst_n => total_num[15].ACLR
rst_n => tx_data_num[0].ACLR
rst_n => tx_data_num[1].ACLR
rst_n => tx_data_num[2].ACLR
rst_n => tx_data_num[3].ACLR
rst_n => tx_data_num[4].ACLR
rst_n => tx_data_num[5].ACLR
rst_n => tx_data_num[6].ACLR
rst_n => tx_data_num[7].ACLR
rst_n => tx_data_num[8].ACLR
rst_n => tx_data_num[9].ACLR
rst_n => tx_data_num[10].ACLR
rst_n => tx_data_num[11].ACLR
rst_n => tx_data_num[12].ACLR
rst_n => tx_data_num[13].ACLR
rst_n => tx_data_num[14].ACLR
rst_n => tx_data_num[15].ACLR
rst_n => trig_tx_en.ACLR
rst_n => cur_state~3.DATAIN
rst_n => ip_head[6][31].ENA
rst_n => ip_head[6][30].ENA
rst_n => ip_head[6][29].ENA
rst_n => ip_head[6][28].ENA
rst_n => ip_head[6][27].ENA
rst_n => ip_head[6][26].ENA
rst_n => ip_head[6][25].ENA
rst_n => ip_head[6][24].ENA
rst_n => ip_head[6][23].ENA
rst_n => ip_head[6][22].ENA
rst_n => ip_head[6][21].ENA
rst_n => ip_head[6][20].ENA
rst_n => ip_head[6][19].ENA
rst_n => ip_head[6][18].ENA
rst_n => ip_head[6][17].ENA
rst_n => ip_head[6][16].ENA
rst_n => ip_head[6][15].ENA
rst_n => ip_head[6][14].ENA
rst_n => ip_head[6][13].ENA
rst_n => ip_head[6][12].ENA
rst_n => ip_head[6][11].ENA
rst_n => ip_head[6][10].ENA
rst_n => ip_head[6][9].ENA
rst_n => ip_head[6][8].ENA
rst_n => ip_head[6][7].ENA
rst_n => ip_head[6][6].ENA
rst_n => ip_head[6][5].ENA
rst_n => ip_head[6][4].ENA
rst_n => ip_head[6][3].ENA
rst_n => ip_head[6][2].ENA
rst_n => ip_head[6][1].ENA
rst_n => ip_head[6][0].ENA
rst_n => ip_head[5][31].ENA
rst_n => ip_head[5][30].ENA
rst_n => ip_head[5][29].ENA
rst_n => ip_head[5][28].ENA
rst_n => ip_head[5][27].ENA
rst_n => ip_head[5][26].ENA
rst_n => ip_head[5][25].ENA
rst_n => ip_head[5][24].ENA
rst_n => ip_head[5][23].ENA
rst_n => ip_head[5][22].ENA
rst_n => ip_head[5][21].ENA
rst_n => ip_head[5][20].ENA
rst_n => ip_head[5][19].ENA
rst_n => ip_head[5][18].ENA
rst_n => ip_head[5][17].ENA
rst_n => ip_head[5][16].ENA
rst_n => ip_head[5][15].ENA
rst_n => ip_head[5][14].ENA
rst_n => ip_head[5][13].ENA
rst_n => ip_head[5][12].ENA
rst_n => ip_head[5][11].ENA
rst_n => ip_head[5][10].ENA
rst_n => ip_head[5][9].ENA
rst_n => ip_head[5][8].ENA
rst_n => ip_head[5][7].ENA
rst_n => ip_head[5][6].ENA
rst_n => ip_head[5][5].ENA
rst_n => ip_head[5][4].ENA
rst_n => ip_head[5][3].ENA
rst_n => ip_head[5][2].ENA
rst_n => ip_head[5][1].ENA
rst_n => ip_head[5][0].ENA
rst_n => ip_head[4][31].ENA
rst_n => ip_head[4][30].ENA
rst_n => ip_head[4][29].ENA
rst_n => ip_head[4][28].ENA
rst_n => ip_head[4][27].ENA
rst_n => ip_head[4][26].ENA
rst_n => ip_head[4][25].ENA
rst_n => ip_head[4][24].ENA
rst_n => ip_head[4][23].ENA
rst_n => ip_head[4][22].ENA
rst_n => ip_head[4][21].ENA
rst_n => ip_head[4][20].ENA
rst_n => ip_head[4][19].ENA
rst_n => ip_head[4][18].ENA
rst_n => ip_head[4][17].ENA
rst_n => ip_head[4][16].ENA
rst_n => ip_head[4][15].ENA
rst_n => ip_head[4][14].ENA
rst_n => ip_head[4][13].ENA
rst_n => ip_head[4][12].ENA
rst_n => ip_head[4][11].ENA
rst_n => ip_head[4][10].ENA
rst_n => ip_head[4][9].ENA
rst_n => ip_head[4][8].ENA
rst_n => ip_head[4][7].ENA
rst_n => ip_head[4][6].ENA
rst_n => ip_head[4][5].ENA
rst_n => ip_head[4][4].ENA
rst_n => ip_head[4][3].ENA
rst_n => ip_head[4][2].ENA
rst_n => ip_head[4][1].ENA
rst_n => ip_head[4][0].ENA
rst_n => ip_head[3][31].ENA
rst_n => ip_head[3][30].ENA
rst_n => ip_head[3][29].ENA
rst_n => ip_head[3][28].ENA
rst_n => ip_head[3][27].ENA
rst_n => ip_head[3][26].ENA
rst_n => ip_head[3][25].ENA
rst_n => ip_head[3][24].ENA
rst_n => ip_head[3][23].ENA
rst_n => ip_head[3][22].ENA
rst_n => ip_head[3][21].ENA
rst_n => ip_head[3][20].ENA
rst_n => ip_head[3][19].ENA
rst_n => ip_head[3][18].ENA
rst_n => ip_head[3][17].ENA
rst_n => ip_head[3][16].ENA
rst_n => ip_head[3][15].ENA
rst_n => ip_head[3][14].ENA
rst_n => ip_head[3][13].ENA
rst_n => ip_head[3][12].ENA
rst_n => ip_head[3][11].ENA
rst_n => ip_head[3][10].ENA
rst_n => ip_head[3][9].ENA
rst_n => ip_head[3][8].ENA
rst_n => ip_head[3][7].ENA
rst_n => ip_head[3][6].ENA
rst_n => ip_head[3][5].ENA
rst_n => ip_head[3][4].ENA
rst_n => ip_head[3][3].ENA
rst_n => ip_head[3][2].ENA
rst_n => ip_head[3][1].ENA
rst_n => ip_head[3][0].ENA
rst_n => ip_head[2][31].ENA
rst_n => ip_head[2][30].ENA
rst_n => ip_head[2][29].ENA
rst_n => ip_head[2][28].ENA
rst_n => ip_head[2][27].ENA
rst_n => ip_head[2][26].ENA
rst_n => ip_head[2][25].ENA
rst_n => ip_head[2][24].ENA
rst_n => ip_head[2][23].ENA
rst_n => ip_head[2][22].ENA
rst_n => ip_head[2][21].ENA
rst_n => ip_head[2][20].ENA
rst_n => ip_head[2][19].ENA
rst_n => ip_head[2][18].ENA
rst_n => ip_head[2][17].ENA
rst_n => ip_head[2][16].ENA
rst_n => ip_head[2][15].ENA
rst_n => ip_head[2][14].ENA
rst_n => ip_head[2][13].ENA
rst_n => ip_head[2][12].ENA
rst_n => ip_head[2][11].ENA
rst_n => ip_head[2][10].ENA
rst_n => ip_head[2][9].ENA
rst_n => ip_head[2][8].ENA
rst_n => ip_head[2][7].ENA
rst_n => ip_head[2][6].ENA
rst_n => ip_head[2][5].ENA
rst_n => ip_head[2][4].ENA
rst_n => ip_head[2][3].ENA
rst_n => ip_head[2][2].ENA
rst_n => ip_head[2][1].ENA
rst_n => ip_head[2][0].ENA
rst_n => ip_head[1][15].ENA
rst_n => ip_head[1][14].ENA
rst_n => ip_head[1][13].ENA
rst_n => ip_head[1][12].ENA
rst_n => ip_head[1][11].ENA
rst_n => ip_head[1][10].ENA
rst_n => ip_head[1][9].ENA
rst_n => ip_head[1][8].ENA
rst_n => ip_head[1][7].ENA
rst_n => ip_head[1][6].ENA
rst_n => ip_head[1][5].ENA
rst_n => ip_head[1][4].ENA
rst_n => ip_head[1][3].ENA
rst_n => ip_head[1][2].ENA
rst_n => ip_head[1][1].ENA
rst_n => ip_head[1][0].ENA
rst_n => ip_head[0][31].ENA
rst_n => ip_head[0][30].ENA
rst_n => ip_head[0][29].ENA
rst_n => ip_head[0][28].ENA
rst_n => ip_head[0][27].ENA
rst_n => ip_head[0][26].ENA
rst_n => ip_head[0][25].ENA
rst_n => ip_head[0][24].ENA
rst_n => ip_head[0][23].ENA
rst_n => ip_head[0][22].ENA
rst_n => ip_head[0][21].ENA
rst_n => ip_head[0][20].ENA
rst_n => ip_head[0][19].ENA
rst_n => ip_head[0][18].ENA
rst_n => ip_head[0][17].ENA
rst_n => ip_head[0][16].ENA
rst_n => ip_head[0][15].ENA
rst_n => ip_head[0][14].ENA
rst_n => ip_head[0][13].ENA
rst_n => ip_head[0][12].ENA
rst_n => ip_head[0][11].ENA
rst_n => ip_head[0][10].ENA
rst_n => ip_head[0][9].ENA
rst_n => ip_head[0][8].ENA
rst_n => ip_head[0][7].ENA
rst_n => ip_head[0][6].ENA
rst_n => ip_head[0][5].ENA
rst_n => ip_head[0][4].ENA
rst_n => ip_head[0][3].ENA
rst_n => ip_head[0][2].ENA
rst_n => ip_head[0][1].ENA
rst_n => ip_head[0][0].ENA
tx_start_en => start_en_d0.DATAIN
tx_data[0] => gmii_txd.DATAB
tx_data[1] => gmii_txd.DATAB
tx_data[2] => gmii_txd.DATAB
tx_data[3] => gmii_txd.DATAB
tx_data[4] => gmii_txd.DATAB
tx_data[5] => gmii_txd.DATAB
tx_data[6] => gmii_txd.DATAB
tx_data[7] => gmii_txd.DATAB
tx_data[8] => gmii_txd.DATAB
tx_data[9] => gmii_txd.DATAB
tx_data[10] => gmii_txd.DATAB
tx_data[11] => gmii_txd.DATAB
tx_data[12] => gmii_txd.DATAB
tx_data[13] => gmii_txd.DATAB
tx_data[14] => gmii_txd.DATAB
tx_data[15] => gmii_txd.DATAB
tx_data[16] => gmii_txd.DATAB
tx_data[17] => gmii_txd.DATAB
tx_data[18] => gmii_txd.DATAB
tx_data[19] => gmii_txd.DATAB
tx_data[20] => gmii_txd.DATAB
tx_data[21] => gmii_txd.DATAB
tx_data[22] => gmii_txd.DATAB
tx_data[23] => gmii_txd.DATAB
tx_data[24] => gmii_txd.DATAB
tx_data[25] => gmii_txd.DATAB
tx_data[26] => gmii_txd.DATAB
tx_data[27] => gmii_txd.DATAB
tx_data[28] => gmii_txd.DATAB
tx_data[29] => gmii_txd.DATAB
tx_data[30] => gmii_txd.DATAB
tx_data[31] => gmii_txd.DATAB
tx_byte_num[0] => tx_data_num[0].DATAIN
tx_byte_num[0] => total_num[0].DATAIN
tx_byte_num[0] => udp_num[0].DATAIN
tx_byte_num[1] => tx_data_num[1].DATAIN
tx_byte_num[1] => total_num[1].DATAIN
tx_byte_num[1] => udp_num[1].DATAIN
tx_byte_num[2] => Add1.IN28
tx_byte_num[2] => tx_data_num[2].DATAIN
tx_byte_num[2] => udp_num[2].DATAIN
tx_byte_num[3] => Add0.IN26
tx_byte_num[3] => Add1.IN27
tx_byte_num[3] => tx_data_num[3].DATAIN
tx_byte_num[4] => Add0.IN25
tx_byte_num[4] => Add1.IN26
tx_byte_num[4] => tx_data_num[4].DATAIN
tx_byte_num[5] => Add0.IN24
tx_byte_num[5] => Add1.IN25
tx_byte_num[5] => tx_data_num[5].DATAIN
tx_byte_num[6] => Add0.IN23
tx_byte_num[6] => Add1.IN24
tx_byte_num[6] => tx_data_num[6].DATAIN
tx_byte_num[7] => Add0.IN22
tx_byte_num[7] => Add1.IN23
tx_byte_num[7] => tx_data_num[7].DATAIN
tx_byte_num[8] => Add0.IN21
tx_byte_num[8] => Add1.IN22
tx_byte_num[8] => tx_data_num[8].DATAIN
tx_byte_num[9] => Add0.IN20
tx_byte_num[9] => Add1.IN21
tx_byte_num[9] => tx_data_num[9].DATAIN
tx_byte_num[10] => Add0.IN19
tx_byte_num[10] => Add1.IN20
tx_byte_num[10] => tx_data_num[10].DATAIN
tx_byte_num[11] => Add0.IN18
tx_byte_num[11] => Add1.IN19
tx_byte_num[11] => tx_data_num[11].DATAIN
tx_byte_num[12] => Add0.IN17
tx_byte_num[12] => Add1.IN18
tx_byte_num[12] => tx_data_num[12].DATAIN
tx_byte_num[13] => Add0.IN16
tx_byte_num[13] => Add1.IN17
tx_byte_num[13] => tx_data_num[13].DATAIN
tx_byte_num[14] => Add0.IN15
tx_byte_num[14] => Add1.IN16
tx_byte_num[14] => tx_data_num[14].DATAIN
tx_byte_num[15] => Add0.IN14
tx_byte_num[15] => Add1.IN15
tx_byte_num[15] => tx_data_num[15].DATAIN
des_mac[0] => eth_head.DATAB
des_mac[0] => Equal1.IN47
des_mac[1] => eth_head.DATAB
des_mac[1] => Equal1.IN46
des_mac[2] => eth_head.DATAB
des_mac[2] => Equal1.IN45
des_mac[3] => eth_head.DATAB
des_mac[3] => Equal1.IN44
des_mac[4] => eth_head.DATAB
des_mac[4] => Equal1.IN43
des_mac[5] => eth_head.DATAB
des_mac[5] => Equal1.IN42
des_mac[6] => eth_head.DATAB
des_mac[6] => Equal1.IN41
des_mac[7] => eth_head.DATAB
des_mac[7] => Equal1.IN40
des_mac[8] => eth_head.DATAB
des_mac[8] => Equal1.IN39
des_mac[9] => eth_head.DATAB
des_mac[9] => Equal1.IN38
des_mac[10] => eth_head.DATAB
des_mac[10] => Equal1.IN37
des_mac[11] => eth_head.DATAB
des_mac[11] => Equal1.IN36
des_mac[12] => eth_head.DATAB
des_mac[12] => Equal1.IN35
des_mac[13] => eth_head.DATAB
des_mac[13] => Equal1.IN34
des_mac[14] => eth_head.DATAB
des_mac[14] => Equal1.IN33
des_mac[15] => eth_head.DATAB
des_mac[15] => Equal1.IN32
des_mac[16] => eth_head.DATAB
des_mac[16] => Equal1.IN31
des_mac[17] => eth_head.DATAB
des_mac[17] => Equal1.IN30
des_mac[18] => eth_head.DATAB
des_mac[18] => Equal1.IN29
des_mac[19] => eth_head.DATAB
des_mac[19] => Equal1.IN28
des_mac[20] => eth_head.DATAB
des_mac[20] => Equal1.IN27
des_mac[21] => eth_head.DATAB
des_mac[21] => Equal1.IN26
des_mac[22] => eth_head.DATAB
des_mac[22] => Equal1.IN25
des_mac[23] => eth_head.DATAB
des_mac[23] => Equal1.IN24
des_mac[24] => eth_head.DATAB
des_mac[24] => Equal1.IN23
des_mac[25] => eth_head.DATAB
des_mac[25] => Equal1.IN22
des_mac[26] => eth_head.DATAB
des_mac[26] => Equal1.IN21
des_mac[27] => eth_head.DATAB
des_mac[27] => Equal1.IN20
des_mac[28] => eth_head.DATAB
des_mac[28] => Equal1.IN19
des_mac[29] => eth_head.DATAB
des_mac[29] => Equal1.IN18
des_mac[30] => eth_head.DATAB
des_mac[30] => Equal1.IN17
des_mac[31] => eth_head.DATAB
des_mac[31] => Equal1.IN16
des_mac[32] => eth_head.DATAB
des_mac[32] => Equal1.IN15
des_mac[33] => eth_head.DATAB
des_mac[33] => Equal1.IN14
des_mac[34] => eth_head.DATAB
des_mac[34] => Equal1.IN13
des_mac[35] => eth_head.DATAB
des_mac[35] => Equal1.IN12
des_mac[36] => eth_head.DATAB
des_mac[36] => Equal1.IN11
des_mac[37] => eth_head.DATAB
des_mac[37] => Equal1.IN10
des_mac[38] => eth_head.DATAB
des_mac[38] => Equal1.IN9
des_mac[39] => eth_head.DATAB
des_mac[39] => Equal1.IN8
des_mac[40] => eth_head.DATAB
des_mac[40] => Equal1.IN7
des_mac[41] => eth_head.DATAB
des_mac[41] => Equal1.IN6
des_mac[42] => eth_head.DATAB
des_mac[42] => Equal1.IN5
des_mac[43] => eth_head.DATAB
des_mac[43] => Equal1.IN4
des_mac[44] => eth_head.DATAB
des_mac[44] => Equal1.IN3
des_mac[45] => eth_head.DATAB
des_mac[45] => Equal1.IN2
des_mac[46] => eth_head.DATAB
des_mac[46] => Equal1.IN1
des_mac[47] => eth_head.DATAB
des_mac[47] => Equal1.IN0
des_ip[0] => ip_head.DATAB
des_ip[0] => Equal0.IN31
des_ip[1] => ip_head.DATAB
des_ip[1] => Equal0.IN30
des_ip[2] => ip_head.DATAB
des_ip[2] => Equal0.IN29
des_ip[3] => ip_head.DATAB
des_ip[3] => Equal0.IN28
des_ip[4] => ip_head.DATAB
des_ip[4] => Equal0.IN27
des_ip[5] => ip_head.DATAB
des_ip[5] => Equal0.IN26
des_ip[6] => ip_head.DATAB
des_ip[6] => Equal0.IN25
des_ip[7] => ip_head.DATAB
des_ip[7] => Equal0.IN24
des_ip[8] => ip_head.DATAB
des_ip[8] => Equal0.IN23
des_ip[9] => ip_head.DATAB
des_ip[9] => Equal0.IN22
des_ip[10] => ip_head.DATAB
des_ip[10] => Equal0.IN21
des_ip[11] => ip_head.DATAB
des_ip[11] => Equal0.IN20
des_ip[12] => ip_head.DATAB
des_ip[12] => Equal0.IN19
des_ip[13] => ip_head.DATAB
des_ip[13] => Equal0.IN18
des_ip[14] => ip_head.DATAB
des_ip[14] => Equal0.IN17
des_ip[15] => ip_head.DATAB
des_ip[15] => Equal0.IN16
des_ip[16] => ip_head.DATAB
des_ip[16] => Equal0.IN15
des_ip[17] => ip_head.DATAB
des_ip[17] => Equal0.IN14
des_ip[18] => ip_head.DATAB
des_ip[18] => Equal0.IN13
des_ip[19] => ip_head.DATAB
des_ip[19] => Equal0.IN12
des_ip[20] => ip_head.DATAB
des_ip[20] => Equal0.IN11
des_ip[21] => ip_head.DATAB
des_ip[21] => Equal0.IN10
des_ip[22] => ip_head.DATAB
des_ip[22] => Equal0.IN9
des_ip[23] => ip_head.DATAB
des_ip[23] => Equal0.IN8
des_ip[24] => ip_head.DATAB
des_ip[24] => Equal0.IN7
des_ip[25] => ip_head.DATAB
des_ip[25] => Equal0.IN6
des_ip[26] => ip_head.DATAB
des_ip[26] => Equal0.IN5
des_ip[27] => ip_head.DATAB
des_ip[27] => Equal0.IN4
des_ip[28] => ip_head.DATAB
des_ip[28] => Equal0.IN3
des_ip[29] => ip_head.DATAB
des_ip[29] => Equal0.IN2
des_ip[30] => ip_head.DATAB
des_ip[30] => Equal0.IN1
des_ip[31] => ip_head.DATAB
des_ip[31] => Equal0.IN0
crc_data[0] => gmii_txd.DATAB
crc_data[1] => gmii_txd.DATAB
crc_data[2] => gmii_txd.DATAB
crc_data[3] => gmii_txd.DATAB
crc_data[4] => gmii_txd.DATAB
crc_data[5] => gmii_txd.DATAB
crc_data[6] => gmii_txd.DATAB
crc_data[7] => gmii_txd.DATAB
crc_data[8] => gmii_txd.DATAB
crc_data[9] => gmii_txd.DATAB
crc_data[10] => gmii_txd.DATAB
crc_data[11] => gmii_txd.DATAB
crc_data[12] => gmii_txd.DATAB
crc_data[13] => gmii_txd.DATAB
crc_data[14] => gmii_txd.DATAB
crc_data[15] => gmii_txd.DATAB
crc_data[16] => gmii_txd.DATAB
crc_data[17] => gmii_txd.DATAB
crc_data[18] => gmii_txd.DATAB
crc_data[19] => gmii_txd.DATAB
crc_data[20] => gmii_txd.DATAB
crc_data[21] => gmii_txd.DATAB
crc_data[22] => gmii_txd.DATAB
crc_data[23] => gmii_txd.DATAB
crc_data[24] => ~NO_FANOUT~
crc_data[25] => ~NO_FANOUT~
crc_data[26] => ~NO_FANOUT~
crc_data[27] => ~NO_FANOUT~
crc_data[28] => ~NO_FANOUT~
crc_data[29] => ~NO_FANOUT~
crc_data[30] => ~NO_FANOUT~
crc_data[31] => ~NO_FANOUT~
crc_next[0] => gmii_txd.DATAB
crc_next[1] => gmii_txd.DATAB
crc_next[2] => gmii_txd.DATAB
crc_next[3] => gmii_txd.DATAB
crc_next[4] => gmii_txd.DATAB
crc_next[5] => gmii_txd.DATAB
crc_next[6] => gmii_txd.DATAB
crc_next[7] => gmii_txd.DATAB
tx_done <= tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_req <= tx_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_tx_en <= gmii_tx_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[0] <= gmii_txd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[1] <= gmii_txd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[2] <= gmii_txd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[3] <= gmii_txd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[4] <= gmii_txd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[5] <= gmii_txd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[6] <= gmii_txd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[7] <= gmii_txd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_en <= crc_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_clr <= crc_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eth_udp_loop|udp:u_udp|crc32_d8:u_crc32_d8
clk => crc_data[0]~reg0.CLK
clk => crc_data[1]~reg0.CLK
clk => crc_data[2]~reg0.CLK
clk => crc_data[3]~reg0.CLK
clk => crc_data[4]~reg0.CLK
clk => crc_data[5]~reg0.CLK
clk => crc_data[6]~reg0.CLK
clk => crc_data[7]~reg0.CLK
clk => crc_data[8]~reg0.CLK
clk => crc_data[9]~reg0.CLK
clk => crc_data[10]~reg0.CLK
clk => crc_data[11]~reg0.CLK
clk => crc_data[12]~reg0.CLK
clk => crc_data[13]~reg0.CLK
clk => crc_data[14]~reg0.CLK
clk => crc_data[15]~reg0.CLK
clk => crc_data[16]~reg0.CLK
clk => crc_data[17]~reg0.CLK
clk => crc_data[18]~reg0.CLK
clk => crc_data[19]~reg0.CLK
clk => crc_data[20]~reg0.CLK
clk => crc_data[21]~reg0.CLK
clk => crc_data[22]~reg0.CLK
clk => crc_data[23]~reg0.CLK
clk => crc_data[24]~reg0.CLK
clk => crc_data[25]~reg0.CLK
clk => crc_data[26]~reg0.CLK
clk => crc_data[27]~reg0.CLK
clk => crc_data[28]~reg0.CLK
clk => crc_data[29]~reg0.CLK
clk => crc_data[30]~reg0.CLK
clk => crc_data[31]~reg0.CLK
rst_n => crc_data[0]~reg0.PRESET
rst_n => crc_data[1]~reg0.PRESET
rst_n => crc_data[2]~reg0.PRESET
rst_n => crc_data[3]~reg0.PRESET
rst_n => crc_data[4]~reg0.PRESET
rst_n => crc_data[5]~reg0.PRESET
rst_n => crc_data[6]~reg0.PRESET
rst_n => crc_data[7]~reg0.PRESET
rst_n => crc_data[8]~reg0.PRESET
rst_n => crc_data[9]~reg0.PRESET
rst_n => crc_data[10]~reg0.PRESET
rst_n => crc_data[11]~reg0.PRESET
rst_n => crc_data[12]~reg0.PRESET
rst_n => crc_data[13]~reg0.PRESET
rst_n => crc_data[14]~reg0.PRESET
rst_n => crc_data[15]~reg0.PRESET
rst_n => crc_data[16]~reg0.PRESET
rst_n => crc_data[17]~reg0.PRESET
rst_n => crc_data[18]~reg0.PRESET
rst_n => crc_data[19]~reg0.PRESET
rst_n => crc_data[20]~reg0.PRESET
rst_n => crc_data[21]~reg0.PRESET
rst_n => crc_data[22]~reg0.PRESET
rst_n => crc_data[23]~reg0.PRESET
rst_n => crc_data[24]~reg0.PRESET
rst_n => crc_data[25]~reg0.PRESET
rst_n => crc_data[26]~reg0.PRESET
rst_n => crc_data[27]~reg0.PRESET
rst_n => crc_data[28]~reg0.PRESET
rst_n => crc_data[29]~reg0.PRESET
rst_n => crc_data[30]~reg0.PRESET
rst_n => crc_data[31]~reg0.PRESET
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[0] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[1] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[2] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[3] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[4] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[5] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[6] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
data[7] => crc_next.IN1
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_en => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_clr => crc_data.OUTPUTSELECT
crc_data[0] <= crc_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[1] <= crc_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[2] <= crc_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[3] <= crc_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[4] <= crc_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[5] <= crc_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[6] <= crc_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[7] <= crc_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[8] <= crc_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[9] <= crc_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[10] <= crc_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[11] <= crc_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[12] <= crc_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[13] <= crc_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[14] <= crc_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[15] <= crc_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[16] <= crc_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[17] <= crc_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[18] <= crc_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[19] <= crc_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[20] <= crc_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[21] <= crc_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[22] <= crc_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[23] <= crc_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[24] <= crc_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[25] <= crc_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[26] <= crc_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[27] <= crc_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[28] <= crc_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[29] <= crc_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[30] <= crc_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_data[31] <= crc_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_next[0] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[1] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[2] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[3] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[4] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[5] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[6] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[7] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[8] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[9] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[10] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[11] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[12] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[13] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[14] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[15] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[16] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[17] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[18] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[19] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[20] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[21] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[22] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[23] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[24] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[25] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[26] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[27] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[28] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[29] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[30] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE
crc_next[31] <= crc_next.DB_MAX_OUTPUT_PORT_TYPE


|eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q


|eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component
data[0] => scfifo_fm31:auto_generated.data[0]
data[1] => scfifo_fm31:auto_generated.data[1]
data[2] => scfifo_fm31:auto_generated.data[2]
data[3] => scfifo_fm31:auto_generated.data[3]
data[4] => scfifo_fm31:auto_generated.data[4]
data[5] => scfifo_fm31:auto_generated.data[5]
data[6] => scfifo_fm31:auto_generated.data[6]
data[7] => scfifo_fm31:auto_generated.data[7]
data[8] => scfifo_fm31:auto_generated.data[8]
data[9] => scfifo_fm31:auto_generated.data[9]
data[10] => scfifo_fm31:auto_generated.data[10]
data[11] => scfifo_fm31:auto_generated.data[11]
data[12] => scfifo_fm31:auto_generated.data[12]
data[13] => scfifo_fm31:auto_generated.data[13]
data[14] => scfifo_fm31:auto_generated.data[14]
data[15] => scfifo_fm31:auto_generated.data[15]
data[16] => scfifo_fm31:auto_generated.data[16]
data[17] => scfifo_fm31:auto_generated.data[17]
data[18] => scfifo_fm31:auto_generated.data[18]
data[19] => scfifo_fm31:auto_generated.data[19]
data[20] => scfifo_fm31:auto_generated.data[20]
data[21] => scfifo_fm31:auto_generated.data[21]
data[22] => scfifo_fm31:auto_generated.data[22]
data[23] => scfifo_fm31:auto_generated.data[23]
data[24] => scfifo_fm31:auto_generated.data[24]
data[25] => scfifo_fm31:auto_generated.data[25]
data[26] => scfifo_fm31:auto_generated.data[26]
data[27] => scfifo_fm31:auto_generated.data[27]
data[28] => scfifo_fm31:auto_generated.data[28]
data[29] => scfifo_fm31:auto_generated.data[29]
data[30] => scfifo_fm31:auto_generated.data[30]
data[31] => scfifo_fm31:auto_generated.data[31]
q[0] <= scfifo_fm31:auto_generated.q[0]
q[1] <= scfifo_fm31:auto_generated.q[1]
q[2] <= scfifo_fm31:auto_generated.q[2]
q[3] <= scfifo_fm31:auto_generated.q[3]
q[4] <= scfifo_fm31:auto_generated.q[4]
q[5] <= scfifo_fm31:auto_generated.q[5]
q[6] <= scfifo_fm31:auto_generated.q[6]
q[7] <= scfifo_fm31:auto_generated.q[7]
q[8] <= scfifo_fm31:auto_generated.q[8]
q[9] <= scfifo_fm31:auto_generated.q[9]
q[10] <= scfifo_fm31:auto_generated.q[10]
q[11] <= scfifo_fm31:auto_generated.q[11]
q[12] <= scfifo_fm31:auto_generated.q[12]
q[13] <= scfifo_fm31:auto_generated.q[13]
q[14] <= scfifo_fm31:auto_generated.q[14]
q[15] <= scfifo_fm31:auto_generated.q[15]
q[16] <= scfifo_fm31:auto_generated.q[16]
q[17] <= scfifo_fm31:auto_generated.q[17]
q[18] <= scfifo_fm31:auto_generated.q[18]
q[19] <= scfifo_fm31:auto_generated.q[19]
q[20] <= scfifo_fm31:auto_generated.q[20]
q[21] <= scfifo_fm31:auto_generated.q[21]
q[22] <= scfifo_fm31:auto_generated.q[22]
q[23] <= scfifo_fm31:auto_generated.q[23]
q[24] <= scfifo_fm31:auto_generated.q[24]
q[25] <= scfifo_fm31:auto_generated.q[25]
q[26] <= scfifo_fm31:auto_generated.q[26]
q[27] <= scfifo_fm31:auto_generated.q[27]
q[28] <= scfifo_fm31:auto_generated.q[28]
q[29] <= scfifo_fm31:auto_generated.q[29]
q[30] <= scfifo_fm31:auto_generated.q[30]
q[31] <= scfifo_fm31:auto_generated.q[31]
wrreq => scfifo_fm31:auto_generated.wrreq
rdreq => scfifo_fm31:auto_generated.rdreq
clock => scfifo_fm31:auto_generated.clock
aclr => scfifo_fm31:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_fm31:auto_generated.empty
full <= scfifo_fm31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>


|eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated
aclr => a_dpfifo_ms31:dpfifo.aclr
clock => a_dpfifo_ms31:dpfifo.clock
data[0] => a_dpfifo_ms31:dpfifo.data[0]
data[1] => a_dpfifo_ms31:dpfifo.data[1]
data[2] => a_dpfifo_ms31:dpfifo.data[2]
data[3] => a_dpfifo_ms31:dpfifo.data[3]
data[4] => a_dpfifo_ms31:dpfifo.data[4]
data[5] => a_dpfifo_ms31:dpfifo.data[5]
data[6] => a_dpfifo_ms31:dpfifo.data[6]
data[7] => a_dpfifo_ms31:dpfifo.data[7]
data[8] => a_dpfifo_ms31:dpfifo.data[8]
data[9] => a_dpfifo_ms31:dpfifo.data[9]
data[10] => a_dpfifo_ms31:dpfifo.data[10]
data[11] => a_dpfifo_ms31:dpfifo.data[11]
data[12] => a_dpfifo_ms31:dpfifo.data[12]
data[13] => a_dpfifo_ms31:dpfifo.data[13]
data[14] => a_dpfifo_ms31:dpfifo.data[14]
data[15] => a_dpfifo_ms31:dpfifo.data[15]
data[16] => a_dpfifo_ms31:dpfifo.data[16]
data[17] => a_dpfifo_ms31:dpfifo.data[17]
data[18] => a_dpfifo_ms31:dpfifo.data[18]
data[19] => a_dpfifo_ms31:dpfifo.data[19]
data[20] => a_dpfifo_ms31:dpfifo.data[20]
data[21] => a_dpfifo_ms31:dpfifo.data[21]
data[22] => a_dpfifo_ms31:dpfifo.data[22]
data[23] => a_dpfifo_ms31:dpfifo.data[23]
data[24] => a_dpfifo_ms31:dpfifo.data[24]
data[25] => a_dpfifo_ms31:dpfifo.data[25]
data[26] => a_dpfifo_ms31:dpfifo.data[26]
data[27] => a_dpfifo_ms31:dpfifo.data[27]
data[28] => a_dpfifo_ms31:dpfifo.data[28]
data[29] => a_dpfifo_ms31:dpfifo.data[29]
data[30] => a_dpfifo_ms31:dpfifo.data[30]
data[31] => a_dpfifo_ms31:dpfifo.data[31]
empty <= a_dpfifo_ms31:dpfifo.empty
full <= a_dpfifo_ms31:dpfifo.full
q[0] <= a_dpfifo_ms31:dpfifo.q[0]
q[1] <= a_dpfifo_ms31:dpfifo.q[1]
q[2] <= a_dpfifo_ms31:dpfifo.q[2]
q[3] <= a_dpfifo_ms31:dpfifo.q[3]
q[4] <= a_dpfifo_ms31:dpfifo.q[4]
q[5] <= a_dpfifo_ms31:dpfifo.q[5]
q[6] <= a_dpfifo_ms31:dpfifo.q[6]
q[7] <= a_dpfifo_ms31:dpfifo.q[7]
q[8] <= a_dpfifo_ms31:dpfifo.q[8]
q[9] <= a_dpfifo_ms31:dpfifo.q[9]
q[10] <= a_dpfifo_ms31:dpfifo.q[10]
q[11] <= a_dpfifo_ms31:dpfifo.q[11]
q[12] <= a_dpfifo_ms31:dpfifo.q[12]
q[13] <= a_dpfifo_ms31:dpfifo.q[13]
q[14] <= a_dpfifo_ms31:dpfifo.q[14]
q[15] <= a_dpfifo_ms31:dpfifo.q[15]
q[16] <= a_dpfifo_ms31:dpfifo.q[16]
q[17] <= a_dpfifo_ms31:dpfifo.q[17]
q[18] <= a_dpfifo_ms31:dpfifo.q[18]
q[19] <= a_dpfifo_ms31:dpfifo.q[19]
q[20] <= a_dpfifo_ms31:dpfifo.q[20]
q[21] <= a_dpfifo_ms31:dpfifo.q[21]
q[22] <= a_dpfifo_ms31:dpfifo.q[22]
q[23] <= a_dpfifo_ms31:dpfifo.q[23]
q[24] <= a_dpfifo_ms31:dpfifo.q[24]
q[25] <= a_dpfifo_ms31:dpfifo.q[25]
q[26] <= a_dpfifo_ms31:dpfifo.q[26]
q[27] <= a_dpfifo_ms31:dpfifo.q[27]
q[28] <= a_dpfifo_ms31:dpfifo.q[28]
q[29] <= a_dpfifo_ms31:dpfifo.q[29]
q[30] <= a_dpfifo_ms31:dpfifo.q[30]
q[31] <= a_dpfifo_ms31:dpfifo.q[31]
rdreq => a_dpfifo_ms31:dpfifo.rreq
wrreq => a_dpfifo_ms31:dpfifo.wreq


|eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo
aclr => a_fefifo_sae:fifo_state.aclr
aclr => cntr_dpb:rd_ptr_count.aclr
aclr => cntr_dpb:wr_ptr.aclr
clock => a_fefifo_sae:fifo_state.clock
clock => altsyncram_ctm1:FIFOram.clock0
clock => altsyncram_ctm1:FIFOram.clock1
clock => cntr_dpb:rd_ptr_count.clock
clock => cntr_dpb:wr_ptr.clock
data[0] => altsyncram_ctm1:FIFOram.data_a[0]
data[1] => altsyncram_ctm1:FIFOram.data_a[1]
data[2] => altsyncram_ctm1:FIFOram.data_a[2]
data[3] => altsyncram_ctm1:FIFOram.data_a[3]
data[4] => altsyncram_ctm1:FIFOram.data_a[4]
data[5] => altsyncram_ctm1:FIFOram.data_a[5]
data[6] => altsyncram_ctm1:FIFOram.data_a[6]
data[7] => altsyncram_ctm1:FIFOram.data_a[7]
data[8] => altsyncram_ctm1:FIFOram.data_a[8]
data[9] => altsyncram_ctm1:FIFOram.data_a[9]
data[10] => altsyncram_ctm1:FIFOram.data_a[10]
data[11] => altsyncram_ctm1:FIFOram.data_a[11]
data[12] => altsyncram_ctm1:FIFOram.data_a[12]
data[13] => altsyncram_ctm1:FIFOram.data_a[13]
data[14] => altsyncram_ctm1:FIFOram.data_a[14]
data[15] => altsyncram_ctm1:FIFOram.data_a[15]
data[16] => altsyncram_ctm1:FIFOram.data_a[16]
data[17] => altsyncram_ctm1:FIFOram.data_a[17]
data[18] => altsyncram_ctm1:FIFOram.data_a[18]
data[19] => altsyncram_ctm1:FIFOram.data_a[19]
data[20] => altsyncram_ctm1:FIFOram.data_a[20]
data[21] => altsyncram_ctm1:FIFOram.data_a[21]
data[22] => altsyncram_ctm1:FIFOram.data_a[22]
data[23] => altsyncram_ctm1:FIFOram.data_a[23]
data[24] => altsyncram_ctm1:FIFOram.data_a[24]
data[25] => altsyncram_ctm1:FIFOram.data_a[25]
data[26] => altsyncram_ctm1:FIFOram.data_a[26]
data[27] => altsyncram_ctm1:FIFOram.data_a[27]
data[28] => altsyncram_ctm1:FIFOram.data_a[28]
data[29] => altsyncram_ctm1:FIFOram.data_a[29]
data[30] => altsyncram_ctm1:FIFOram.data_a[30]
data[31] => altsyncram_ctm1:FIFOram.data_a[31]
empty <= a_fefifo_sae:fifo_state.empty
full <= a_fefifo_sae:fifo_state.full
q[0] <= altsyncram_ctm1:FIFOram.q_b[0]
q[1] <= altsyncram_ctm1:FIFOram.q_b[1]
q[2] <= altsyncram_ctm1:FIFOram.q_b[2]
q[3] <= altsyncram_ctm1:FIFOram.q_b[3]
q[4] <= altsyncram_ctm1:FIFOram.q_b[4]
q[5] <= altsyncram_ctm1:FIFOram.q_b[5]
q[6] <= altsyncram_ctm1:FIFOram.q_b[6]
q[7] <= altsyncram_ctm1:FIFOram.q_b[7]
q[8] <= altsyncram_ctm1:FIFOram.q_b[8]
q[9] <= altsyncram_ctm1:FIFOram.q_b[9]
q[10] <= altsyncram_ctm1:FIFOram.q_b[10]
q[11] <= altsyncram_ctm1:FIFOram.q_b[11]
q[12] <= altsyncram_ctm1:FIFOram.q_b[12]
q[13] <= altsyncram_ctm1:FIFOram.q_b[13]
q[14] <= altsyncram_ctm1:FIFOram.q_b[14]
q[15] <= altsyncram_ctm1:FIFOram.q_b[15]
q[16] <= altsyncram_ctm1:FIFOram.q_b[16]
q[17] <= altsyncram_ctm1:FIFOram.q_b[17]
q[18] <= altsyncram_ctm1:FIFOram.q_b[18]
q[19] <= altsyncram_ctm1:FIFOram.q_b[19]
q[20] <= altsyncram_ctm1:FIFOram.q_b[20]
q[21] <= altsyncram_ctm1:FIFOram.q_b[21]
q[22] <= altsyncram_ctm1:FIFOram.q_b[22]
q[23] <= altsyncram_ctm1:FIFOram.q_b[23]
q[24] <= altsyncram_ctm1:FIFOram.q_b[24]
q[25] <= altsyncram_ctm1:FIFOram.q_b[25]
q[26] <= altsyncram_ctm1:FIFOram.q_b[26]
q[27] <= altsyncram_ctm1:FIFOram.q_b[27]
q[28] <= altsyncram_ctm1:FIFOram.q_b[28]
q[29] <= altsyncram_ctm1:FIFOram.q_b[29]
q[30] <= altsyncram_ctm1:FIFOram.q_b[30]
q[31] <= altsyncram_ctm1:FIFOram.q_b[31]
rreq => a_fefifo_sae:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_sae:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_dpb:rd_ptr_count.sclr
sclr => cntr_dpb:wr_ptr.sclr
wreq => a_fefifo_sae:fifo_state.wreq
wreq => valid_wreq.IN0


|eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|a_fefifo_sae:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_pp7:count_usedw.aclr
clock => cntr_pp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_pp7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB


|eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|cntr_dpb:rd_ptr_count
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|cntr_dpb:wr_ptr
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|eth_udp_loop|eth_ctrl:u_eth_ctrl
clk => arp_tx_en~reg0.CLK
clk => protocol_sw.CLK
clk => arp_rx_flag.CLK
clk => udp_tx_busy.CLK
rst_n => arp_tx_en~reg0.ACLR
rst_n => protocol_sw.ACLR
rst_n => udp_tx_busy.ACLR
rst_n => arp_rx_flag.ACLR
arp_rx_done => always1.IN0
arp_rx_type => always1.IN1
arp_tx_en <= arp_tx_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
arp_tx_type <= <VCC>
arp_tx_done => ~NO_FANOUT~
arp_gmii_tx_en => gmii_tx_en.DATAA
arp_gmii_txd[0] => gmii_txd.DATAA
arp_gmii_txd[1] => gmii_txd.DATAA
arp_gmii_txd[2] => gmii_txd.DATAA
arp_gmii_txd[3] => gmii_txd.DATAA
arp_gmii_txd[4] => gmii_txd.DATAA
arp_gmii_txd[5] => gmii_txd.DATAA
arp_gmii_txd[6] => gmii_txd.DATAA
arp_gmii_txd[7] => gmii_txd.DATAA
udp_tx_start_en => udp_tx_busy.OUTPUTSELECT
udp_tx_start_en => protocol_sw.OUTPUTSELECT
udp_tx_start_en => arp_tx_en.OUTPUTSELECT
udp_tx_done => udp_tx_busy.OUTPUTSELECT
udp_gmii_tx_en => gmii_tx_en.DATAB
udp_gmii_txd[0] => gmii_txd.DATAB
udp_gmii_txd[1] => gmii_txd.DATAB
udp_gmii_txd[2] => gmii_txd.DATAB
udp_gmii_txd[3] => gmii_txd.DATAB
udp_gmii_txd[4] => gmii_txd.DATAB
udp_gmii_txd[5] => gmii_txd.DATAB
udp_gmii_txd[6] => gmii_txd.DATAB
udp_gmii_txd[7] => gmii_txd.DATAB
gmii_tx_en <= gmii_tx_en.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[0] <= gmii_txd.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[1] <= gmii_txd.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[2] <= gmii_txd.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[3] <= gmii_txd.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[4] <= gmii_txd.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[5] <= gmii_txd.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[6] <= gmii_txd.DB_MAX_OUTPUT_PORT_TYPE
gmii_txd[7] <= gmii_txd.DB_MAX_OUTPUT_PORT_TYPE


