// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _efficient_pad_n_1cha_HH_
#define _efficient_pad_n_1cha_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CNN_mux_285_18_1_1.h"

namespace ap_rtl {

struct efficient_pad_n_1cha : public sc_module {
    // Port declarations 331
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > in_image_0_V_address0;
    sc_out< sc_logic > in_image_0_V_ce0;
    sc_in< sc_lv<18> > in_image_0_V_q0;
    sc_out< sc_lv<5> > in_image_1_V_address0;
    sc_out< sc_logic > in_image_1_V_ce0;
    sc_in< sc_lv<18> > in_image_1_V_q0;
    sc_out< sc_lv<5> > in_image_2_V_address0;
    sc_out< sc_logic > in_image_2_V_ce0;
    sc_in< sc_lv<18> > in_image_2_V_q0;
    sc_out< sc_lv<5> > in_image_3_V_address0;
    sc_out< sc_logic > in_image_3_V_ce0;
    sc_in< sc_lv<18> > in_image_3_V_q0;
    sc_out< sc_lv<5> > in_image_4_V_address0;
    sc_out< sc_logic > in_image_4_V_ce0;
    sc_in< sc_lv<18> > in_image_4_V_q0;
    sc_out< sc_lv<5> > in_image_5_V_address0;
    sc_out< sc_logic > in_image_5_V_ce0;
    sc_in< sc_lv<18> > in_image_5_V_q0;
    sc_out< sc_lv<5> > in_image_6_V_address0;
    sc_out< sc_logic > in_image_6_V_ce0;
    sc_in< sc_lv<18> > in_image_6_V_q0;
    sc_out< sc_lv<5> > in_image_7_V_address0;
    sc_out< sc_logic > in_image_7_V_ce0;
    sc_in< sc_lv<18> > in_image_7_V_q0;
    sc_out< sc_lv<5> > in_image_8_V_address0;
    sc_out< sc_logic > in_image_8_V_ce0;
    sc_in< sc_lv<18> > in_image_8_V_q0;
    sc_out< sc_lv<5> > in_image_9_V_address0;
    sc_out< sc_logic > in_image_9_V_ce0;
    sc_in< sc_lv<18> > in_image_9_V_q0;
    sc_out< sc_lv<5> > in_image_10_V_address0;
    sc_out< sc_logic > in_image_10_V_ce0;
    sc_in< sc_lv<18> > in_image_10_V_q0;
    sc_out< sc_lv<5> > in_image_11_V_address0;
    sc_out< sc_logic > in_image_11_V_ce0;
    sc_in< sc_lv<18> > in_image_11_V_q0;
    sc_out< sc_lv<5> > in_image_12_V_address0;
    sc_out< sc_logic > in_image_12_V_ce0;
    sc_in< sc_lv<18> > in_image_12_V_q0;
    sc_out< sc_lv<5> > in_image_13_V_address0;
    sc_out< sc_logic > in_image_13_V_ce0;
    sc_in< sc_lv<18> > in_image_13_V_q0;
    sc_out< sc_lv<5> > in_image_14_V_address0;
    sc_out< sc_logic > in_image_14_V_ce0;
    sc_in< sc_lv<18> > in_image_14_V_q0;
    sc_out< sc_lv<5> > in_image_15_V_address0;
    sc_out< sc_logic > in_image_15_V_ce0;
    sc_in< sc_lv<18> > in_image_15_V_q0;
    sc_out< sc_lv<5> > in_image_16_V_address0;
    sc_out< sc_logic > in_image_16_V_ce0;
    sc_in< sc_lv<18> > in_image_16_V_q0;
    sc_out< sc_lv<5> > in_image_17_V_address0;
    sc_out< sc_logic > in_image_17_V_ce0;
    sc_in< sc_lv<18> > in_image_17_V_q0;
    sc_out< sc_lv<5> > in_image_18_V_address0;
    sc_out< sc_logic > in_image_18_V_ce0;
    sc_in< sc_lv<18> > in_image_18_V_q0;
    sc_out< sc_lv<5> > in_image_19_V_address0;
    sc_out< sc_logic > in_image_19_V_ce0;
    sc_in< sc_lv<18> > in_image_19_V_q0;
    sc_out< sc_lv<5> > in_image_20_V_address0;
    sc_out< sc_logic > in_image_20_V_ce0;
    sc_in< sc_lv<18> > in_image_20_V_q0;
    sc_out< sc_lv<5> > in_image_21_V_address0;
    sc_out< sc_logic > in_image_21_V_ce0;
    sc_in< sc_lv<18> > in_image_21_V_q0;
    sc_out< sc_lv<5> > in_image_22_V_address0;
    sc_out< sc_logic > in_image_22_V_ce0;
    sc_in< sc_lv<18> > in_image_22_V_q0;
    sc_out< sc_lv<5> > in_image_23_V_address0;
    sc_out< sc_logic > in_image_23_V_ce0;
    sc_in< sc_lv<18> > in_image_23_V_q0;
    sc_out< sc_lv<5> > in_image_24_V_address0;
    sc_out< sc_logic > in_image_24_V_ce0;
    sc_in< sc_lv<18> > in_image_24_V_q0;
    sc_out< sc_lv<5> > in_image_25_V_address0;
    sc_out< sc_logic > in_image_25_V_ce0;
    sc_in< sc_lv<18> > in_image_25_V_q0;
    sc_out< sc_lv<5> > in_image_26_V_address0;
    sc_out< sc_logic > in_image_26_V_ce0;
    sc_in< sc_lv<18> > in_image_26_V_q0;
    sc_out< sc_lv<5> > in_image_27_V_address0;
    sc_out< sc_logic > in_image_27_V_ce0;
    sc_in< sc_lv<18> > in_image_27_V_q0;
    sc_out< sc_lv<5> > out_image_0_V_address0;
    sc_out< sc_logic > out_image_0_V_ce0;
    sc_out< sc_logic > out_image_0_V_we0;
    sc_out< sc_lv<1> > out_image_0_V_d0;
    sc_out< sc_lv<5> > out_image_0_V_address1;
    sc_out< sc_logic > out_image_0_V_ce1;
    sc_out< sc_logic > out_image_0_V_we1;
    sc_out< sc_lv<1> > out_image_0_V_d1;
    sc_out< sc_lv<5> > out_image_1_V_address0;
    sc_out< sc_logic > out_image_1_V_ce0;
    sc_out< sc_logic > out_image_1_V_we0;
    sc_out< sc_lv<18> > out_image_1_V_d0;
    sc_out< sc_lv<5> > out_image_1_V_address1;
    sc_out< sc_logic > out_image_1_V_ce1;
    sc_out< sc_logic > out_image_1_V_we1;
    sc_out< sc_lv<18> > out_image_1_V_d1;
    sc_out< sc_lv<5> > out_image_2_V_address0;
    sc_out< sc_logic > out_image_2_V_ce0;
    sc_out< sc_logic > out_image_2_V_we0;
    sc_out< sc_lv<18> > out_image_2_V_d0;
    sc_out< sc_lv<5> > out_image_2_V_address1;
    sc_out< sc_logic > out_image_2_V_ce1;
    sc_out< sc_logic > out_image_2_V_we1;
    sc_out< sc_lv<18> > out_image_2_V_d1;
    sc_out< sc_lv<5> > out_image_3_V_address0;
    sc_out< sc_logic > out_image_3_V_ce0;
    sc_out< sc_logic > out_image_3_V_we0;
    sc_out< sc_lv<18> > out_image_3_V_d0;
    sc_out< sc_lv<5> > out_image_3_V_address1;
    sc_out< sc_logic > out_image_3_V_ce1;
    sc_out< sc_logic > out_image_3_V_we1;
    sc_out< sc_lv<18> > out_image_3_V_d1;
    sc_out< sc_lv<5> > out_image_4_V_address0;
    sc_out< sc_logic > out_image_4_V_ce0;
    sc_out< sc_logic > out_image_4_V_we0;
    sc_out< sc_lv<18> > out_image_4_V_d0;
    sc_out< sc_lv<5> > out_image_4_V_address1;
    sc_out< sc_logic > out_image_4_V_ce1;
    sc_out< sc_logic > out_image_4_V_we1;
    sc_out< sc_lv<18> > out_image_4_V_d1;
    sc_out< sc_lv<5> > out_image_5_V_address0;
    sc_out< sc_logic > out_image_5_V_ce0;
    sc_out< sc_logic > out_image_5_V_we0;
    sc_out< sc_lv<18> > out_image_5_V_d0;
    sc_out< sc_lv<5> > out_image_5_V_address1;
    sc_out< sc_logic > out_image_5_V_ce1;
    sc_out< sc_logic > out_image_5_V_we1;
    sc_out< sc_lv<18> > out_image_5_V_d1;
    sc_out< sc_lv<5> > out_image_6_V_address0;
    sc_out< sc_logic > out_image_6_V_ce0;
    sc_out< sc_logic > out_image_6_V_we0;
    sc_out< sc_lv<18> > out_image_6_V_d0;
    sc_out< sc_lv<5> > out_image_6_V_address1;
    sc_out< sc_logic > out_image_6_V_ce1;
    sc_out< sc_logic > out_image_6_V_we1;
    sc_out< sc_lv<18> > out_image_6_V_d1;
    sc_out< sc_lv<5> > out_image_7_V_address0;
    sc_out< sc_logic > out_image_7_V_ce0;
    sc_out< sc_logic > out_image_7_V_we0;
    sc_out< sc_lv<18> > out_image_7_V_d0;
    sc_out< sc_lv<5> > out_image_7_V_address1;
    sc_out< sc_logic > out_image_7_V_ce1;
    sc_out< sc_logic > out_image_7_V_we1;
    sc_out< sc_lv<18> > out_image_7_V_d1;
    sc_out< sc_lv<5> > out_image_8_V_address0;
    sc_out< sc_logic > out_image_8_V_ce0;
    sc_out< sc_logic > out_image_8_V_we0;
    sc_out< sc_lv<18> > out_image_8_V_d0;
    sc_out< sc_lv<5> > out_image_8_V_address1;
    sc_out< sc_logic > out_image_8_V_ce1;
    sc_out< sc_logic > out_image_8_V_we1;
    sc_out< sc_lv<18> > out_image_8_V_d1;
    sc_out< sc_lv<5> > out_image_9_V_address0;
    sc_out< sc_logic > out_image_9_V_ce0;
    sc_out< sc_logic > out_image_9_V_we0;
    sc_out< sc_lv<18> > out_image_9_V_d0;
    sc_out< sc_lv<5> > out_image_9_V_address1;
    sc_out< sc_logic > out_image_9_V_ce1;
    sc_out< sc_logic > out_image_9_V_we1;
    sc_out< sc_lv<18> > out_image_9_V_d1;
    sc_out< sc_lv<5> > out_image_10_V_address0;
    sc_out< sc_logic > out_image_10_V_ce0;
    sc_out< sc_logic > out_image_10_V_we0;
    sc_out< sc_lv<18> > out_image_10_V_d0;
    sc_out< sc_lv<5> > out_image_10_V_address1;
    sc_out< sc_logic > out_image_10_V_ce1;
    sc_out< sc_logic > out_image_10_V_we1;
    sc_out< sc_lv<18> > out_image_10_V_d1;
    sc_out< sc_lv<5> > out_image_11_V_address0;
    sc_out< sc_logic > out_image_11_V_ce0;
    sc_out< sc_logic > out_image_11_V_we0;
    sc_out< sc_lv<18> > out_image_11_V_d0;
    sc_out< sc_lv<5> > out_image_11_V_address1;
    sc_out< sc_logic > out_image_11_V_ce1;
    sc_out< sc_logic > out_image_11_V_we1;
    sc_out< sc_lv<18> > out_image_11_V_d1;
    sc_out< sc_lv<5> > out_image_12_V_address0;
    sc_out< sc_logic > out_image_12_V_ce0;
    sc_out< sc_logic > out_image_12_V_we0;
    sc_out< sc_lv<18> > out_image_12_V_d0;
    sc_out< sc_lv<5> > out_image_12_V_address1;
    sc_out< sc_logic > out_image_12_V_ce1;
    sc_out< sc_logic > out_image_12_V_we1;
    sc_out< sc_lv<18> > out_image_12_V_d1;
    sc_out< sc_lv<5> > out_image_13_V_address0;
    sc_out< sc_logic > out_image_13_V_ce0;
    sc_out< sc_logic > out_image_13_V_we0;
    sc_out< sc_lv<18> > out_image_13_V_d0;
    sc_out< sc_lv<5> > out_image_13_V_address1;
    sc_out< sc_logic > out_image_13_V_ce1;
    sc_out< sc_logic > out_image_13_V_we1;
    sc_out< sc_lv<18> > out_image_13_V_d1;
    sc_out< sc_lv<5> > out_image_14_V_address0;
    sc_out< sc_logic > out_image_14_V_ce0;
    sc_out< sc_logic > out_image_14_V_we0;
    sc_out< sc_lv<18> > out_image_14_V_d0;
    sc_out< sc_lv<5> > out_image_14_V_address1;
    sc_out< sc_logic > out_image_14_V_ce1;
    sc_out< sc_logic > out_image_14_V_we1;
    sc_out< sc_lv<18> > out_image_14_V_d1;
    sc_out< sc_lv<5> > out_image_15_V_address0;
    sc_out< sc_logic > out_image_15_V_ce0;
    sc_out< sc_logic > out_image_15_V_we0;
    sc_out< sc_lv<18> > out_image_15_V_d0;
    sc_out< sc_lv<5> > out_image_15_V_address1;
    sc_out< sc_logic > out_image_15_V_ce1;
    sc_out< sc_logic > out_image_15_V_we1;
    sc_out< sc_lv<18> > out_image_15_V_d1;
    sc_out< sc_lv<5> > out_image_16_V_address0;
    sc_out< sc_logic > out_image_16_V_ce0;
    sc_out< sc_logic > out_image_16_V_we0;
    sc_out< sc_lv<18> > out_image_16_V_d0;
    sc_out< sc_lv<5> > out_image_16_V_address1;
    sc_out< sc_logic > out_image_16_V_ce1;
    sc_out< sc_logic > out_image_16_V_we1;
    sc_out< sc_lv<18> > out_image_16_V_d1;
    sc_out< sc_lv<5> > out_image_17_V_address0;
    sc_out< sc_logic > out_image_17_V_ce0;
    sc_out< sc_logic > out_image_17_V_we0;
    sc_out< sc_lv<18> > out_image_17_V_d0;
    sc_out< sc_lv<5> > out_image_17_V_address1;
    sc_out< sc_logic > out_image_17_V_ce1;
    sc_out< sc_logic > out_image_17_V_we1;
    sc_out< sc_lv<18> > out_image_17_V_d1;
    sc_out< sc_lv<5> > out_image_18_V_address0;
    sc_out< sc_logic > out_image_18_V_ce0;
    sc_out< sc_logic > out_image_18_V_we0;
    sc_out< sc_lv<18> > out_image_18_V_d0;
    sc_out< sc_lv<5> > out_image_18_V_address1;
    sc_out< sc_logic > out_image_18_V_ce1;
    sc_out< sc_logic > out_image_18_V_we1;
    sc_out< sc_lv<18> > out_image_18_V_d1;
    sc_out< sc_lv<5> > out_image_19_V_address0;
    sc_out< sc_logic > out_image_19_V_ce0;
    sc_out< sc_logic > out_image_19_V_we0;
    sc_out< sc_lv<18> > out_image_19_V_d0;
    sc_out< sc_lv<5> > out_image_19_V_address1;
    sc_out< sc_logic > out_image_19_V_ce1;
    sc_out< sc_logic > out_image_19_V_we1;
    sc_out< sc_lv<18> > out_image_19_V_d1;
    sc_out< sc_lv<5> > out_image_20_V_address0;
    sc_out< sc_logic > out_image_20_V_ce0;
    sc_out< sc_logic > out_image_20_V_we0;
    sc_out< sc_lv<18> > out_image_20_V_d0;
    sc_out< sc_lv<5> > out_image_20_V_address1;
    sc_out< sc_logic > out_image_20_V_ce1;
    sc_out< sc_logic > out_image_20_V_we1;
    sc_out< sc_lv<18> > out_image_20_V_d1;
    sc_out< sc_lv<5> > out_image_21_V_address0;
    sc_out< sc_logic > out_image_21_V_ce0;
    sc_out< sc_logic > out_image_21_V_we0;
    sc_out< sc_lv<18> > out_image_21_V_d0;
    sc_out< sc_lv<5> > out_image_21_V_address1;
    sc_out< sc_logic > out_image_21_V_ce1;
    sc_out< sc_logic > out_image_21_V_we1;
    sc_out< sc_lv<18> > out_image_21_V_d1;
    sc_out< sc_lv<5> > out_image_22_V_address0;
    sc_out< sc_logic > out_image_22_V_ce0;
    sc_out< sc_logic > out_image_22_V_we0;
    sc_out< sc_lv<18> > out_image_22_V_d0;
    sc_out< sc_lv<5> > out_image_22_V_address1;
    sc_out< sc_logic > out_image_22_V_ce1;
    sc_out< sc_logic > out_image_22_V_we1;
    sc_out< sc_lv<18> > out_image_22_V_d1;
    sc_out< sc_lv<5> > out_image_23_V_address0;
    sc_out< sc_logic > out_image_23_V_ce0;
    sc_out< sc_logic > out_image_23_V_we0;
    sc_out< sc_lv<18> > out_image_23_V_d0;
    sc_out< sc_lv<5> > out_image_23_V_address1;
    sc_out< sc_logic > out_image_23_V_ce1;
    sc_out< sc_logic > out_image_23_V_we1;
    sc_out< sc_lv<18> > out_image_23_V_d1;
    sc_out< sc_lv<5> > out_image_24_V_address0;
    sc_out< sc_logic > out_image_24_V_ce0;
    sc_out< sc_logic > out_image_24_V_we0;
    sc_out< sc_lv<18> > out_image_24_V_d0;
    sc_out< sc_lv<5> > out_image_24_V_address1;
    sc_out< sc_logic > out_image_24_V_ce1;
    sc_out< sc_logic > out_image_24_V_we1;
    sc_out< sc_lv<18> > out_image_24_V_d1;
    sc_out< sc_lv<5> > out_image_25_V_address0;
    sc_out< sc_logic > out_image_25_V_ce0;
    sc_out< sc_logic > out_image_25_V_we0;
    sc_out< sc_lv<18> > out_image_25_V_d0;
    sc_out< sc_lv<5> > out_image_25_V_address1;
    sc_out< sc_logic > out_image_25_V_ce1;
    sc_out< sc_logic > out_image_25_V_we1;
    sc_out< sc_lv<18> > out_image_25_V_d1;
    sc_out< sc_lv<5> > out_image_26_V_address0;
    sc_out< sc_logic > out_image_26_V_ce0;
    sc_out< sc_logic > out_image_26_V_we0;
    sc_out< sc_lv<18> > out_image_26_V_d0;
    sc_out< sc_lv<5> > out_image_26_V_address1;
    sc_out< sc_logic > out_image_26_V_ce1;
    sc_out< sc_logic > out_image_26_V_we1;
    sc_out< sc_lv<18> > out_image_26_V_d1;
    sc_out< sc_lv<5> > out_image_27_V_address0;
    sc_out< sc_logic > out_image_27_V_ce0;
    sc_out< sc_logic > out_image_27_V_we0;
    sc_out< sc_lv<18> > out_image_27_V_d0;
    sc_out< sc_lv<5> > out_image_27_V_address1;
    sc_out< sc_logic > out_image_27_V_ce1;
    sc_out< sc_logic > out_image_27_V_we1;
    sc_out< sc_lv<18> > out_image_27_V_d1;
    sc_out< sc_lv<5> > out_image_28_V_address0;
    sc_out< sc_logic > out_image_28_V_ce0;
    sc_out< sc_logic > out_image_28_V_we0;
    sc_out< sc_lv<18> > out_image_28_V_d0;
    sc_out< sc_lv<5> > out_image_28_V_address1;
    sc_out< sc_logic > out_image_28_V_ce1;
    sc_out< sc_logic > out_image_28_V_we1;
    sc_out< sc_lv<18> > out_image_28_V_d1;
    sc_out< sc_lv<5> > out_image_29_V_address0;
    sc_out< sc_logic > out_image_29_V_ce0;
    sc_out< sc_logic > out_image_29_V_we0;
    sc_out< sc_lv<1> > out_image_29_V_d0;
    sc_out< sc_lv<5> > out_image_29_V_address1;
    sc_out< sc_logic > out_image_29_V_ce1;
    sc_out< sc_logic > out_image_29_V_we1;
    sc_out< sc_lv<1> > out_image_29_V_d1;


    // Module declarations
    efficient_pad_n_1cha(sc_module_name name);
    SC_HAS_PROCESS(efficient_pad_n_1cha);

    ~efficient_pad_n_1cha();

    sc_trace_file* mVcdFile;

    CNN_mux_285_18_1_1<1,1,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,5,18>* CNN_mux_285_18_1_1_U88;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > tmp_18_reg_1644;
    sc_signal< sc_lv<5> > j4_reg_1655;
    sc_signal< sc_lv<5> > i_s_reg_1666;
    sc_signal< sc_lv<10> > indvar_flatten2_reg_1677;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > tmp_fu_1688_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > i_4_fu_1694_p2;
    sc_signal< sc_lv<5> > i_4_reg_2208;
    sc_signal< sc_lv<5> > i_1_mid2_fu_1720_p3;
    sc_signal< sc_lv<5> > i_1_mid2_reg_2213;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > j_fu_1728_p2;
    sc_signal< sc_lv<5> > j_reg_2219;
    sc_signal< sc_lv<10> > indvar_flatten_next_fu_1766_p2;
    sc_signal< sc_lv<10> > indvar_flatten_next_reg_2365;
    sc_signal< sc_lv<1> > tmp_14_fu_1772_p2;
    sc_signal< sc_lv<1> > tmp_14_reg_2370;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1778_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_2375;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<5> > ap_phi_mux_i_phi_fu_1636_p4;
    sc_signal< sc_lv<5> > i_reg_1632;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > ap_phi_mux_tmp_18_phi_fu_1648_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_j4_phi_fu_1659_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_i_s_phi_fu_1670_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten2_phi_fu_1681_p4;
    sc_signal< sc_lv<64> > tmp_s_fu_1700_p1;
    sc_signal< sc_lv<64> > tmp_17_fu_1734_p1;
    sc_signal< sc_lv<64> > tmp_16_fu_1784_p1;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<18> > tmp_11_fu_1815_p30;
    sc_signal< sc_lv<5> > i_3_fu_1706_p2;
    sc_signal< sc_lv<5> > j_mid2_fu_1712_p3;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_state2;
    static const sc_lv<6> ap_ST_fsm_state3;
    static const sc_lv<6> ap_ST_fsm_state4;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_state7;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1D;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<5> ap_const_lv5_1B;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_17;
    static const sc_lv<5> ap_const_lv5_16;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_13;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_30F;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state5_pp0_stage0_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_phi_fu_1636_p4();
    void thread_ap_phi_mux_i_s_phi_fu_1670_p4();
    void thread_ap_phi_mux_indvar_flatten2_phi_fu_1681_p4();
    void thread_ap_phi_mux_j4_phi_fu_1659_p4();
    void thread_ap_phi_mux_tmp_18_phi_fu_1648_p4();
    void thread_ap_ready();
    void thread_exitcond_flatten_fu_1778_p2();
    void thread_i_1_mid2_fu_1720_p3();
    void thread_i_3_fu_1706_p2();
    void thread_i_4_fu_1694_p2();
    void thread_in_image_0_V_address0();
    void thread_in_image_0_V_ce0();
    void thread_in_image_10_V_address0();
    void thread_in_image_10_V_ce0();
    void thread_in_image_11_V_address0();
    void thread_in_image_11_V_ce0();
    void thread_in_image_12_V_address0();
    void thread_in_image_12_V_ce0();
    void thread_in_image_13_V_address0();
    void thread_in_image_13_V_ce0();
    void thread_in_image_14_V_address0();
    void thread_in_image_14_V_ce0();
    void thread_in_image_15_V_address0();
    void thread_in_image_15_V_ce0();
    void thread_in_image_16_V_address0();
    void thread_in_image_16_V_ce0();
    void thread_in_image_17_V_address0();
    void thread_in_image_17_V_ce0();
    void thread_in_image_18_V_address0();
    void thread_in_image_18_V_ce0();
    void thread_in_image_19_V_address0();
    void thread_in_image_19_V_ce0();
    void thread_in_image_1_V_address0();
    void thread_in_image_1_V_ce0();
    void thread_in_image_20_V_address0();
    void thread_in_image_20_V_ce0();
    void thread_in_image_21_V_address0();
    void thread_in_image_21_V_ce0();
    void thread_in_image_22_V_address0();
    void thread_in_image_22_V_ce0();
    void thread_in_image_23_V_address0();
    void thread_in_image_23_V_ce0();
    void thread_in_image_24_V_address0();
    void thread_in_image_24_V_ce0();
    void thread_in_image_25_V_address0();
    void thread_in_image_25_V_ce0();
    void thread_in_image_26_V_address0();
    void thread_in_image_26_V_ce0();
    void thread_in_image_27_V_address0();
    void thread_in_image_27_V_ce0();
    void thread_in_image_2_V_address0();
    void thread_in_image_2_V_ce0();
    void thread_in_image_3_V_address0();
    void thread_in_image_3_V_ce0();
    void thread_in_image_4_V_address0();
    void thread_in_image_4_V_ce0();
    void thread_in_image_5_V_address0();
    void thread_in_image_5_V_ce0();
    void thread_in_image_6_V_address0();
    void thread_in_image_6_V_ce0();
    void thread_in_image_7_V_address0();
    void thread_in_image_7_V_ce0();
    void thread_in_image_8_V_address0();
    void thread_in_image_8_V_ce0();
    void thread_in_image_9_V_address0();
    void thread_in_image_9_V_ce0();
    void thread_indvar_flatten_next_fu_1766_p2();
    void thread_j_fu_1728_p2();
    void thread_j_mid2_fu_1712_p3();
    void thread_out_image_0_V_address0();
    void thread_out_image_0_V_address1();
    void thread_out_image_0_V_ce0();
    void thread_out_image_0_V_ce1();
    void thread_out_image_0_V_d0();
    void thread_out_image_0_V_d1();
    void thread_out_image_0_V_we0();
    void thread_out_image_0_V_we1();
    void thread_out_image_10_V_address0();
    void thread_out_image_10_V_address1();
    void thread_out_image_10_V_ce0();
    void thread_out_image_10_V_ce1();
    void thread_out_image_10_V_d0();
    void thread_out_image_10_V_d1();
    void thread_out_image_10_V_we0();
    void thread_out_image_10_V_we1();
    void thread_out_image_11_V_address0();
    void thread_out_image_11_V_address1();
    void thread_out_image_11_V_ce0();
    void thread_out_image_11_V_ce1();
    void thread_out_image_11_V_d0();
    void thread_out_image_11_V_d1();
    void thread_out_image_11_V_we0();
    void thread_out_image_11_V_we1();
    void thread_out_image_12_V_address0();
    void thread_out_image_12_V_address1();
    void thread_out_image_12_V_ce0();
    void thread_out_image_12_V_ce1();
    void thread_out_image_12_V_d0();
    void thread_out_image_12_V_d1();
    void thread_out_image_12_V_we0();
    void thread_out_image_12_V_we1();
    void thread_out_image_13_V_address0();
    void thread_out_image_13_V_address1();
    void thread_out_image_13_V_ce0();
    void thread_out_image_13_V_ce1();
    void thread_out_image_13_V_d0();
    void thread_out_image_13_V_d1();
    void thread_out_image_13_V_we0();
    void thread_out_image_13_V_we1();
    void thread_out_image_14_V_address0();
    void thread_out_image_14_V_address1();
    void thread_out_image_14_V_ce0();
    void thread_out_image_14_V_ce1();
    void thread_out_image_14_V_d0();
    void thread_out_image_14_V_d1();
    void thread_out_image_14_V_we0();
    void thread_out_image_14_V_we1();
    void thread_out_image_15_V_address0();
    void thread_out_image_15_V_address1();
    void thread_out_image_15_V_ce0();
    void thread_out_image_15_V_ce1();
    void thread_out_image_15_V_d0();
    void thread_out_image_15_V_d1();
    void thread_out_image_15_V_we0();
    void thread_out_image_15_V_we1();
    void thread_out_image_16_V_address0();
    void thread_out_image_16_V_address1();
    void thread_out_image_16_V_ce0();
    void thread_out_image_16_V_ce1();
    void thread_out_image_16_V_d0();
    void thread_out_image_16_V_d1();
    void thread_out_image_16_V_we0();
    void thread_out_image_16_V_we1();
    void thread_out_image_17_V_address0();
    void thread_out_image_17_V_address1();
    void thread_out_image_17_V_ce0();
    void thread_out_image_17_V_ce1();
    void thread_out_image_17_V_d0();
    void thread_out_image_17_V_d1();
    void thread_out_image_17_V_we0();
    void thread_out_image_17_V_we1();
    void thread_out_image_18_V_address0();
    void thread_out_image_18_V_address1();
    void thread_out_image_18_V_ce0();
    void thread_out_image_18_V_ce1();
    void thread_out_image_18_V_d0();
    void thread_out_image_18_V_d1();
    void thread_out_image_18_V_we0();
    void thread_out_image_18_V_we1();
    void thread_out_image_19_V_address0();
    void thread_out_image_19_V_address1();
    void thread_out_image_19_V_ce0();
    void thread_out_image_19_V_ce1();
    void thread_out_image_19_V_d0();
    void thread_out_image_19_V_d1();
    void thread_out_image_19_V_we0();
    void thread_out_image_19_V_we1();
    void thread_out_image_1_V_address0();
    void thread_out_image_1_V_address1();
    void thread_out_image_1_V_ce0();
    void thread_out_image_1_V_ce1();
    void thread_out_image_1_V_d0();
    void thread_out_image_1_V_d1();
    void thread_out_image_1_V_we0();
    void thread_out_image_1_V_we1();
    void thread_out_image_20_V_address0();
    void thread_out_image_20_V_address1();
    void thread_out_image_20_V_ce0();
    void thread_out_image_20_V_ce1();
    void thread_out_image_20_V_d0();
    void thread_out_image_20_V_d1();
    void thread_out_image_20_V_we0();
    void thread_out_image_20_V_we1();
    void thread_out_image_21_V_address0();
    void thread_out_image_21_V_address1();
    void thread_out_image_21_V_ce0();
    void thread_out_image_21_V_ce1();
    void thread_out_image_21_V_d0();
    void thread_out_image_21_V_d1();
    void thread_out_image_21_V_we0();
    void thread_out_image_21_V_we1();
    void thread_out_image_22_V_address0();
    void thread_out_image_22_V_address1();
    void thread_out_image_22_V_ce0();
    void thread_out_image_22_V_ce1();
    void thread_out_image_22_V_d0();
    void thread_out_image_22_V_d1();
    void thread_out_image_22_V_we0();
    void thread_out_image_22_V_we1();
    void thread_out_image_23_V_address0();
    void thread_out_image_23_V_address1();
    void thread_out_image_23_V_ce0();
    void thread_out_image_23_V_ce1();
    void thread_out_image_23_V_d0();
    void thread_out_image_23_V_d1();
    void thread_out_image_23_V_we0();
    void thread_out_image_23_V_we1();
    void thread_out_image_24_V_address0();
    void thread_out_image_24_V_address1();
    void thread_out_image_24_V_ce0();
    void thread_out_image_24_V_ce1();
    void thread_out_image_24_V_d0();
    void thread_out_image_24_V_d1();
    void thread_out_image_24_V_we0();
    void thread_out_image_24_V_we1();
    void thread_out_image_25_V_address0();
    void thread_out_image_25_V_address1();
    void thread_out_image_25_V_ce0();
    void thread_out_image_25_V_ce1();
    void thread_out_image_25_V_d0();
    void thread_out_image_25_V_d1();
    void thread_out_image_25_V_we0();
    void thread_out_image_25_V_we1();
    void thread_out_image_26_V_address0();
    void thread_out_image_26_V_address1();
    void thread_out_image_26_V_ce0();
    void thread_out_image_26_V_ce1();
    void thread_out_image_26_V_d0();
    void thread_out_image_26_V_d1();
    void thread_out_image_26_V_we0();
    void thread_out_image_26_V_we1();
    void thread_out_image_27_V_address0();
    void thread_out_image_27_V_address1();
    void thread_out_image_27_V_ce0();
    void thread_out_image_27_V_ce1();
    void thread_out_image_27_V_d0();
    void thread_out_image_27_V_d1();
    void thread_out_image_27_V_we0();
    void thread_out_image_27_V_we1();
    void thread_out_image_28_V_address0();
    void thread_out_image_28_V_address1();
    void thread_out_image_28_V_ce0();
    void thread_out_image_28_V_ce1();
    void thread_out_image_28_V_d0();
    void thread_out_image_28_V_d1();
    void thread_out_image_28_V_we0();
    void thread_out_image_28_V_we1();
    void thread_out_image_29_V_address0();
    void thread_out_image_29_V_address1();
    void thread_out_image_29_V_ce0();
    void thread_out_image_29_V_ce1();
    void thread_out_image_29_V_d0();
    void thread_out_image_29_V_d1();
    void thread_out_image_29_V_we0();
    void thread_out_image_29_V_we1();
    void thread_out_image_2_V_address0();
    void thread_out_image_2_V_address1();
    void thread_out_image_2_V_ce0();
    void thread_out_image_2_V_ce1();
    void thread_out_image_2_V_d0();
    void thread_out_image_2_V_d1();
    void thread_out_image_2_V_we0();
    void thread_out_image_2_V_we1();
    void thread_out_image_3_V_address0();
    void thread_out_image_3_V_address1();
    void thread_out_image_3_V_ce0();
    void thread_out_image_3_V_ce1();
    void thread_out_image_3_V_d0();
    void thread_out_image_3_V_d1();
    void thread_out_image_3_V_we0();
    void thread_out_image_3_V_we1();
    void thread_out_image_4_V_address0();
    void thread_out_image_4_V_address1();
    void thread_out_image_4_V_ce0();
    void thread_out_image_4_V_ce1();
    void thread_out_image_4_V_d0();
    void thread_out_image_4_V_d1();
    void thread_out_image_4_V_we0();
    void thread_out_image_4_V_we1();
    void thread_out_image_5_V_address0();
    void thread_out_image_5_V_address1();
    void thread_out_image_5_V_ce0();
    void thread_out_image_5_V_ce1();
    void thread_out_image_5_V_d0();
    void thread_out_image_5_V_d1();
    void thread_out_image_5_V_we0();
    void thread_out_image_5_V_we1();
    void thread_out_image_6_V_address0();
    void thread_out_image_6_V_address1();
    void thread_out_image_6_V_ce0();
    void thread_out_image_6_V_ce1();
    void thread_out_image_6_V_d0();
    void thread_out_image_6_V_d1();
    void thread_out_image_6_V_we0();
    void thread_out_image_6_V_we1();
    void thread_out_image_7_V_address0();
    void thread_out_image_7_V_address1();
    void thread_out_image_7_V_ce0();
    void thread_out_image_7_V_ce1();
    void thread_out_image_7_V_d0();
    void thread_out_image_7_V_d1();
    void thread_out_image_7_V_we0();
    void thread_out_image_7_V_we1();
    void thread_out_image_8_V_address0();
    void thread_out_image_8_V_address1();
    void thread_out_image_8_V_ce0();
    void thread_out_image_8_V_ce1();
    void thread_out_image_8_V_d0();
    void thread_out_image_8_V_d1();
    void thread_out_image_8_V_we0();
    void thread_out_image_8_V_we1();
    void thread_out_image_9_V_address0();
    void thread_out_image_9_V_address1();
    void thread_out_image_9_V_ce0();
    void thread_out_image_9_V_ce1();
    void thread_out_image_9_V_d0();
    void thread_out_image_9_V_d1();
    void thread_out_image_9_V_we0();
    void thread_out_image_9_V_we1();
    void thread_tmp_14_fu_1772_p2();
    void thread_tmp_16_fu_1784_p1();
    void thread_tmp_17_fu_1734_p1();
    void thread_tmp_fu_1688_p2();
    void thread_tmp_s_fu_1700_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
