File: neorv32_clint.vhd
Original file: /home/balevision/workspace/bleviet/fpga_lib/fpga_lib/tests/parser/hdl/../resources/vhdl/neorv32_core/neorv32_clint.vhd

Entity: neorv32_clint
Ports (7):
  - clk_i : PortDirection.IN std_ulogic
  - rstn_i : PortDirection.IN std_ulogic
  - bus_req_i : PortDirection.IN bus_req_t
  - bus_rsp_o : PortDirection.OUT bus_rsp_t
  - time_o : PortDirection.OUT std_ulogic_vector(63 downto 0)
  - mti_o : PortDirection.OUT std_ulogic_vector(NUM_HARTS-1 downto 0)
  - msi_o : PortDirection.OUT std_ulogic_vector(NUM_HARTS-1 downto 0)

Generated VHDL:
library ieee;
use ieee.std_logic_1164.all;

entity neorv32_clint is
    generic (
        NUM_HARTS : natural range 1 to 4095
    );
    port (
        clk_i : in std_ulogic;
        rstn_i : in std_ulogic;
        bus_req_i : in bus_req_t;
        bus_rsp_o : out bus_rsp_t;
        time_o : out std_ulogic_vector(63 downto 0);
        mti_o : out std_ulogic_vector(NUM_HARTS-1 downto 0);
        msi_o : out std_ulogic_vector(NUM_HARTS-1 downto 0)
    );
end entity neorv32_clint;
Validation: âœ… PASS
