initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e0080 	high:20 low:7
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001e07f 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e0080 	high:20 low:7
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001e07f 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f5dcae00000,32768
launching memcpy command : MemcpyHtoD,0x00007f5dcae08000,98304
launching memcpy command : MemcpyHtoD,0x00007f5dcae20000,4096
launching memcpy command : MemcpyHtoD,0x00007f5dcae21000,4096
launching memcpy command : MemcpyHtoD,0x00007f5dcae22000,4096
launching memcpy command : MemcpyHtoD,0x00007f5dcae23000,16384
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 14038
gpu_sim_insn = 49414
gpu_ipc =       3.5200
gpu_tot_sim_cycle = 14038
gpu_tot_sim_insn = 49414
gpu_tot_ipc =       3.5200
gpu_tot_issued_cta = 8
gpu_occupancy = 12.5312% 
gpu_tot_occupancy = 12.5312% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0116
partiton_level_parallism_total  =       0.0116
partiton_level_parallism_util =       2.8596
partiton_level_parallism_util_total  =       2.8596
L2_BW  =       0.4206 GB/Sec
L2_BW_total  =       0.4206 GB/Sec
gpu_total_sim_rate=49414

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 162
	L1D_total_cache_miss_rate = 0.8060
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 61728
gpgpu_n_tot_w_icount = 1929
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 142
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:634	W0_Idle:25873	W0_Scoreboard:24122	W1:263	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:1535
single_issue_nums: WS0:681	WS1:416	WS2:416	WS3:416	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1136 {8:142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5680 {40:142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
maxmflatency = 508 
max_icnt2mem_latency = 47 
maxmrqlatency = 9 
max_icnt2sh_latency = 5 
averagemflatency = 440 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:86 	5 	47 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	141 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6584         0      5544     10719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5552         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0      9443         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0     13057      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0      5544         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0     13730         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0      8770      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0      8097         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0      5488      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6016         0      5488         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0      5488      5494         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0      5480      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0      5488         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0      5480         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0      5480         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0      5480      5498         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan  4.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan  5.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  1.000000      -nan  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/32 = 4.437500
number of bytes read:
dram[0]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64         0       128        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0       160       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32         0       160         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0       160       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 4544
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64         0       128        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0       160       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32         0       160         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0       160       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 4544
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none          15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         15    none          17        15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none          15    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none          15        15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none          15    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none          15        17    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none          17    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none          15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none          15        15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none          15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none          15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none          15        17    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none          15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none          15        13    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         13    none          13    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none          13        13    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none          13        13    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none          15    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none          14    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none          13    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none          13        13    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0       233       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501         0       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0       501       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       502       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0       501       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0       501       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0       502       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0       233         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0       233       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0       501       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0       436       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436         0       436         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0         0       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0         0         0       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:          0         0       436       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0         0       233       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:          0         0       436         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0         0       436         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:          0         0       436         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:          0         0       233       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0       438       440         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62157 n_nop=62152 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002574
n_activity=78 dram_eff=0.2051
bk0: 0a 62157i bk1: 0a 62158i bk2: 0a 62158i bk3: 4a 62118i bk4: 0a 62156i bk5: 0a 62156i bk6: 0a 62156i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000257 
total_CMD = 62157 
util_bw = 16 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 62111 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62152 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000273501
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62157 n_nop=62147 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004505
n_activity=278 dram_eff=0.1007
bk0: 2a 62133i bk1: 0a 62157i bk2: 4a 62123i bk3: 1a 62131i bk4: 0a 62154i bk5: 0a 62155i bk6: 0a 62156i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62158i bk12: 0a 62158i bk13: 0a 62158i bk14: 0a 62158i bk15: 0a 62158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000450 
total_CMD = 62157 
util_bw = 28 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 62053 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62147 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000675708
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62157 n_nop=62152 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002574
n_activity=78 dram_eff=0.2051
bk0: 0a 62157i bk1: 0a 62158i bk2: 4a 62133i bk3: 0a 62156i bk4: 0a 62156i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000257 
total_CMD = 62157 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 62117 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62152 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62157 n_nop=62135 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001287
n_activity=168 dram_eff=0.4762
bk0: 0a 62157i bk1: 0a 62159i bk2: 8a 62119i bk3: 12a 62066i bk4: 0a 62155i bk5: 0a 62156i bk6: 0a 62156i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027586
Bank_Level_Parallism_Col = 1.027972
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027972 

BW Util details:
bwutil = 0.001287 
total_CMD = 62157 
util_bw = 80 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 62007 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62135 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000322 
Either_Row_CoL_Bus_Util = 0.000354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645141
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62157 n_nop=62155 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.435e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 62157i bk1: 0a 62158i bk2: 1a 62133i bk3: 0a 62156i bk4: 0a 62156i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000064 
total_CMD = 62157 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 62129 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62155 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62157 n_nop=62150 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003218
n_activity=156 dram_eff=0.1282
bk0: 0a 62158i bk1: 0a 62159i bk2: 1a 62134i bk3: 4a 62117i bk4: 0a 62155i bk5: 0a 62155i bk6: 0a 62155i bk7: 0a 62156i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62158i bk15: 0a 62158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000322 
total_CMD = 62157 
util_bw = 20 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 62083 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62150 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001094
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62157 n_nop=62152 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002574
n_activity=100 dram_eff=0.16
bk0: 0a 62157i bk1: 0a 62158i bk2: 4a 62123i bk3: 0a 62156i bk4: 0a 62156i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000257 
total_CMD = 62157 
util_bw = 16 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 62113 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62152 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000675708
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62157 n_nop=62155 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.435e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 62157i bk1: 0a 62158i bk2: 0a 62158i bk3: 1a 62133i bk4: 0a 62156i bk5: 0a 62156i bk6: 0a 62156i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000064 
total_CMD = 62157 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 62129 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62155 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62157 n_nop=62150 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003218
n_activity=156 dram_eff=0.1282
bk0: 0a 62158i bk1: 0a 62159i bk2: 1a 62134i bk3: 4a 62117i bk4: 0a 62155i bk5: 0a 62155i bk6: 0a 62155i bk7: 0a 62156i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62158i bk15: 0a 62158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000322 
total_CMD = 62157 
util_bw = 20 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 62083 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62150 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000273501
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62157 n_nop=62157 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62157i bk1: 0a 62157i bk2: 0a 62157i bk3: 0a 62157i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62157 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62157 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62157 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62157 n_nop=62155 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.435e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 62157i bk1: 0a 62158i bk2: 0a 62158i bk3: 1a 62133i bk4: 0a 62156i bk5: 0a 62156i bk6: 0a 62156i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000064 
total_CMD = 62157 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 62129 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62155 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62157 n_nop=62157 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62157i bk1: 0a 62157i bk2: 0a 62157i bk3: 0a 62157i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62157 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62157 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62157 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62157 n_nop=62148 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005148
n_activity=88 dram_eff=0.3636
bk0: 0a 62157i bk1: 0a 62158i bk2: 0a 62158i bk3: 8a 62098i bk4: 0a 62156i bk5: 0a 62156i bk6: 0a 62156i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 62157 
util_bw = 32 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 62087 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62148 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00212365
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62157 n_nop=62157 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62157i bk1: 0a 62157i bk2: 0a 62157i bk3: 0a 62157i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62157 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62157 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62157 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62157 n_nop=62147 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005148
n_activity=90 dram_eff=0.3556
bk0: 0a 62157i bk1: 0a 62158i bk2: 4a 62133i bk3: 4a 62109i bk4: 0a 62156i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316667
Bank_Level_Parallism_Col = 1.254237
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.254237 

BW Util details:
bwutil = 0.000515 
total_CMD = 62157 
util_bw = 32 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 62094 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62147 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00135142
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62157 n_nop=62152 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002574
n_activity=78 dram_eff=0.2051
bk0: 0a 62157i bk1: 0a 62158i bk2: 0a 62158i bk3: 4a 62118i bk4: 0a 62156i bk5: 0a 62156i bk6: 0a 62156i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000257 
total_CMD = 62157 
util_bw = 16 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 62111 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62152 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001094
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=62157 n_nop=62136 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003057
n_activity=164 dram_eff=0.1159
bk0: 0a 62157i bk1: 0a 62157i bk2: 5a 62135i bk3: 14a 62108i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.232877
Bank_Level_Parallism_Col = 1.222222
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.222222 

BW Util details:
bwutil = 0.000306 
total_CMD = 62157 
util_bw = 19 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 62084 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62136 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000306 
Either_Row_CoL_Bus_Util = 0.000338 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0023328
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=62157 n_nop=62149 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.653e-05
n_activity=165 dram_eff=0.03636
bk0: 1a 62135i bk1: 0a 62157i bk2: 5a 62135i bk3: 0a 62157i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000097 
total_CMD = 62157 
util_bw = 6 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 62107 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62149 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=62157 n_nop=62146 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001448
n_activity=120 dram_eff=0.075
bk0: 0a 62157i bk1: 0a 62157i bk2: 5a 62135i bk3: 4a 62125i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.051724
Bank_Level_Parallism_Ready = 1.111111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051724 

BW Util details:
bwutil = 0.000145 
total_CMD = 62157 
util_bw = 9 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 62097 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62146 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000144795
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=62157 n_nop=62157 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62157i bk1: 0a 62157i bk2: 0a 62157i bk3: 0a 62157i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62157 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62157 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62157 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=62157 n_nop=62147 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001287
n_activity=137 dram_eff=0.05839
bk0: 0a 62157i bk1: 0a 62157i bk2: 4a 62129i bk3: 4a 62126i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 62157 
util_bw = 8 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 62090 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62147 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00149621
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=62157 n_nop=62157 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62157i bk1: 0a 62157i bk2: 0a 62157i bk3: 0a 62157i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62157 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62157 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62157 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=62157 n_nop=62157 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62157i bk1: 0a 62157i bk2: 0a 62157i bk3: 0a 62157i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62157 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62157 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62157 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=62157 n_nop=62157 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62157i bk1: 0a 62157i bk2: 0a 62157i bk3: 0a 62157i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62157 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62157 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62157 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=62157 n_nop=62157 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62157i bk1: 0a 62157i bk2: 0a 62157i bk3: 0a 62157i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62157 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62157 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62157 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=62157 n_nop=62157 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62157i bk1: 0a 62157i bk2: 0a 62157i bk3: 0a 62157i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62157 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62157 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62157 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=62157 n_nop=62152 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.435e-05
n_activity=74 dram_eff=0.05405
bk0: 0a 62157i bk1: 0a 62157i bk2: 4a 62135i bk3: 0a 62157i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000064 
total_CMD = 62157 
util_bw = 4 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 62131 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62152 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=62157 n_nop=62148 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001287
n_activity=118 dram_eff=0.0678
bk0: 0a 62157i bk1: 0a 62157i bk2: 8a 62129i bk3: 0a 62157i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 62157 
util_bw = 8 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 62121 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62148 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000611355
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=62157 n_nop=62152 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.435e-05
n_activity=93 dram_eff=0.04301
bk0: 0a 62157i bk1: 0a 62157i bk2: 4a 62129i bk3: 0a 62157i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000064 
total_CMD = 62157 
util_bw = 4 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 62125 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62152 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000611355
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=62157 n_nop=62157 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62157i bk1: 0a 62157i bk2: 0a 62157i bk3: 0a 62157i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62157 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62157 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62157 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=62157 n_nop=62157 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62157i bk1: 0a 62157i bk2: 0a 62157i bk3: 0a 62157i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62157 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62157 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62157 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=62157 n_nop=62143 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001931
n_activity=144 dram_eff=0.08333
bk0: 0a 62157i bk1: 0a 62157i bk2: 8a 62120i bk3: 4a 62127i bk4: 0a 62157i bk5: 0a 62157i bk6: 0a 62157i bk7: 0a 62157i bk8: 0a 62157i bk9: 0a 62157i bk10: 0a 62157i bk11: 0a 62157i bk12: 0a 62157i bk13: 0a 62157i bk14: 0a 62157i bk15: 0a 62157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012820
Bank_Level_Parallism_Col = 1.013158
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013158 

BW Util details:
bwutil = 0.000193 
total_CMD = 62157 
util_bw = 12 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 62079 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62157 
n_nop = 62143 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00239716

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 85
L2_total_cache_misses = 84
L2_total_cache_miss_rate = 0.9882
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=163
icnt_total_pkts_simt_to_mem=163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163
Req_Network_cycles = 14038
Req_Network_injected_packets_per_cycle =       0.0116 
Req_Network_conflicts_per_cycle =       0.0009
Req_Network_conflicts_per_cycle_util =       0.2105
Req_Bank_Level_Parallism =       2.8596
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 163
Reply_Network_cycles = 14038
Reply_Network_injected_packets_per_cycle =        0.0116
Reply_Network_conflicts_per_cycle =        0.0028
Reply_Network_conflicts_per_cycle_util =       0.5065
Reply_Bank_Level_Parallism =       2.1169
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 49414 (inst/sec)
gpgpu_simulation_rate = 14038 (cycle/sec)
gpgpu_silicon_slowdown = 80638x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 5857
gpu_sim_insn = 49262
gpu_ipc =       8.4108
gpu_tot_sim_cycle = 19895
gpu_tot_sim_insn = 98676
gpu_tot_ipc =       4.9598
gpu_tot_issued_cta = 16
gpu_occupancy = 24.7699% 
gpu_tot_occupancy = 16.4289% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0287
partiton_level_parallism_total  =       0.0166
partiton_level_parallism_util =       3.5745
partiton_level_parallism_util_total  =       3.1827
L2_BW  =       1.0390 GB/Sec
L2_BW_total  =       0.6027 GB/Sec
gpu_total_sim_rate=49338

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 316
	L1D_total_cache_miss_rate = 0.8564
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 118816
gpgpu_n_tot_w_icount = 3713
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 270
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1307	W0_Idle:31867	W0_Scoreboard:40315	W1:383	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11	W32:3061
single_issue_nums: WS0:1109	WS1:844	WS2:892	WS3:868	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160 {8:270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10800 {40:270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
maxmflatency = 508 
max_icnt2mem_latency = 47 
maxmrqlatency = 9 
max_icnt2sh_latency = 5 
averagemflatency = 437 
avg_icnt2mem_latency = 79 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 4 
mrq_lat_table:176 	22 	68 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	306 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      5544      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6584         0      5544     10719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5552         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0      9443      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0     13057      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0      5544      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0      5552     13730         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0      8770      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0      8097         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0      5544         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0      5488      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6016         0      5488      5496         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0      5488      5494         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0      5488         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0      5480      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0      5480         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0      5488         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0      5480         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0      5480         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0      5480      5498         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan  5.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan  5.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  1.000000      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan  5.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 270/48 = 5.625000
number of bytes read:
dram[0]:         0         0       128       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64         0       128       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0       384       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0       160       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0       128       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0       128       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0       160       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32         0       160       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0       160       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0       256       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0       512         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 8640
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:         0         0       128       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64         0       128       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0       384       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0       160       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0       128       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0       128       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0       160       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32         0       160       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0       160       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0       256       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0       512         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 8640
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none          17        15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         15    none          17        16    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none          15    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none          15        16    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none          22        19    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none          16        16    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none          17        19    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none          15        16    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none          22        17    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none          19    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none          22    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none          19    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none          37        17    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none          15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none          17        17    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none          15        15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none          15        15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         13    none          14        13    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none          14        13    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none          13    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none          13        13    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none          13    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none          13    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none          17    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none          15    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none          14    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none          15    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none          13    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none          15    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none          14        13    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501         0       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0       501       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       502       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0       501       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0       503         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0       501       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0       436       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436         0       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0         0       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0         0       436       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:          0         0       436       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:          0         0         0       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:          0         0       436         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0         0       233       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:          0         0       436         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0         0       436         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:          0         0       436         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:          0         0         0       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:          0         0       233       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0       438       440         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88092 n_nop=88078 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005449
n_activity=184 dram_eff=0.2609
bk0: 0a 88093i bk1: 0a 88094i bk2: 4a 88059i bk3: 8a 88047i bk4: 0a 88090i bk5: 0a 88090i bk6: 0a 88090i bk7: 0a 88091i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88093i bk15: 0a 88093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000545 
total_CMD = 88092 
util_bw = 48 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 87982 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88078 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000692458
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88092 n_nop=88078 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004995
n_activity=322 dram_eff=0.1366
bk0: 2a 88068i bk1: 0a 88092i bk2: 4a 88058i bk3: 5a 88061i bk4: 0a 88089i bk5: 0a 88090i bk6: 0a 88091i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88093i bk12: 0a 88093i bk13: 0a 88093i bk14: 0a 88093i bk15: 0a 88093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000499 
total_CMD = 88092 
util_bw = 44 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 87968 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88078 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000476774
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88092 n_nop=88087 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001816
n_activity=78 dram_eff=0.2051
bk0: 0a 88092i bk1: 0a 88093i bk2: 4a 88068i bk3: 0a 88091i bk4: 0a 88091i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000182 
total_CMD = 88092 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 88052 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88087 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88092 n_nop=88066 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00109
n_activity=230 dram_eff=0.4174
bk0: 0a 88092i bk1: 0a 88094i bk2: 12a 88052i bk3: 12a 88001i bk4: 0a 88090i bk5: 0a 88091i bk6: 0a 88091i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026490
Bank_Level_Parallism_Col = 1.026846
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026846 

BW Util details:
bwutil = 0.001090 
total_CMD = 88092 
util_bw = 96 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 87924 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88066 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000272 
Either_Row_CoL_Bus_Util = 0.000295 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00455206
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88092 n_nop=88085 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000227
n_activity=156 dram_eff=0.1282
bk0: 0a 88092i bk1: 0a 88093i bk2: 1a 88068i bk3: 4a 88052i bk4: 0a 88091i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000227 
total_CMD = 88092 
util_bw = 20 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 88018 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88085 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000658403
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88092 n_nop=88077 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005903
n_activity=235 dram_eff=0.2213
bk0: 0a 88093i bk1: 0a 88094i bk2: 5a 88063i bk3: 8a 88051i bk4: 0a 88090i bk5: 0a 88090i bk6: 0a 88090i bk7: 0a 88091i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88093i bk15: 0a 88093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000590 
total_CMD = 88092 
util_bw = 52 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 87981 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88077 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00077192
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88092 n_nop=88082 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003633
n_activity=178 dram_eff=0.1798
bk0: 0a 88092i bk1: 0a 88094i bk2: 4a 88059i bk3: 4a 88052i bk4: 0a 88090i bk5: 0a 88091i bk6: 0a 88091i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000363 
total_CMD = 88092 
util_bw = 32 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 88002 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88082 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000987604
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88092 n_nop=88081 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004087
n_activity=156 dram_eff=0.2308
bk0: 0a 88092i bk1: 0a 88094i bk2: 4a 88051i bk3: 5a 88058i bk4: 0a 88090i bk5: 0a 88091i bk6: 0a 88091i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183099
Bank_Level_Parallism_Col = 1.188406
Bank_Level_Parallism_Ready = 1.111111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.188406 

BW Util details:
bwutil = 0.000409 
total_CMD = 88092 
util_bw = 36 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 88015 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88081 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000102 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000113518
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88092 n_nop=88085 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000227
n_activity=156 dram_eff=0.1282
bk0: 0a 88093i bk1: 0a 88094i bk2: 1a 88069i bk3: 4a 88052i bk4: 0a 88090i bk5: 0a 88090i bk6: 0a 88090i bk7: 0a 88091i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88093i bk15: 0a 88093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000227 
total_CMD = 88092 
util_bw = 20 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 88018 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88085 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00019298
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88092 n_nop=88087 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001816
n_activity=78 dram_eff=0.2051
bk0: 0a 88092i bk1: 0a 88093i bk2: 0a 88093i bk3: 4a 88053i bk4: 0a 88091i bk5: 0a 88091i bk6: 0a 88091i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000182 
total_CMD = 88092 
util_bw = 16 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 88046 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88087 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00051083
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88092 n_nop=88090 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.541e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 88092i bk1: 0a 88093i bk2: 0a 88093i bk3: 1a 88068i bk4: 0a 88091i bk5: 0a 88091i bk6: 0a 88091i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000045 
total_CMD = 88092 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 88064 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88090 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88092 n_nop=88079 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005449
n_activity=115 dram_eff=0.4174
bk0: 0a 88092i bk1: 0a 88093i bk2: 12a 88018i bk3: 0a 88091i bk4: 0a 88091i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000545 
total_CMD = 88092 
util_bw = 48 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 88000 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88079 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000851383
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88092 n_nop=88078 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005449
n_activity=188 dram_eff=0.2553
bk0: 0a 88093i bk1: 0a 88094i bk2: 4a 88059i bk3: 8a 88032i bk4: 0a 88090i bk5: 0a 88090i bk6: 0a 88090i bk7: 0a 88091i bk8: 0a 88091i bk9: 0a 88091i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88093i bk13: 0a 88093i bk14: 0a 88093i bk15: 0a 88093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000545 
total_CMD = 88092 
util_bw = 48 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 87978 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88078 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00199791
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88092 n_nop=88087 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001816
n_activity=78 dram_eff=0.2051
bk0: 0a 88092i bk1: 0a 88093i bk2: 0a 88093i bk3: 4a 88053i bk4: 0a 88091i bk5: 0a 88091i bk6: 0a 88091i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000182 
total_CMD = 88092 
util_bw = 16 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 88046 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88087 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00051083
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88092 n_nop=88082 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003633
n_activity=90 dram_eff=0.3556
bk0: 0a 88092i bk1: 0a 88093i bk2: 4a 88068i bk3: 4a 88044i bk4: 0a 88091i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316667
Bank_Level_Parallism_Col = 1.254237
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.254237 

BW Util details:
bwutil = 0.000363 
total_CMD = 88092 
util_bw = 32 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 88029 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88082 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000953549
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88092 n_nop=88082 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003633
n_activity=156 dram_eff=0.2051
bk0: 0a 88093i bk1: 0a 88094i bk2: 4a 88057i bk3: 4a 88052i bk4: 0a 88090i bk5: 0a 88090i bk6: 0a 88090i bk7: 0a 88091i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88093i bk15: 0a 88093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000363 
total_CMD = 88092 
util_bw = 32 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 88000 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88082 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000862734
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=88092 n_nop=88071 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002157
n_activity=164 dram_eff=0.1159
bk0: 0a 88092i bk1: 0a 88092i bk2: 5a 88070i bk3: 14a 88043i bk4: 0a 88092i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.232877
Bank_Level_Parallism_Col = 1.222222
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.222222 

BW Util details:
bwutil = 0.000216 
total_CMD = 88092 
util_bw = 19 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 88019 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88071 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000216 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00164601
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=88092 n_nop=88079 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001135
n_activity=237 dram_eff=0.04219
bk0: 1a 88070i bk1: 0a 88092i bk2: 5a 88070i bk3: 4a 88061i bk4: 0a 88092i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000114 
total_CMD = 88092 
util_bw = 10 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 88007 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88079 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000397312
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=88092 n_nop=88077 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001476
n_activity=162 dram_eff=0.08025
bk0: 0a 88092i bk1: 0a 88092i bk2: 5a 88070i bk3: 8a 88060i bk4: 0a 88092i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046875
Bank_Level_Parallism_Col = 1.048387
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048387 

BW Util details:
bwutil = 0.000148 
total_CMD = 88092 
util_bw = 13 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 88028 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88077 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000102166
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=88092 n_nop=88087 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.541e-05
n_activity=72 dram_eff=0.05556
bk0: 0a 88092i bk1: 0a 88092i bk2: 4a 88064i bk3: 0a 88092i bk4: 0a 88092i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000045 
total_CMD = 88092 
util_bw = 4 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 88060 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88087 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.27035e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=88092 n_nop=88074 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001816
n_activity=214 dram_eff=0.07477
bk0: 0a 88092i bk1: 0a 88092i bk2: 8a 88064i bk3: 8a 88061i bk4: 0a 88092i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000182 
total_CMD = 88092 
util_bw = 16 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 88017 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88074 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00105571
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=88092 n_nop=88092 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88092i bk1: 0a 88092i bk2: 0a 88092i bk3: 0a 88092i bk4: 0a 88092i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88092 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88092 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88092 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=88092 n_nop=88087 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.541e-05
n_activity=72 dram_eff=0.05556
bk0: 0a 88092i bk1: 0a 88092i bk2: 0a 88092i bk3: 4a 88061i bk4: 0a 88092i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000045 
total_CMD = 88092 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 88057 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88087 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000499478
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=88092 n_nop=88092 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88092i bk1: 0a 88092i bk2: 0a 88092i bk3: 0a 88092i bk4: 0a 88092i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88092 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88092 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88092 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=88092 n_nop=88083 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.081e-05
n_activity=106 dram_eff=0.07547
bk0: 0a 88092i bk1: 0a 88092i bk2: 8a 88064i bk3: 0a 88092i bk4: 0a 88092i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000091 
total_CMD = 88092 
util_bw = 8 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 88056 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88083 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000420015
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=88092 n_nop=88087 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.541e-05
n_activity=72 dram_eff=0.05556
bk0: 0a 88092i bk1: 0a 88092i bk2: 0a 88092i bk3: 4a 88061i bk4: 0a 88092i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000045 
total_CMD = 88092 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 88057 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88087 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000499478
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=88092 n_nop=88083 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.081e-05
n_activity=125 dram_eff=0.064
bk0: 0a 88092i bk1: 0a 88092i bk2: 8a 88070i bk3: 0a 88092i bk4: 0a 88092i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000091 
total_CMD = 88092 
util_bw = 8 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 88062 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88083 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=88092 n_nop=88075 n_act=1 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001816
n_activity=187 dram_eff=0.08556
bk0: 0a 88092i bk1: 0a 88092i bk2: 16a 88064i bk3: 0a 88092i bk4: 0a 88092i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000182 
total_CMD = 88092 
util_bw = 16 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 88048 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88075 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 16 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000431367
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=88092 n_nop=88087 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.541e-05
n_activity=93 dram_eff=0.04301
bk0: 0a 88092i bk1: 0a 88092i bk2: 4a 88064i bk3: 0a 88092i bk4: 0a 88092i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000045 
total_CMD = 88092 
util_bw = 4 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 88060 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88087 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000431367
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=88092 n_nop=88087 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.541e-05
n_activity=72 dram_eff=0.05556
bk0: 0a 88092i bk1: 0a 88092i bk2: 0a 88092i bk3: 4a 88061i bk4: 0a 88092i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000045 
total_CMD = 88092 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 88057 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88087 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000499478
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=88092 n_nop=88083 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.081e-05
n_activity=75 dram_eff=0.1067
bk0: 0a 88092i bk1: 0a 88092i bk2: 0a 88092i bk3: 8a 88055i bk4: 0a 88092i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000091 
total_CMD = 88092 
util_bw = 8 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 88047 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88083 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000612996
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=88092 n_nop=88078 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001362
n_activity=144 dram_eff=0.08333
bk0: 0a 88092i bk1: 0a 88092i bk2: 8a 88055i bk3: 4a 88062i bk4: 0a 88092i bk5: 0a 88092i bk6: 0a 88092i bk7: 0a 88092i bk8: 0a 88092i bk9: 0a 88092i bk10: 0a 88092i bk11: 0a 88092i bk12: 0a 88092i bk13: 0a 88092i bk14: 0a 88092i bk15: 0a 88092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012820
Bank_Level_Parallism_Col = 1.013158
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013158 

BW Util details:
bwutil = 0.000136 
total_CMD = 88092 
util_bw = 12 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 88014 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88092 
n_nop = 88078 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00169141

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 21, Miss = 20, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 16, Miss = 6, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 181
L2_total_cache_misses = 153
L2_total_cache_miss_rate = 0.8453
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 140
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=331
icnt_total_pkts_simt_to_mem=331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 331
Req_Network_cycles = 19895
Req_Network_injected_packets_per_cycle =       0.0166 
Req_Network_conflicts_per_cycle =       0.0009
Req_Network_conflicts_per_cycle_util =       0.1731
Req_Bank_Level_Parallism =       3.1827
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 331
Reply_Network_cycles = 19895
Reply_Network_injected_packets_per_cycle =        0.0166
Reply_Network_conflicts_per_cycle =        0.0026
Reply_Network_conflicts_per_cycle_util =       0.3469
Reply_Bank_Level_Parallism =       2.2517
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 49338 (inst/sec)
gpgpu_simulation_rate = 9947 (cycle/sec)
gpgpu_silicon_slowdown = 113803x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 13007
gpu_sim_insn = 50912
gpu_ipc =       3.9142
gpu_tot_sim_cycle = 32902
gpu_tot_sim_insn = 149588
gpu_tot_ipc =       4.5465
gpu_tot_issued_cta = 24
gpu_occupancy = 4.9186% 
gpu_tot_occupancy = 8.6195% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0277
partiton_level_parallism_total  =       0.0210
partiton_level_parallism_util =       1.4876
partiton_level_parallism_util_total  =       1.9971
L2_BW  =       1.0026 GB/Sec
L2_BW_total  =       0.7608 GB/Sec
gpu_total_sim_rate=37397

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 662
	L1D_total_cache_miss_rate = 0.6846
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 232864
gpgpu_n_tot_w_icount = 7277
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2074	W0_Idle:134307	W0_Scoreboard:96062	W1:2153	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:21	W32:4587
single_issue_nums: WS0:1765	WS1:1425	WS2:2333	WS3:1754	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000 {40:500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
maxmflatency = 508 
max_icnt2mem_latency = 47 
maxmrqlatency = 9 
max_icnt2sh_latency = 5 
averagemflatency = 352 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:260 	22 	68 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	666 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5793         0      5544      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6584      5813      5544     10719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5552      7197         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6314         0      9443      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6382      5811     13057      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0      5794      5544      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0      5552     13730         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0      8770      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9033      6363      8162      8097         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0      5544         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      5808      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5742      6233      5488      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6016         0      5488      5496         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5746      6244      5488      5494         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0      5488      7253         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5751         0      5480      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5740         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      9055         0         0      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5729      6246         0      9821         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0      5480         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0      6298      7204      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0      5488         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0      5480         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0      5480         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0      7187      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0      5480      5498         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  5.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  1.000000  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  6.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000  6.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan  1.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000  1.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  1.000000  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  1.000000  6.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  1.000000      -nan  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  1.000000  3.000000  6.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan  4.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  1.000000      -nan  8.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  1.000000  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan  4.000000  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan  1.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan  9.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 354/73 = 4.849315
number of bytes read:
dram[0]:        32         0       160       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        32       128       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0       192        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0       448       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64         0        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        32       192       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0        32       160       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0       128       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        64       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        32        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0       128       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0        32       192       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        96        32       192       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32         0       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        96       192       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0       128        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32         0       256       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        64         0        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0       288         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0       128        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0       288         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0       608         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0        32       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0       288       128         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 11328
Bmin_bank_accesses = 0!
chip skew: 928/32 = 29.00
number of bytes accessed:
dram[0]:        32         0       160       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        32       128       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0       192        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0       448       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64         0        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        32       192       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0        32       160       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0       128       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        64       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        32        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0       128       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0        32       192       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        96        32       192       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32         0       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        96       192       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0       128        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32         0       256       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        64         0        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0       288         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0       128        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0       288         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0       608         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0        32       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0       288       128         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 11328
min_bank_accesses = 0!
chip skew: 928/32 = 29.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         15    none          19        20    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        15        24        19    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none          20        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none          20        22    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         15    none          30        24    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         15        15        19        20    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none          15        28        19    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none          22        20    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none          22        28    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none          21    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         15        15        26        30    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none          23    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none          46        26    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none          28    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none          15        24        24    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none          19        22    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         13        13        19        20    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         13    none          19        17    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         13        13        25        18    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none          15        20    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         13    none          19        20    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         13    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         13    none      none          22    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         13        13    none          20    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none          17    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none          13        28        19    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none          21    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none          20    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none          24    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none          19    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none          28        19    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none          21        21    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501         0       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       501       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       502       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        501         0       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        501       501       501       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0       501       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        501       501       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0       503       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       233       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       501       501       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        436       436       436       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436         0       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0         0       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        436         0       436       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        436         0       233         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        436         0       233       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        436       436       233       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:          0         0       436       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:          0         0       436       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0         0       436       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:          0         0       436         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:          0         0       233       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:          0         0       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0       438       440         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145687 n_nop=145669 n_act=3 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004118
n_activity=306 dram_eff=0.1961
bk0: 1a 145664i bk1: 0a 145688i bk2: 5a 145653i bk3: 9a 145641i bk4: 0a 145684i bk5: 0a 145684i bk6: 0a 145684i bk7: 0a 145686i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145688i bk12: 0a 145688i bk13: 0a 145688i bk14: 0a 145689i bk15: 0a 145689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000412 
total_CMD = 145687 
util_bw = 60 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 145541 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145669 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 15 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000418706
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145687 n_nop=145669 n_act=4 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003844
n_activity=444 dram_eff=0.1261
bk0: 2a 145664i bk1: 1a 145663i bk2: 4a 145652i bk3: 7a 145655i bk4: 0a 145683i bk5: 0a 145684i bk6: 0a 145685i bk7: 0a 145686i bk8: 0a 145686i bk9: 0a 145686i bk10: 0a 145688i bk11: 0a 145689i bk12: 0a 145689i bk13: 0a 145689i bk14: 0a 145689i bk15: 0a 145689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000384 
total_CMD = 145687 
util_bw = 56 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 145527 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145669 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 14 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000288289
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145687 n_nop=145678 n_act=2 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001922
n_activity=200 dram_eff=0.14
bk0: 0a 145687i bk1: 0a 145689i bk2: 6a 145664i bk3: 1a 145662i bk4: 0a 145685i bk5: 0a 145686i bk6: 0a 145686i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000192 
total_CMD = 145687 
util_bw = 28 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 145611 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145678 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 7 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145687 n_nop=145656 n_act=2 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007962
n_activity=340 dram_eff=0.3412
bk0: 0a 145687i bk1: 0a 145689i bk2: 14a 145647i bk3: 15a 145596i bk4: 0a 145685i bk5: 0a 145686i bk6: 0a 145686i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025641
Bank_Level_Parallism_Col = 1.025974
Bank_Level_Parallism_Ready = 1.034483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025974 

BW Util details:
bwutil = 0.000796 
total_CMD = 145687 
util_bw = 116 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 145499 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145656 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 29 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00275248
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145687 n_nop=145677 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001922
n_activity=256 dram_eff=0.1094
bk0: 2a 145663i bk1: 0a 145687i bk2: 1a 145662i bk3: 4a 145646i bk4: 0a 145685i bk5: 0a 145686i bk6: 0a 145686i bk7: 0a 145686i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145688i bk11: 0a 145688i bk12: 0a 145688i bk13: 0a 145688i bk14: 0a 145688i bk15: 0a 145688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000192 
total_CMD = 145687 
util_bw = 28 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 145581 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145677 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000398114
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145687 n_nop=145665 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004942
n_activity=457 dram_eff=0.1575
bk0: 2a 145665i bk1: 1a 145664i bk2: 6a 145656i bk3: 9a 145645i bk4: 0a 145684i bk5: 0a 145684i bk6: 0a 145684i bk7: 0a 145685i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145688i bk13: 0a 145688i bk14: 0a 145689i bk15: 0a 145690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000494 
total_CMD = 145687 
util_bw = 72 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 145508 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145665 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000466754
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145687 n_nop=145674 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002746
n_activity=278 dram_eff=0.1439
bk0: 0a 145688i bk1: 1a 145665i bk2: 5a 145653i bk3: 4a 145646i bk4: 0a 145684i bk5: 0a 145685i bk6: 0a 145685i bk7: 0a 145686i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145688i bk13: 0a 145688i bk14: 0a 145688i bk15: 0a 145688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000275 
total_CMD = 145687 
util_bw = 40 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 145565 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145674 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000597171
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145687 n_nop=145675 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002746
n_activity=178 dram_eff=0.2247
bk0: 0a 145687i bk1: 0a 145689i bk2: 4a 145646i bk3: 6a 145653i bk4: 0a 145685i bk5: 0a 145686i bk6: 0a 145686i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.180556
Bank_Level_Parallism_Col = 1.185714
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.185714 

BW Util details:
bwutil = 0.000275 
total_CMD = 145687 
util_bw = 40 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 145606 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145675 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.86403e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145687 n_nop=145679 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001647
n_activity=178 dram_eff=0.1348
bk0: 0a 145688i bk1: 0a 145689i bk2: 2a 145664i bk3: 4a 145647i bk4: 0a 145685i bk5: 0a 145685i bk6: 0a 145685i bk7: 0a 145686i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145688i bk15: 0a 145688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000165 
total_CMD = 145687 
util_bw = 24 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 145609 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145679 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000041 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000116689
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145687 n_nop=145680 n_act=1 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001647
n_activity=122 dram_eff=0.1967
bk0: 0a 145687i bk1: 0a 145688i bk2: 0a 145688i bk3: 6a 145648i bk4: 0a 145686i bk5: 0a 145686i bk6: 0a 145686i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000165 
total_CMD = 145687 
util_bw = 24 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 145633 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145680 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 6 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000041 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000308881
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145687 n_nop=145678 n_act=4 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001373
n_activity=334 dram_eff=0.05988
bk0: 1a 145664i bk1: 1a 145663i bk2: 2a 145662i bk3: 1a 145661i bk4: 0a 145685i bk5: 0a 145686i bk6: 0a 145686i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145688i bk15: 0a 145689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.200000
Row_Buffer_Locality_read = 0.200000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 145687 
util_bw = 20 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 145571 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145678 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 5 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145687 n_nop=145674 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003295
n_activity=115 dram_eff=0.4174
bk0: 0a 145687i bk1: 0a 145688i bk2: 12a 145613i bk3: 0a 145686i bk4: 0a 145686i bk5: 0a 145687i bk6: 0a 145687i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000329 
total_CMD = 145687 
util_bw = 48 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 145595 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145674 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000514802
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145687 n_nop=145673 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003295
n_activity=188 dram_eff=0.2553
bk0: 0a 145688i bk1: 0a 145689i bk2: 4a 145654i bk3: 8a 145627i bk4: 0a 145685i bk5: 0a 145685i bk6: 0a 145685i bk7: 0a 145686i bk8: 0a 145686i bk9: 0a 145686i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145688i bk13: 0a 145688i bk14: 0a 145688i bk15: 0a 145688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000329 
total_CMD = 145687 
util_bw = 48 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 145573 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145673 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00120807
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145687 n_nop=145682 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001098
n_activity=78 dram_eff=0.2051
bk0: 0a 145687i bk1: 0a 145688i bk2: 0a 145688i bk3: 4a 145648i bk4: 0a 145686i bk5: 0a 145686i bk6: 0a 145686i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000110 
total_CMD = 145687 
util_bw = 16 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 145641 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145682 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000308881
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145687 n_nop=145672 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003295
n_activity=234 dram_eff=0.2051
bk0: 0a 145688i bk1: 1a 145664i bk2: 6a 145662i bk3: 5a 145638i bk4: 0a 145685i bk5: 0a 145686i bk6: 0a 145686i bk7: 0a 145686i bk8: 0a 145686i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145688i bk12: 0a 145688i bk13: 0a 145688i bk14: 0a 145688i bk15: 0a 145688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215909
Bank_Level_Parallism_Col = 1.174419
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.174419 

BW Util details:
bwutil = 0.000329 
total_CMD = 145687 
util_bw = 48 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 145584 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145672 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000576579
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145687 n_nop=145677 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002196
n_activity=156 dram_eff=0.2051
bk0: 0a 145688i bk1: 0a 145689i bk2: 4a 145652i bk3: 4a 145647i bk4: 0a 145685i bk5: 0a 145685i bk6: 0a 145685i bk7: 0a 145686i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145688i bk15: 0a 145688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000220 
total_CMD = 145687 
util_bw = 32 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 145595 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145677 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000521666
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=145687 n_nop=145654 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001991
n_activity=476 dram_eff=0.06092
bk0: 3a 145665i bk1: 1a 145665i bk2: 6a 145665i bk3: 19a 145638i bk4: 0a 145687i bk5: 0a 145687i bk6: 0a 145687i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133858
Bank_Level_Parallism_Col = 1.129032
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129032 

BW Util details:
bwutil = 0.000199 
total_CMD = 145687 
util_bw = 29 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 145560 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145654 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000995284
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=145687 n_nop=145671 n_act=3 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.923e-05
n_activity=300 dram_eff=0.04333
bk0: 1a 145665i bk1: 0a 145687i bk2: 8a 145665i bk3: 4a 145656i bk4: 0a 145687i bk5: 0a 145687i bk6: 0a 145687i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.769231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000089 
total_CMD = 145687 
util_bw = 13 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 145599 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145671 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 13 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000240241
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=145687 n_nop=145659 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001647
n_activity=471 dram_eff=0.05096
bk0: 1a 145665i bk1: 3a 145665i bk2: 6a 145665i bk3: 14a 145655i bk4: 0a 145687i bk5: 0a 145687i bk6: 0a 145687i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025210
Bank_Level_Parallism_Col = 1.026087
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026087 

BW Util details:
bwutil = 0.000165 
total_CMD = 145687 
util_bw = 24 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 145568 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145659 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.17763e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=145687 n_nop=145680 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.432e-05
n_activity=144 dram_eff=0.03472
bk0: 0a 145687i bk1: 0a 145687i bk2: 4a 145659i bk3: 1a 145665i bk4: 0a 145687i bk5: 0a 145687i bk6: 0a 145687i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000034 
total_CMD = 145687 
util_bw = 5 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 145632 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145680 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.37281e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=145687 n_nop=145664 n_act=3 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001373
n_activity=349 dram_eff=0.05731
bk0: 1a 145665i bk1: 0a 145687i bk2: 8a 145659i bk3: 11a 145656i bk4: 0a 145687i bk5: 0a 145687i bk6: 0a 145687i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000137 
total_CMD = 145687 
util_bw = 20 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 145586 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145664 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 20 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000638355
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=145687 n_nop=145685 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.864e-06
n_activity=72 dram_eff=0.01389
bk0: 1a 145665i bk1: 0a 145687i bk2: 0a 145687i bk3: 0a 145687i bk4: 0a 145687i bk5: 0a 145687i bk6: 0a 145687i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000007 
total_CMD = 145687 
util_bw = 1 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 145664 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145685 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000014 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=145687 n_nop=145680 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.432e-05
n_activity=144 dram_eff=0.03472
bk0: 1a 145665i bk1: 0a 145687i bk2: 0a 145687i bk3: 4a 145656i bk4: 0a 145687i bk5: 0a 145687i bk6: 0a 145687i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000034 
total_CMD = 145687 
util_bw = 5 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 145629 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145680 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000302017
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=145687 n_nop=145679 n_act=3 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.432e-05
n_activity=258 dram_eff=0.01938
bk0: 1a 145665i bk1: 2a 145665i bk2: 0a 145687i bk3: 2a 145665i bk4: 0a 145687i bk5: 0a 145687i bk6: 0a 145687i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400000
Row_Buffer_Locality_read = 0.400000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000034 
total_CMD = 145687 
util_bw = 5 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 145616 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145679 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 5 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=145687 n_nop=145677 n_act=1 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.178e-05
n_activity=127 dram_eff=0.07087
bk0: 0a 145687i bk1: 0a 145687i bk2: 9a 145659i bk3: 0a 145687i bk4: 0a 145687i bk5: 0a 145687i bk6: 0a 145687i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000062 
total_CMD = 145687 
util_bw = 9 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 145650 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145677 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 9 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000253969
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=145687 n_nop=145675 n_act=3 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.178e-05
n_activity=274 dram_eff=0.03285
bk0: 0a 145687i bk1: 4a 145665i bk2: 1a 145665i bk3: 4a 145656i bk4: 0a 145687i bk5: 0a 145687i bk6: 0a 145687i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000062 
total_CMD = 145687 
util_bw = 9 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 145603 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145675 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000302017
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=145687 n_nop=145677 n_act=1 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.178e-05
n_activity=146 dram_eff=0.06164
bk0: 0a 145687i bk1: 0a 145687i bk2: 9a 145665i bk3: 0a 145687i bk4: 0a 145687i bk5: 0a 145687i bk6: 0a 145687i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000062 
total_CMD = 145687 
util_bw = 9 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 145656 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145677 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 9 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=145687 n_nop=145667 n_act=1 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001304
n_activity=250 dram_eff=0.076
bk0: 0a 145687i bk1: 0a 145687i bk2: 19a 145659i bk3: 0a 145687i bk4: 0a 145687i bk5: 0a 145687i bk6: 0a 145687i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947368
Row_Buffer_Locality_read = 0.947368
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000130 
total_CMD = 145687 
util_bw = 19 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 145640 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145667 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 19 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000260833
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=145687 n_nop=145682 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.746e-05
n_activity=93 dram_eff=0.04301
bk0: 0a 145687i bk1: 0a 145687i bk2: 4a 145659i bk3: 0a 145687i bk4: 0a 145687i bk5: 0a 145687i bk6: 0a 145687i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 145687 
util_bw = 4 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 145655 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145682 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000260833
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=145687 n_nop=145681 n_act=1 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.432e-05
n_activity=93 dram_eff=0.05376
bk0: 0a 145687i bk1: 0a 145687i bk2: 0a 145687i bk3: 5a 145656i bk4: 0a 145687i bk5: 0a 145687i bk6: 0a 145687i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000034 
total_CMD = 145687 
util_bw = 5 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 145651 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145681 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 5 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000302017
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=145687 n_nop=145676 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.178e-05
n_activity=147 dram_eff=0.06122
bk0: 0a 145687i bk1: 0a 145687i bk2: 1a 145665i bk3: 8a 145650i bk4: 0a 145687i bk5: 0a 145687i bk6: 0a 145687i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000062 
total_CMD = 145687 
util_bw = 9 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 145619 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145676 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000370658
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=145687 n_nop=145672 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.923e-05
n_activity=165 dram_eff=0.07879
bk0: 0a 145687i bk1: 0a 145687i bk2: 9a 145650i bk3: 4a 145657i bk4: 0a 145687i bk5: 0a 145687i bk6: 0a 145687i bk7: 0a 145687i bk8: 0a 145687i bk9: 0a 145687i bk10: 0a 145687i bk11: 0a 145687i bk12: 0a 145687i bk13: 0a 145687i bk14: 0a 145687i bk15: 0a 145687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012658
Bank_Level_Parallism_Col = 1.012987
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012987 

BW Util details:
bwutil = 0.000089 
total_CMD = 145687 
util_bw = 13 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 145608 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145687 
n_nop = 145672 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00102274

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 18, Miss = 10, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 13, Miss = 9, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 41, Miss = 22, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9, Miss = 6, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5, Miss = 3, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 16, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9, Miss = 7, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 12, Miss = 8, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 9, Miss = 6, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 11, Miss = 5, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5, Miss = 3, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 8, Miss = 5, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 18, Miss = 13, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 21, Miss = 9, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 14, Miss = 8, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 11, Miss = 6, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 14, Miss = 10, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 348
L2_total_cache_misses = 215
L2_total_cache_miss_rate = 0.6178
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 126
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 244
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 104
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=691
icnt_total_pkts_simt_to_mem=691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 691
Req_Network_cycles = 32902
Req_Network_injected_packets_per_cycle =       0.0210 
Req_Network_conflicts_per_cycle =       0.0009
Req_Network_conflicts_per_cycle_util =       0.0867
Req_Bank_Level_Parallism =       1.9971
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 691
Reply_Network_cycles = 32902
Reply_Network_injected_packets_per_cycle =        0.0210
Reply_Network_conflicts_per_cycle =        0.0016
Reply_Network_conflicts_per_cycle_util =       0.1301
Reply_Bank_Level_Parallism =       1.7628
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 37397 (inst/sec)
gpgpu_simulation_rate = 8225 (cycle/sec)
gpgpu_silicon_slowdown = 137629x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 5627
gpu_sim_insn = 49812
gpu_ipc =       8.8523
gpu_tot_sim_cycle = 38529
gpu_tot_sim_insn = 199400
gpu_tot_ipc =       5.1753
gpu_tot_issued_cta = 32
gpu_occupancy = 23.2377% 
gpu_tot_occupancy = 9.7186% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0576
partiton_level_parallism_total  =       0.0263
partiton_level_parallism_util =       3.7241
partiton_level_parallism_util_total  =       2.3441
L2_BW  =       2.0858 GB/Sec
L2_BW_total  =       0.9543 GB/Sec
gpu_total_sim_rate=49850

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 896
	L1D_total_cache_miss_rate = 0.6940
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 304928
gpgpu_n_tot_w_icount = 9529
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3030	W0_Idle:142868	W0_Scoreboard:103893	W1:2633	W2:84	W3:24	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:7	W31:61	W32:6074
single_issue_nums: WS0:2397	WS1:2021	WS2:2857	WS3:2254	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5024 {8:628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25120 {40:628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
maxmflatency = 508 
max_icnt2mem_latency = 61 
maxmrqlatency = 9 
max_icnt2sh_latency = 5 
averagemflatency = 333 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:260 	22 	68 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	661 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	990 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5793         0      5544      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6584      5813      5544     10719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5552      7197         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6314         0      9443      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6382      5811     13057      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0      5794      5544      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0      5552     13730         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0      8770      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9033      6363      8162      8097         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0      5544         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      5808      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5742      6233      5488      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6016         0      5488      5496         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5746      6244      5488      5494         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0      5488      7253         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5751         0      5480      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5740         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      9055         0         0      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5729      6246         0      9821         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0      5480         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0      6298      7204      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0      5488         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0      5480         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0      5480         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0      7187      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0      5480      5498         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  5.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  1.000000  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  6.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000  6.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan  1.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000  1.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  1.000000  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  1.000000  6.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  1.000000      -nan  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  1.000000  3.000000  6.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan  4.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  1.000000      -nan  8.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  1.000000  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan  4.000000  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan  1.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan  9.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 354/73 = 4.849315
number of bytes read:
dram[0]:        32         0       160       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        32       128       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0       192        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0       448       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64         0        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        32       192       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0        32       160       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0       128       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        64       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        32        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0       128       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0        32       192       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        96        32       192       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32         0       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        96       192       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0       128        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32         0       256       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        64         0        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0       288         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0       128        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0       288         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0       608         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0        32       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0       288       128         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 11328
Bmin_bank_accesses = 0!
chip skew: 928/32 = 29.00
number of bytes accessed:
dram[0]:        32         0       160       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        32       128       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0       192        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0       448       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64         0        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        32       192       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0        32       160       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0       128       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        64       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        32        64        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0       128       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0        32       192       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        96        32       192       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32         0       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        96       192       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0       128        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32         0       256       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        64         0        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0       288         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0       128        32       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0       288         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0       608         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0        32       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0       288       128         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 11328
min_bank_accesses = 0!
chip skew: 928/32 = 29.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         15    none          27        27    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        15        24        29    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none          25        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none          24        26    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         15    none          37        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         15        15        27        26    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none          15        30        26    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none          35        28    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none          30        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none          31    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         15        15        33        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none          33    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none         149        27    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none          39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none          15        28        27    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none          26        26    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         13        13        23        25    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         13    none          22        26    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         13        13        28        27    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none          22        20    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         13    none          27        27    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         13    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         13    none      none          37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         13        13    none          28    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none          24    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none          13        28        28    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none          28    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none          26    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none          26    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none          29    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none          28        29    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none          25        21    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501         0       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       501       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       502       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        501         0       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        501       501       501       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0       501       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        501       501       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0       503       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       233       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       501       501       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        436       436       436       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436         0       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0         0       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        436         0       436       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        436         0       233         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        436         0       233       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        436       436       233       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:          0         0       436       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:          0         0       436       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0         0       436       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:          0         0       436         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:          0         0       233       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:          0         0       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0       438       440         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=170603 n_nop=170585 n_act=3 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003517
n_activity=306 dram_eff=0.1961
bk0: 1a 170580i bk1: 0a 170604i bk2: 5a 170569i bk3: 9a 170557i bk4: 0a 170600i bk5: 0a 170600i bk6: 0a 170600i bk7: 0a 170602i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170604i bk12: 0a 170604i bk13: 0a 170604i bk14: 0a 170605i bk15: 0a 170605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000352 
total_CMD = 170603 
util_bw = 60 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 170457 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170585 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 15 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000357555
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=170603 n_nop=170585 n_act=4 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003282
n_activity=444 dram_eff=0.1261
bk0: 2a 170580i bk1: 1a 170579i bk2: 4a 170568i bk3: 7a 170571i bk4: 0a 170599i bk5: 0a 170600i bk6: 0a 170601i bk7: 0a 170602i bk8: 0a 170602i bk9: 0a 170602i bk10: 0a 170604i bk11: 0a 170605i bk12: 0a 170605i bk13: 0a 170605i bk14: 0a 170605i bk15: 0a 170605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000328 
total_CMD = 170603 
util_bw = 56 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 170443 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170585 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 14 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000246186
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=170603 n_nop=170594 n_act=2 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001641
n_activity=200 dram_eff=0.14
bk0: 0a 170603i bk1: 0a 170605i bk2: 6a 170580i bk3: 1a 170578i bk4: 0a 170601i bk5: 0a 170602i bk6: 0a 170602i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000164 
total_CMD = 170603 
util_bw = 28 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 170527 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170594 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 7 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000041 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=170603 n_nop=170572 n_act=2 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006799
n_activity=340 dram_eff=0.3412
bk0: 0a 170603i bk1: 0a 170605i bk2: 14a 170563i bk3: 15a 170512i bk4: 0a 170601i bk5: 0a 170602i bk6: 0a 170602i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025641
Bank_Level_Parallism_Col = 1.025974
Bank_Level_Parallism_Ready = 1.034483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025974 

BW Util details:
bwutil = 0.000680 
total_CMD = 170603 
util_bw = 116 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 170415 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170572 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 29 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000170 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00235049
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=170603 n_nop=170593 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001641
n_activity=256 dram_eff=0.1094
bk0: 2a 170579i bk1: 0a 170603i bk2: 1a 170578i bk3: 4a 170562i bk4: 0a 170601i bk5: 0a 170602i bk6: 0a 170602i bk7: 0a 170602i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170604i bk11: 0a 170604i bk12: 0a 170604i bk13: 0a 170604i bk14: 0a 170604i bk15: 0a 170604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000164 
total_CMD = 170603 
util_bw = 28 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 170497 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170593 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000041 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000339971
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=170603 n_nop=170581 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000422
n_activity=457 dram_eff=0.1575
bk0: 2a 170581i bk1: 1a 170580i bk2: 6a 170572i bk3: 9a 170561i bk4: 0a 170600i bk5: 0a 170600i bk6: 0a 170600i bk7: 0a 170601i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170604i bk13: 0a 170604i bk14: 0a 170605i bk15: 0a 170606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000422 
total_CMD = 170603 
util_bw = 72 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 170424 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170581 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000398586
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=170603 n_nop=170590 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002345
n_activity=278 dram_eff=0.1439
bk0: 0a 170604i bk1: 1a 170581i bk2: 5a 170569i bk3: 4a 170562i bk4: 0a 170600i bk5: 0a 170601i bk6: 0a 170601i bk7: 0a 170602i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170604i bk13: 0a 170604i bk14: 0a 170604i bk15: 0a 170604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000234 
total_CMD = 170603 
util_bw = 40 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 170481 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170590 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000509956
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=170603 n_nop=170591 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002345
n_activity=178 dram_eff=0.2247
bk0: 0a 170603i bk1: 0a 170605i bk2: 4a 170562i bk3: 6a 170569i bk4: 0a 170601i bk5: 0a 170602i bk6: 0a 170602i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.180556
Bank_Level_Parallism_Col = 1.185714
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.185714 

BW Util details:
bwutil = 0.000234 
total_CMD = 170603 
util_bw = 40 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 170522 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170591 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.86156e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=170603 n_nop=170595 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001407
n_activity=178 dram_eff=0.1348
bk0: 0a 170604i bk1: 0a 170605i bk2: 2a 170580i bk3: 4a 170563i bk4: 0a 170601i bk5: 0a 170601i bk6: 0a 170601i bk7: 0a 170602i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170604i bk15: 0a 170604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000141 
total_CMD = 170603 
util_bw = 24 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 170525 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170595 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.96465e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=170603 n_nop=170596 n_act=1 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001407
n_activity=122 dram_eff=0.1967
bk0: 0a 170603i bk1: 0a 170604i bk2: 0a 170604i bk3: 6a 170564i bk4: 0a 170602i bk5: 0a 170602i bk6: 0a 170602i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000141 
total_CMD = 170603 
util_bw = 24 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 170549 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170596 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 6 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00026377
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=170603 n_nop=170594 n_act=4 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001172
n_activity=334 dram_eff=0.05988
bk0: 1a 170580i bk1: 1a 170579i bk2: 2a 170578i bk3: 1a 170577i bk4: 0a 170601i bk5: 0a 170602i bk6: 0a 170602i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170604i bk15: 0a 170605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.200000
Row_Buffer_Locality_read = 0.200000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000117 
total_CMD = 170603 
util_bw = 20 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 170487 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170594 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 5 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=170603 n_nop=170590 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002814
n_activity=115 dram_eff=0.4174
bk0: 0a 170603i bk1: 0a 170604i bk2: 12a 170529i bk3: 0a 170602i bk4: 0a 170602i bk5: 0a 170603i bk6: 0a 170603i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000281 
total_CMD = 170603 
util_bw = 48 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 170511 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170590 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000439617
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=170603 n_nop=170589 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002814
n_activity=188 dram_eff=0.2553
bk0: 0a 170604i bk1: 0a 170605i bk2: 4a 170570i bk3: 8a 170543i bk4: 0a 170601i bk5: 0a 170601i bk6: 0a 170601i bk7: 0a 170602i bk8: 0a 170602i bk9: 0a 170602i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170604i bk13: 0a 170604i bk14: 0a 170604i bk15: 0a 170604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000281 
total_CMD = 170603 
util_bw = 48 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 170489 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170589 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00103163
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=170603 n_nop=170598 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.378e-05
n_activity=78 dram_eff=0.2051
bk0: 0a 170603i bk1: 0a 170604i bk2: 0a 170604i bk3: 4a 170564i bk4: 0a 170602i bk5: 0a 170602i bk6: 0a 170602i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000094 
total_CMD = 170603 
util_bw = 16 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 170557 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170598 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00026377
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=170603 n_nop=170588 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002814
n_activity=234 dram_eff=0.2051
bk0: 0a 170604i bk1: 1a 170580i bk2: 6a 170578i bk3: 5a 170554i bk4: 0a 170601i bk5: 0a 170602i bk6: 0a 170602i bk7: 0a 170602i bk8: 0a 170602i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170604i bk12: 0a 170604i bk13: 0a 170604i bk14: 0a 170604i bk15: 0a 170604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215909
Bank_Level_Parallism_Col = 1.174419
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.174419 

BW Util details:
bwutil = 0.000281 
total_CMD = 170603 
util_bw = 48 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 170500 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170588 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000492371
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=170603 n_nop=170593 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=156 dram_eff=0.2051
bk0: 0a 170604i bk1: 0a 170605i bk2: 4a 170568i bk3: 4a 170563i bk4: 0a 170601i bk5: 0a 170601i bk6: 0a 170601i bk7: 0a 170602i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170604i bk15: 0a 170604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 170603 
util_bw = 32 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 170511 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170593 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000445479
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=170603 n_nop=170570 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00017
n_activity=476 dram_eff=0.06092
bk0: 3a 170581i bk1: 1a 170581i bk2: 6a 170581i bk3: 19a 170554i bk4: 0a 170603i bk5: 0a 170603i bk6: 0a 170603i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133858
Bank_Level_Parallism_Col = 1.129032
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129032 

BW Util details:
bwutil = 0.000170 
total_CMD = 170603 
util_bw = 29 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 170476 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170570 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000170 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000849926
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=170603 n_nop=170587 n_act=3 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.62e-05
n_activity=300 dram_eff=0.04333
bk0: 1a 170581i bk1: 0a 170603i bk2: 8a 170581i bk3: 4a 170572i bk4: 0a 170603i bk5: 0a 170603i bk6: 0a 170603i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.769231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000076 
total_CMD = 170603 
util_bw = 13 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 170515 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170587 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 13 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000205155
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=170603 n_nop=170575 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001407
n_activity=471 dram_eff=0.05096
bk0: 1a 170581i bk1: 3a 170581i bk2: 6a 170581i bk3: 14a 170571i bk4: 0a 170603i bk5: 0a 170603i bk6: 0a 170603i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025210
Bank_Level_Parallism_Col = 1.026087
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026087 

BW Util details:
bwutil = 0.000141 
total_CMD = 170603 
util_bw = 24 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 170484 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170575 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.27541e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=170603 n_nop=170596 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.931e-05
n_activity=144 dram_eff=0.03472
bk0: 0a 170603i bk1: 0a 170603i bk2: 4a 170575i bk3: 1a 170581i bk4: 0a 170603i bk5: 0a 170603i bk6: 0a 170603i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 170603 
util_bw = 5 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 170548 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170596 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.17231e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=170603 n_nop=170580 n_act=3 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001172
n_activity=349 dram_eff=0.05731
bk0: 1a 170581i bk1: 0a 170603i bk2: 8a 170575i bk3: 11a 170572i bk4: 0a 170603i bk5: 0a 170603i bk6: 0a 170603i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000117 
total_CMD = 170603 
util_bw = 20 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 170502 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170580 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 20 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000545125
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=170603 n_nop=170601 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.862e-06
n_activity=72 dram_eff=0.01389
bk0: 1a 170581i bk1: 0a 170603i bk2: 0a 170603i bk3: 0a 170603i bk4: 0a 170603i bk5: 0a 170603i bk6: 0a 170603i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000006 
total_CMD = 170603 
util_bw = 1 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 170580 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170601 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000006 
Either_Row_CoL_Bus_Util = 0.000012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=170603 n_nop=170596 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.931e-05
n_activity=144 dram_eff=0.03472
bk0: 1a 170581i bk1: 0a 170603i bk2: 0a 170603i bk3: 4a 170572i bk4: 0a 170603i bk5: 0a 170603i bk6: 0a 170603i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 170603 
util_bw = 5 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 170545 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170596 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000257909
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=170603 n_nop=170595 n_act=3 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.931e-05
n_activity=258 dram_eff=0.01938
bk0: 1a 170581i bk1: 2a 170581i bk2: 0a 170603i bk3: 2a 170581i bk4: 0a 170603i bk5: 0a 170603i bk6: 0a 170603i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400000
Row_Buffer_Locality_read = 0.400000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 170603 
util_bw = 5 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 170532 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170595 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 5 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=170603 n_nop=170593 n_act=1 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.275e-05
n_activity=127 dram_eff=0.07087
bk0: 0a 170603i bk1: 0a 170603i bk2: 9a 170575i bk3: 0a 170603i bk4: 0a 170603i bk5: 0a 170603i bk6: 0a 170603i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000053 
total_CMD = 170603 
util_bw = 9 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 170566 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170593 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 9 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000216878
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=170603 n_nop=170591 n_act=3 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.275e-05
n_activity=274 dram_eff=0.03285
bk0: 0a 170603i bk1: 4a 170581i bk2: 1a 170581i bk3: 4a 170572i bk4: 0a 170603i bk5: 0a 170603i bk6: 0a 170603i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000053 
total_CMD = 170603 
util_bw = 9 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 170519 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170591 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 9 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000257909
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=170603 n_nop=170593 n_act=1 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.275e-05
n_activity=146 dram_eff=0.06164
bk0: 0a 170603i bk1: 0a 170603i bk2: 9a 170581i bk3: 0a 170603i bk4: 0a 170603i bk5: 0a 170603i bk6: 0a 170603i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000053 
total_CMD = 170603 
util_bw = 9 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 170572 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170593 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 9 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=170603 n_nop=170583 n_act=1 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001114
n_activity=250 dram_eff=0.076
bk0: 0a 170603i bk1: 0a 170603i bk2: 19a 170575i bk3: 0a 170603i bk4: 0a 170603i bk5: 0a 170603i bk6: 0a 170603i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947368
Row_Buffer_Locality_read = 0.947368
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 170603 
util_bw = 19 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 170556 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170583 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 19 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000222739
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=170603 n_nop=170598 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.345e-05
n_activity=93 dram_eff=0.04301
bk0: 0a 170603i bk1: 0a 170603i bk2: 4a 170575i bk3: 0a 170603i bk4: 0a 170603i bk5: 0a 170603i bk6: 0a 170603i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000023 
total_CMD = 170603 
util_bw = 4 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 170571 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170598 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000222739
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=170603 n_nop=170597 n_act=1 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.931e-05
n_activity=93 dram_eff=0.05376
bk0: 0a 170603i bk1: 0a 170603i bk2: 0a 170603i bk3: 5a 170572i bk4: 0a 170603i bk5: 0a 170603i bk6: 0a 170603i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 170603 
util_bw = 5 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 170567 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170597 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 5 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000035 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000257909
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=170603 n_nop=170592 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.275e-05
n_activity=147 dram_eff=0.06122
bk0: 0a 170603i bk1: 0a 170603i bk2: 1a 170581i bk3: 8a 170566i bk4: 0a 170603i bk5: 0a 170603i bk6: 0a 170603i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000053 
total_CMD = 170603 
util_bw = 9 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 170535 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170592 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000316524
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=170603 n_nop=170588 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.62e-05
n_activity=165 dram_eff=0.07879
bk0: 0a 170603i bk1: 0a 170603i bk2: 9a 170566i bk3: 4a 170573i bk4: 0a 170603i bk5: 0a 170603i bk6: 0a 170603i bk7: 0a 170603i bk8: 0a 170603i bk9: 0a 170603i bk10: 0a 170603i bk11: 0a 170603i bk12: 0a 170603i bk13: 0a 170603i bk14: 0a 170603i bk15: 0a 170603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012658
Bank_Level_Parallism_Col = 1.012987
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012987 

BW Util details:
bwutil = 0.000076 
total_CMD = 170603 
util_bw = 13 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 170524 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170603 
n_nop = 170588 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000873373

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 13, Miss = 6, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 7, Miss = 4, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 25, Miss = 10, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 9, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 53, Miss = 22, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 15, Miss = 7, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 15, Miss = 6, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6, Miss = 3, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 13, Miss = 7, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 13, Miss = 8, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 16, Miss = 5, Miss_rate = 0.312, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 6, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6, Miss = 2, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 13, Miss = 5, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 19, Miss = 7, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6, Miss = 3, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 14, Miss = 5, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 22, Miss = 9, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 75, Miss = 7, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 17, Miss = 8, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 15, Miss = 6, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 20, Miss = 10, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 537
L2_total_cache_misses = 215
L2_total_cache_miss_rate = 0.4004
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 126
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 225
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1015
icnt_total_pkts_simt_to_mem=1015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1015
Req_Network_cycles = 38529
Req_Network_injected_packets_per_cycle =       0.0263 
Req_Network_conflicts_per_cycle =       0.0040
Req_Network_conflicts_per_cycle_util =       0.3603
Req_Bank_Level_Parallism =       2.3441
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0007
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 1015
Reply_Network_cycles = 38529
Reply_Network_injected_packets_per_cycle =        0.0263
Reply_Network_conflicts_per_cycle =        0.0013
Reply_Network_conflicts_per_cycle_util =       0.1065
Reply_Bank_Level_Parallism =       2.1190
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 49850 (inst/sec)
gpgpu_simulation_rate = 9632 (cycle/sec)
gpgpu_silicon_slowdown = 117524x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
kernel_stream_id = 0
gpu_sim_cycle = 12774
gpu_sim_insn = 59590
gpu_ipc =       4.6649
gpu_tot_sim_cycle = 51303
gpu_tot_sim_insn = 258990
gpu_tot_ipc =       5.0482
gpu_tot_issued_cta = 40
gpu_occupancy = 10.4381% 
gpu_tot_occupancy = 10.0557% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1135
partiton_level_parallism_total  =       0.0480
partiton_level_parallism_util =       1.3451
partiton_level_parallism_util_total  =       1.6314
L2_BW  =       4.1119 GB/Sec
L2_BW_total  =       1.7405 GB/Sec
gpu_total_sim_rate=43165

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 2244
	L1D_total_cache_miss_rate = 0.5359
	L1D_total_cache_pending_hits = 10
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 670016
gpgpu_n_tot_w_icount = 20938
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1321
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 50
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4367	W0_Idle:224799	W0_Scoreboard:237932	W1:10675	W2:925	W3:282	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:4	W30:14	W31:101	W32:7561
single_issue_nums: WS0:6613	WS1:5439	WS2:4933	WS3:3953	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10568 {8:1321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52840 {40:1321,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
maxmflatency = 508 
max_icnt2mem_latency = 61 
maxmrqlatency = 9 
max_icnt2sh_latency = 5 
averagemflatency = 294 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:549 	23 	69 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1811 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2440 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5793      5806      5544      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6584      5813      5544     10719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5811      5806      5552      7197         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5795      6300      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6314      5808      9443      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6382      5811     13057      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6376      5794      5544      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5817      5814      5552     13730         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      6308      8770      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0      6376         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9033      6363      8162      8097         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6367         0      5544      7254         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0      5804      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5807         0      7132      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5816      5808      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5803      5807      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5742      6233      5488      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6016      5749      5488      5496         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5746      6244      5488      5494         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5740      5754      5488      7253         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5751      6304      5480      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5740      6245      6747         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      9055      6247      7059      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5729      6246      7134      9821         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6312         0      5480      7068         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6247      6298      7204      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5730      5731      5488      6936         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5742      5729      5480      7009         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5743      5748      5480         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5746      6324      7260      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5741      5740      7187      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5751      6302      5480      5498         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  6.000000  6.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.000000  5.000000  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  5.000000  5.000000  8.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.000000  2.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  1.000000  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  3.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  3.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000  8.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan  3.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  8.000000  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan 14.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan  1.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  1.000000      -nan  2.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  1.000000  3.000000  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  5.000000  3.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  8.000000  3.000000  6.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  4.000000  1.000000 13.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  4.000000  6.000000 11.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  4.000000  1.000000  5.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  1.000000  3.000000  8.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  4.000000  3.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  8.000000  3.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  1.000000  3.000000  1.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000      -nan 11.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  5.000000  6.000000 10.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  3.000000  5.000000 21.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  3.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  2.000000  1.000000  1.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  1.000000  5.000000  2.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  3.000000  1.000000 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 645/119 = 5.420168
number of bytes read:
dram[0]:        96       192       192       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96       160       128       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       160       160       256        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        64       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192        32       128       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       128       128       256       320         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        96       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        96       128       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0        96       256       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0        96         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       160       256       224       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32         0       448        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0        32       320       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        32         0        64       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32        96       256       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160        96       192       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       256        96       192       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       128        32       416       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       128       192       352       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       128        32       160        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        96       256       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       128        96       160         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       256        96        64       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        96        32       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64         0       352       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64       128        64       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       160       192       320        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        96       160       672        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        96       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        32        32       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32       160        64       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        96        32       384       128         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 20640
Bmin_bank_accesses = 0!
chip skew: 1440/352 = 4.09
number of bytes accessed:
dram[0]:        96       192       192       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96       160       128       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       160       160       256        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        64       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192        32       128       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       128       128       256       320         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        96       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        96       128       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0        96       256       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0        96         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       160       256       224       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32         0       448        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0        32       320       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        32         0        64       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32        96       256       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160        96       192       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       256        96       192       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       128        32       416       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       128       192       352       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       128        32       160        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        96       256       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       128        96       160         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       256        96        64       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        96        32       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64         0       352       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64       128        64       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       160       192       320        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        96       160       672        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        96       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        32        32       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32       160        64       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        96        32       384       128         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 20640
min_bank_accesses = 0!
chip skew: 1440/352 = 4.09
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         15        15        60        49    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        15        37        58    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         15        15        40        39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        15        38        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         15        15        44        73    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         15        15        44        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         15        15        37        55    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         15        15        53        44    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none          15        34        52    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none          15    none          47    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         15        15        40        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         15    none          51        88    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none          15        89        47    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         15    none          77        42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         15        15        35        33    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         15        15        45        39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         13        13        43        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         13        13        36        48    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         13        13        32        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         13        13        39       173    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         13        13        38        39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         13        13        32    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         13        13        68        53    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         13        13        71        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         13    none          32        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         13        13        42        53    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         13        13        42        64    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         13        13        42        60    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         13        13        42    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         13        13        71        40    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         13        13        42        50    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         13        13        34        32    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       501       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       501       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        501       501       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        501       501       502       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        501       501       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        501       501       501       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        502       501       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        503       501       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       501       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0       501         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        501       501       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        501         0       503       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          0       501       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        502         0       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        502       501       501       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        501       502       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        436       436       436       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        436       437       436       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        436       436       436       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        436         0       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        436       437       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        437       436       436       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        437       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        437       436       438       440         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227166 n_nop=227135 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004754
n_activity=569 dram_eff=0.1898
bk0: 3a 227144i bk1: 6a 227140i bk2: 6a 227131i bk3: 12a 227119i bk4: 0a 227162i bk5: 0a 227162i bk6: 0a 227163i bk7: 0a 227165i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227167i bk12: 0a 227167i bk13: 0a 227167i bk14: 0a 227169i bk15: 0a 227169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000475 
total_CMD = 227166 
util_bw = 108 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 226946 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227135 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000268526
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227166 n_nop=227142 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003522
n_activity=567 dram_eff=0.1411
bk0: 3a 227143i bk1: 5a 227142i bk2: 4a 227131i bk3: 8a 227134i bk4: 0a 227162i bk5: 0a 227163i bk6: 0a 227164i bk7: 0a 227165i bk8: 0a 227165i bk9: 0a 227165i bk10: 0a 227167i bk11: 0a 227168i bk12: 0a 227168i bk13: 0a 227168i bk14: 0a 227168i bk15: 0a 227168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000352 
total_CMD = 227166 
util_bw = 80 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 226982 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227142 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000184887
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227166 n_nop=227141 n_act=4 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003698
n_activity=494 dram_eff=0.17
bk0: 5a 227137i bk1: 5a 227141i bk2: 8a 227141i bk3: 3a 227140i bk4: 0a 227163i bk5: 0a 227164i bk6: 0a 227164i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227167i bk14: 0a 227167i bk15: 0a 227168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = 0.809524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.051724
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051724 

BW Util details:
bwutil = 0.000370 
total_CMD = 227166 
util_bw = 84 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 226996 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227141 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 21 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.96186e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227166 n_nop=227125 n_act=4 n_pre=0 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006515
n_activity=606 dram_eff=0.2442
bk0: 3a 227143i bk1: 2a 227143i bk2: 16a 227124i bk3: 16a 227073i bk4: 0a 227163i bk5: 0a 227165i bk6: 0a 227165i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227167i bk14: 0a 227167i bk15: 0a 227167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891892
Row_Buffer_Locality_read = 0.891892
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018868
Bank_Level_Parallism_Col = 1.019231
Bank_Level_Parallism_Ready = 1.027027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019231 

BW Util details:
bwutil = 0.000652 
total_CMD = 227166 
util_bw = 148 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 226898 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227125 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 37 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000180 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00176523
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227166 n_nop=227146 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002817
n_activity=488 dram_eff=0.1311
bk0: 6a 227143i bk1: 1a 227142i bk2: 4a 227140i bk3: 5a 227124i bk4: 0a 227164i bk5: 0a 227165i bk6: 0a 227165i bk7: 0a 227165i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227167i bk11: 0a 227167i bk12: 0a 227167i bk13: 0a 227167i bk14: 0a 227167i bk15: 0a 227167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000282 
total_CMD = 227166 
util_bw = 64 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 227000 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227146 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00025532
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227166 n_nop=227136 n_act=4 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004578
n_activity=633 dram_eff=0.1643
bk0: 4a 227144i bk1: 4a 227143i bk2: 8a 227135i bk3: 10a 227124i bk4: 0a 227163i bk5: 0a 227163i bk6: 0a 227163i bk7: 0a 227164i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227167i bk13: 0a 227167i bk14: 0a 227168i bk15: 0a 227169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000458 
total_CMD = 227166 
util_bw = 104 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 226955 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227136 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 26 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000299341
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227166 n_nop=227146 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002817
n_activity=434 dram_eff=0.1475
bk0: 1a 227143i bk1: 3a 227141i bk2: 8a 227129i bk3: 4a 227124i bk4: 0a 227162i bk5: 0a 227163i bk6: 0a 227164i bk7: 0a 227165i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227168i bk13: 0a 227168i bk14: 0a 227168i bk15: 0a 227168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000282 
total_CMD = 227166 
util_bw = 64 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 226992 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227146 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00038298
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227166 n_nop=227145 n_act=4 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002993
n_activity=379 dram_eff=0.1794
bk0: 1a 227143i bk1: 3a 227144i bk2: 4a 227123i bk3: 9a 227131i bk4: 0a 227163i bk5: 0a 227164i bk6: 0a 227164i bk7: 0a 227165i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227167i bk13: 0a 227167i bk14: 0a 227167i bk15: 0a 227168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217391
Bank_Level_Parallism_Col = 1.214286
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.214286 

BW Util details:
bwutil = 0.000299 
total_CMD = 227166 
util_bw = 68 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 227024 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227145 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 17 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.40207e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227166 n_nop=227147 n_act=3 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002817
n_activity=441 dram_eff=0.1451
bk0: 0a 227168i bk1: 3a 227144i bk2: 8a 227142i bk3: 5a 227125i bk4: 0a 227163i bk5: 0a 227164i bk6: 0a 227164i bk7: 0a 227165i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227167i bk15: 0a 227168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000282 
total_CMD = 227166 
util_bw = 64 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 227024 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227147 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 16 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.48351e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227166 n_nop=227153 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001937
n_activity=288 dram_eff=0.1528
bk0: 0a 227167i bk1: 3a 227143i bk2: 0a 227166i bk3: 8a 227126i bk4: 0a 227164i bk5: 0a 227164i bk6: 0a 227164i bk7: 0a 227165i bk8: 0a 227165i bk9: 0a 227165i bk10: 0a 227167i bk11: 0a 227167i bk12: 0a 227167i bk13: 0a 227167i bk14: 0a 227167i bk15: 0a 227167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000194 
total_CMD = 227166 
util_bw = 44 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 227068 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227153 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000198093
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227166 n_nop=227138 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004226
n_activity=681 dram_eff=0.141
bk0: 5a 227141i bk1: 8a 227142i bk2: 7a 227139i bk3: 4a 227140i bk4: 0a 227164i bk5: 0a 227165i bk6: 0a 227165i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227167i bk15: 0a 227168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000423 
total_CMD = 227166 
util_bw = 96 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 226970 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227138 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227166 n_nop=227147 n_act=3 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002817
n_activity=299 dram_eff=0.214
bk0: 1a 227142i bk1: 0a 227166i bk2: 14a 227091i bk3: 1a 227141i bk4: 0a 227164i bk5: 0a 227165i bk6: 0a 227166i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227166i bk15: 0a 227167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000282 
total_CMD = 227166 
util_bw = 64 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 227009 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227147 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 16 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000330155
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227166 n_nop=227144 n_act=3 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003346
n_activity=398 dram_eff=0.191
bk0: 0a 227168i bk1: 1a 227144i bk2: 10a 227132i bk3: 8a 227105i bk4: 0a 227163i bk5: 0a 227163i bk6: 0a 227163i bk7: 0a 227165i bk8: 0a 227165i bk9: 0a 227165i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227167i bk13: 0a 227168i bk14: 0a 227168i bk15: 0a 227168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000335 
total_CMD = 227166 
util_bw = 76 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 227000 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227144 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 19 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000774764
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227166 n_nop=227152 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001937
n_activity=328 dram_eff=0.1341
bk0: 1a 227142i bk1: 0a 227166i bk2: 2a 227142i bk3: 8a 227124i bk4: 0a 227164i bk5: 0a 227164i bk6: 0a 227164i bk7: 0a 227165i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227167i bk11: 0a 227167i bk12: 0a 227167i bk13: 0a 227167i bk14: 0a 227167i bk15: 0a 227167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000194 
total_CMD = 227166 
util_bw = 44 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 227043 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227152 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000198093
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227166 n_nop=227144 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003169
n_activity=417 dram_eff=0.1727
bk0: 1a 227143i bk1: 3a 227142i bk2: 8a 227140i bk3: 6a 227116i bk4: 0a 227163i bk5: 0a 227164i bk6: 0a 227164i bk7: 0a 227165i bk8: 0a 227165i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227168i bk12: 0a 227168i bk13: 0a 227168i bk14: 0a 227168i bk15: 0a 227168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161017
Bank_Level_Parallism_Col = 1.130435
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.130435 

BW Util details:
bwutil = 0.000317 
total_CMD = 227166 
util_bw = 72 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 227015 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227144 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000369774
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=227166 n_nop=227144 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003169
n_activity=409 dram_eff=0.176
bk0: 5a 227143i bk1: 3a 227143i bk2: 6a 227130i bk3: 4a 227125i bk4: 0a 227163i bk5: 0a 227163i bk6: 0a 227163i bk7: 0a 227165i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227167i bk12: 0a 227167i bk13: 0a 227167i bk14: 0a 227168i bk15: 0a 227168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060150
Bank_Level_Parallism_Col = 1.053846
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053846 

BW Util details:
bwutil = 0.000317 
total_CMD = 227166 
util_bw = 72 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 226997 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227144 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000334557
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=227166 n_nop=227117 n_act=4 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001981
n_activity=812 dram_eff=0.05542
bk0: 8a 227144i bk1: 3a 227144i bk2: 6a 227144i bk3: 28a 227117i bk4: 0a 227166i bk5: 0a 227166i bk6: 0a 227166i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227166i bk15: 0a 227166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911111
Row_Buffer_Locality_read = 0.911111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.118881
Bank_Level_Parallism_Col = 1.114286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.114286 

BW Util details:
bwutil = 0.000198 
total_CMD = 227166 
util_bw = 45 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 227023 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227117 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 45 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0006383
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=227166 n_nop=227139 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001012
n_activity=540 dram_eff=0.04259
bk0: 4a 227144i bk1: 1a 227144i bk2: 13a 227144i bk3: 5a 227135i bk4: 0a 227166i bk5: 0a 227166i bk6: 0a 227166i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227166i bk15: 0a 227166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008403
Bank_Level_Parallism_Col = 1.008696
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008696 

BW Util details:
bwutil = 0.000101 
total_CMD = 227166 
util_bw = 23 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 227047 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227139 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000154072
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=227166 n_nop=227122 n_act=4 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001761
n_activity=771 dram_eff=0.05188
bk0: 4a 227144i bk1: 6a 227144i bk2: 11a 227144i bk3: 19a 227134i bk4: 0a 227166i bk5: 0a 227166i bk6: 0a 227166i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227166i bk15: 0a 227166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022222
Bank_Level_Parallism_Col = 1.022901
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022901 

BW Util details:
bwutil = 0.000176 
total_CMD = 227166 
util_bw = 40 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 227031 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227122 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 40 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.96186e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=227166 n_nop=227151 n_act=4 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.842e-05
n_activity=340 dram_eff=0.03235
bk0: 4a 227144i bk1: 1a 227144i bk2: 5a 227138i bk3: 1a 227144i bk4: 0a 227166i bk5: 0a 227166i bk6: 0a 227166i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227166i bk15: 0a 227166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636364
Row_Buffer_Locality_read = 0.636364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 227166 
util_bw = 11 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 227061 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227151 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.80413e-06
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=227166 n_nop=227135 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001189
n_activity=526 dram_eff=0.05133
bk0: 1a 227144i bk1: 3a 227141i bk2: 8a 227138i bk3: 15a 227135i bk4: 0a 227166i bk5: 0a 227166i bk6: 0a 227166i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227166i bk15: 0a 227166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 227166 
util_bw = 27 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 227033 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227135 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000409392
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=227166 n_nop=227151 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.282e-05
n_activity=405 dram_eff=0.02963
bk0: 4a 227144i bk1: 3a 227144i bk2: 5a 227144i bk3: 0a 227166i bk4: 0a 227166i bk5: 0a 227166i bk6: 0a 227166i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227166i bk15: 0a 227166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000053 
total_CMD = 227166 
util_bw = 12 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 227088 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227151 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=227166 n_nop=227145 n_act=4 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.484e-05
n_activity=475 dram_eff=0.03579
bk0: 8a 227144i bk1: 3a 227144i bk2: 2a 227144i bk3: 4a 227135i bk4: 0a 227166i bk5: 0a 227166i bk6: 0a 227166i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227166i bk15: 0a 227166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000075 
total_CMD = 227166 
util_bw = 17 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 227052 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227145 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 17 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000193691
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=227166 n_nop=227151 n_act=4 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.842e-05
n_activity=419 dram_eff=0.02625
bk0: 1a 227144i bk1: 3a 227144i bk2: 1a 227144i bk3: 6a 227144i bk4: 0a 227166i bk5: 0a 227166i bk6: 0a 227166i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227166i bk15: 0a 227166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636364
Row_Buffer_Locality_read = 0.636364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 227166 
util_bw = 11 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 227067 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227151 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=227166 n_nop=227145 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.924e-05
n_activity=401 dram_eff=0.04489
bk0: 2a 227144i bk1: 0a 227166i bk2: 11a 227138i bk3: 5a 227144i bk4: 0a 227166i bk5: 0a 227166i bk6: 0a 227166i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227166i bk15: 0a 227166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000079 
total_CMD = 227166 
util_bw = 18 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 227076 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227145 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000162876
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=227166 n_nop=227150 n_act=4 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.282e-05
n_activity=388 dram_eff=0.03093
bk0: 2a 227144i bk1: 4a 227144i bk2: 2a 227144i bk3: 4a 227135i bk4: 0a 227166i bk5: 0a 227166i bk6: 0a 227166i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227166i bk15: 0a 227166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000053 
total_CMD = 227166 
util_bw = 12 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 227057 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227150 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 12 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000193691
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=227166 n_nop=227139 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001012
n_activity=511 dram_eff=0.04501
bk0: 5a 227144i bk1: 6a 227142i bk2: 10a 227144i bk3: 2a 227144i bk4: 0a 227166i bk5: 0a 227166i bk6: 0a 227166i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227166i bk15: 0a 227166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189474
Bank_Level_Parallism_Col = 1.163043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163043 

BW Util details:
bwutil = 0.000101 
total_CMD = 227166 
util_bw = 23 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 227071 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227139 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=227166 n_nop=227131 n_act=4 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001365
n_activity=611 dram_eff=0.05074
bk0: 3a 227144i bk1: 5a 227144i bk2: 21a 227138i bk3: 2a 227144i bk4: 0a 227166i bk5: 0a 227166i bk6: 0a 227166i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227166i bk15: 0a 227166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.870968
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 227166 
util_bw = 31 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 227041 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227131 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 31 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000167279
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=227166 n_nop=227151 n_act=3 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.723e-05
n_activity=321 dram_eff=0.0405
bk0: 3a 227144i bk1: 6a 227144i bk2: 4a 227138i bk3: 0a 227166i bk4: 0a 227166i bk5: 0a 227166i bk6: 0a 227166i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227166i bk15: 0a 227166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.769231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011905
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000057 
total_CMD = 227166 
util_bw = 13 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 227082 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227151 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 13 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.066667 
queue_avg = 0.000167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000167279
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=227166 n_nop=227150 n_act=4 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.282e-05
n_activity=393 dram_eff=0.03053
bk0: 2a 227144i bk1: 1a 227144i bk2: 1a 227144i bk3: 8a 227135i bk4: 0a 227166i bk5: 0a 227166i bk6: 0a 227166i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227166i bk15: 0a 227166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000053 
total_CMD = 227166 
util_bw = 12 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 227057 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227150 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 12 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000193691
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=227166 n_nop=227145 n_act=4 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.484e-05
n_activity=302 dram_eff=0.05629
bk0: 1a 227141i bk1: 5a 227141i bk2: 2a 227144i bk3: 9a 227129i bk4: 0a 227166i bk5: 0a 227166i bk6: 0a 227166i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227166i bk15: 0a 227166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.223301
Bank_Level_Parallism_Col = 1.190000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190000 

BW Util details:
bwutil = 0.000075 
total_CMD = 227166 
util_bw = 17 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 227063 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227145 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 17 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000334557
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=227166 n_nop=227142 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.804e-05
n_activity=414 dram_eff=0.04831
bk0: 3a 227144i bk1: 1a 227144i bk2: 12a 227129i bk3: 4a 227136i bk4: 0a 227166i bk5: 0a 227166i bk6: 0a 227166i bk7: 0a 227166i bk8: 0a 227166i bk9: 0a 227166i bk10: 0a 227166i bk11: 0a 227166i bk12: 0a 227166i bk13: 0a 227166i bk14: 0a 227166i bk15: 0a 227166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007692
Bank_Level_Parallism_Col = 1.007936
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007936 

BW Util details:
bwutil = 0.000088 
total_CMD = 227166 
util_bw = 20 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 227036 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227166 
n_nop = 227142 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000655908

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61, Miss = 24, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 58, Miss = 23, Miss_rate = 0.397, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 45, Miss = 14, Miss_rate = 0.311, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 13, Miss = 10, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 45, Miss = 20, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 102, Miss = 28, Miss_rate = 0.275, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 9, Miss_rate = 0.281, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 49, Miss = 18, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 23, Miss = 7, Miss_rate = 0.304, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 68, Miss = 20, Miss_rate = 0.294, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 19, Miss = 9, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 14, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 30, Miss = 16, Miss_rate = 0.533, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 28, Miss = 7, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 46, Miss = 11, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 34, Miss = 12, Miss_rate = 0.353, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 27, Miss = 11, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 45, Miss = 11, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 27, Miss = 15, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 34, Miss = 20, Miss_rate = 0.588, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 29, Miss = 9, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 66, Miss = 21, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 41, Miss = 15, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 113, Miss = 22, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 47, Miss = 21, Miss_rate = 0.447, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 27, Miss = 9, Miss_rate = 0.333, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 51, Miss = 18, Miss_rate = 0.353, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1270
L2_total_cache_misses = 453
L2_total_cache_miss_rate = 0.3567
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 475
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 615
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2465
icnt_total_pkts_simt_to_mem=2465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2465
Req_Network_cycles = 51303
Req_Network_injected_packets_per_cycle =       0.0480 
Req_Network_conflicts_per_cycle =       0.0034
Req_Network_conflicts_per_cycle_util =       0.1158
Req_Bank_Level_Parallism =       1.6314
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0006
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 2465
Reply_Network_cycles = 51303
Reply_Network_injected_packets_per_cycle =        0.0480
Reply_Network_conflicts_per_cycle =        0.0012
Reply_Network_conflicts_per_cycle_util =       0.0374
Reply_Bank_Level_Parallism =       1.5377
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 43165 (inst/sec)
gpgpu_simulation_rate = 8550 (cycle/sec)
gpgpu_silicon_slowdown = 132397x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
kernel_stream_id = 0
gpu_sim_cycle = 5695
gpu_sim_insn = 52892
gpu_ipc =       9.2874
gpu_tot_sim_cycle = 56998
gpu_tot_sim_insn = 311882
gpu_tot_ipc =       5.4718
gpu_tot_issued_cta = 48
gpu_occupancy = 30.7097% 
gpu_tot_occupancy = 10.9299% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1082
partiton_level_parallism_total  =       0.0541
partiton_level_parallism_util =       3.8025
partiton_level_parallism_util_total  =       1.8416
L2_BW  =       3.9182 GB/Sec
L2_BW_total  =       1.9581 GB/Sec
gpu_total_sim_rate=44554

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4803
	L1D_total_cache_misses = 2624
	L1D_total_cache_miss_rate = 0.5463
	L1D_total_cache_pending_hits = 10
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 770112
gpgpu_n_tot_w_icount = 24066
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1449
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 50
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6056	W0_Idle:234058	W0_Scoreboard:245516	W1:10939	W2:1285	W3:726	W4:252	W5:108	W6:36	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:3	W27:9	W28:21	W29:41	W30:44	W31:123	W32:8975
single_issue_nums: WS0:7401	WS1:6215	WS2:5721	WS3:4729	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11592 {8:1449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57960 {40:1449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
maxmflatency = 508 
max_icnt2mem_latency = 106 
maxmrqlatency = 9 
max_icnt2sh_latency = 5 
averagemflatency = 291 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:549 	23 	69 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2244 	837 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2884 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3056 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5793      5806      5544      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6584      5813      5544     10719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5811      5806      5552      7197         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5795      6300      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6314      5808      9443      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6382      5811     13057      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6376      5794      5544      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5817      5814      5552     13730         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      6308      8770      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0      6376         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9033      6363      8162      8097         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6367         0      5544      7254         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0      5804      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5807         0      7132      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5816      5808      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5803      5807      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5742      6233      5488      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6016      5749      5488      5496         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5746      6244      5488      5494         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5740      5754      5488      7253         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5751      6304      5480      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5740      6245      6747         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      9055      6247      7059      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5729      6246      7134      9821         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6312         0      5480      7068         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6247      6298      7204      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5730      5731      5488      6936         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5742      5729      5480      7009         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5743      5748      5480         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5746      6324      7260      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5741      5740      7187      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5751      6302      5480      5498         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  6.000000  6.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.000000  5.000000  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  5.000000  5.000000  8.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.000000  2.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  1.000000  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  3.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  3.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000  8.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan  3.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  8.000000  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan 14.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan  1.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  1.000000      -nan  2.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  1.000000  3.000000  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  5.000000  3.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  8.000000  3.000000  6.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  4.000000  1.000000 13.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  4.000000  6.000000 11.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  4.000000  1.000000  5.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  1.000000  3.000000  8.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  4.000000  3.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  8.000000  3.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  1.000000  3.000000  1.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000      -nan 11.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  5.000000  6.000000 10.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  3.000000  5.000000 21.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  3.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  2.000000  1.000000  1.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  1.000000  5.000000  2.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  3.000000  1.000000 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 645/119 = 5.420168
number of bytes read:
dram[0]:        96       192       192       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96       160       128       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       160       160       256        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        64       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192        32       128       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       128       128       256       320         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        96       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        96       128       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0        96       256       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0        96         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       160       256       224       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32         0       448        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0        32       320       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        32         0        64       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32        96       256       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160        96       192       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       256        96       192       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       128        32       416       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       128       192       352       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       128        32       160        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        96       256       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       128        96       160         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       256        96        64       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        96        32       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64         0       352       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64       128        64       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       160       192       320        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        96       160       672        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        96       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        32        32       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32       160        64       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        96        32       384       128         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 20640
Bmin_bank_accesses = 0!
chip skew: 1440/352 = 4.09
number of bytes accessed:
dram[0]:        96       192       192       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96       160       128       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       160       160       256        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        64       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192        32       128       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       128       128       256       320         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        96       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        96       128       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0        96       256       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0        96         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       160       256       224       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32         0       448        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0        32       320       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        32         0        64       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32        96       256       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       160        96       192       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       256        96       192       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       128        32       416       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       128       192       352       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       128        32       160        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        96       256       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       128        96       160         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       256        96        64       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        96        32       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64         0       352       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64       128        64       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       160       192       320        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        96       160       672        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        96       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        32        32       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32       160        64       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        96        32       384       128         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 20640
min_bank_accesses = 0!
chip skew: 1440/352 = 4.09
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         15        15        70        59    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        15        43        70    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         15        15        46        39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        15        48        45    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         15        15        52        86    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         15        15        56        45    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         15        15        41        71    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         15        15        68        54    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none          15        41        59    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none          15    none          59    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         15        15        44        48    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         15    none          64        88    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none          15       197        55    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         15    none          77        49    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         15        15        43        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         15        15        55        47    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         13        13        48        46    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         13        13        43        61    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         13        13        37        46    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         13        13        52       173    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         13        13        48        47    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         13        13        37    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         13        13        68        66    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         13        13        71        46    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         13    none          44        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         13        13        42        68    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         13        13        51        64    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         13        13        52        60    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         13        13        51    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         13        13        71        53    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         13        13        42        64    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         13        13        42        37    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        501       501       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        501       501       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        501       501       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        501       501       502       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        501       501       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        501       501       501       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        502       501       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        503       501       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       501       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0       501         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        501       501       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        501         0       503       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          0       501       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        502         0       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        502       501       501       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        501       502       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        436       436       436       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        436       437       436       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        436       436       436       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        436         0       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        436       437       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        437       436       436       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        437       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        437       436       438       440         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252384 n_nop=252353 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004279
n_activity=569 dram_eff=0.1898
bk0: 3a 252362i bk1: 6a 252358i bk2: 6a 252349i bk3: 12a 252337i bk4: 0a 252380i bk5: 0a 252380i bk6: 0a 252381i bk7: 0a 252383i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252385i bk12: 0a 252385i bk13: 0a 252385i bk14: 0a 252387i bk15: 0a 252387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000428 
total_CMD = 252384 
util_bw = 108 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 252164 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252353 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000241695
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252384 n_nop=252360 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000317
n_activity=567 dram_eff=0.1411
bk0: 3a 252361i bk1: 5a 252360i bk2: 4a 252349i bk3: 8a 252352i bk4: 0a 252380i bk5: 0a 252381i bk6: 0a 252382i bk7: 0a 252383i bk8: 0a 252383i bk9: 0a 252383i bk10: 0a 252385i bk11: 0a 252386i bk12: 0a 252386i bk13: 0a 252386i bk14: 0a 252386i bk15: 0a 252386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000317 
total_CMD = 252384 
util_bw = 80 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 252200 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252360 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000166413
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252384 n_nop=252359 n_act=4 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003328
n_activity=494 dram_eff=0.17
bk0: 5a 252355i bk1: 5a 252359i bk2: 8a 252359i bk3: 3a 252358i bk4: 0a 252381i bk5: 0a 252382i bk6: 0a 252382i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252385i bk14: 0a 252385i bk15: 0a 252386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = 0.809524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.051724
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051724 

BW Util details:
bwutil = 0.000333 
total_CMD = 252384 
util_bw = 84 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 252214 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252359 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 21 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.56599e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252384 n_nop=252343 n_act=4 n_pre=0 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005864
n_activity=606 dram_eff=0.2442
bk0: 3a 252361i bk1: 2a 252361i bk2: 16a 252342i bk3: 16a 252291i bk4: 0a 252381i bk5: 0a 252383i bk6: 0a 252383i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252385i bk14: 0a 252385i bk15: 0a 252385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891892
Row_Buffer_Locality_read = 0.891892
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018868
Bank_Level_Parallism_Col = 1.019231
Bank_Level_Parallism_Ready = 1.027027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019231 

BW Util details:
bwutil = 0.000586 
total_CMD = 252384 
util_bw = 148 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 252116 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252343 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 37 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00158885
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252384 n_nop=252364 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002536
n_activity=488 dram_eff=0.1311
bk0: 6a 252361i bk1: 1a 252360i bk2: 4a 252358i bk3: 5a 252342i bk4: 0a 252382i bk5: 0a 252383i bk6: 0a 252383i bk7: 0a 252383i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252385i bk11: 0a 252385i bk12: 0a 252385i bk13: 0a 252385i bk14: 0a 252385i bk15: 0a 252385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 252384 
util_bw = 64 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 252218 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252364 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000229809
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252384 n_nop=252354 n_act=4 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004121
n_activity=633 dram_eff=0.1643
bk0: 4a 252362i bk1: 4a 252361i bk2: 8a 252353i bk3: 10a 252342i bk4: 0a 252381i bk5: 0a 252381i bk6: 0a 252381i bk7: 0a 252382i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252385i bk13: 0a 252385i bk14: 0a 252386i bk15: 0a 252387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000412 
total_CMD = 252384 
util_bw = 104 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 252173 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252354 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 26 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000269431
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252384 n_nop=252364 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002536
n_activity=434 dram_eff=0.1475
bk0: 1a 252361i bk1: 3a 252359i bk2: 8a 252347i bk3: 4a 252342i bk4: 0a 252380i bk5: 0a 252381i bk6: 0a 252382i bk7: 0a 252383i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252386i bk13: 0a 252386i bk14: 0a 252386i bk15: 0a 252386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 252384 
util_bw = 64 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 252210 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252364 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000344713
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252384 n_nop=252363 n_act=4 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002694
n_activity=379 dram_eff=0.1794
bk0: 1a 252361i bk1: 3a 252362i bk2: 4a 252341i bk3: 9a 252349i bk4: 0a 252381i bk5: 0a 252382i bk6: 0a 252382i bk7: 0a 252383i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252385i bk13: 0a 252385i bk14: 0a 252385i bk15: 0a 252386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217391
Bank_Level_Parallism_Col = 1.214286
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.214286 

BW Util details:
bwutil = 0.000269 
total_CMD = 252384 
util_bw = 68 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 252242 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252363 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.96222e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252384 n_nop=252365 n_act=3 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002536
n_activity=441 dram_eff=0.1451
bk0: 0a 252386i bk1: 3a 252362i bk2: 8a 252360i bk3: 5a 252343i bk4: 0a 252381i bk5: 0a 252382i bk6: 0a 252382i bk7: 0a 252383i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252385i bk15: 0a 252386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 252384 
util_bw = 64 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 252242 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252365 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 16 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.73577e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252384 n_nop=252371 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001743
n_activity=288 dram_eff=0.1528
bk0: 0a 252385i bk1: 3a 252361i bk2: 0a 252384i bk3: 8a 252344i bk4: 0a 252382i bk5: 0a 252382i bk6: 0a 252382i bk7: 0a 252383i bk8: 0a 252383i bk9: 0a 252383i bk10: 0a 252385i bk11: 0a 252385i bk12: 0a 252385i bk13: 0a 252385i bk14: 0a 252385i bk15: 0a 252385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000174 
total_CMD = 252384 
util_bw = 44 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 252286 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252371 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000044 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0001783
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252384 n_nop=252356 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003804
n_activity=681 dram_eff=0.141
bk0: 5a 252359i bk1: 8a 252360i bk2: 7a 252357i bk3: 4a 252358i bk4: 0a 252382i bk5: 0a 252383i bk6: 0a 252383i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252385i bk15: 0a 252386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000380 
total_CMD = 252384 
util_bw = 96 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 252188 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252356 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252384 n_nop=252365 n_act=3 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002536
n_activity=299 dram_eff=0.214
bk0: 1a 252360i bk1: 0a 252384i bk2: 14a 252309i bk3: 1a 252359i bk4: 0a 252382i bk5: 0a 252383i bk6: 0a 252384i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252384i bk15: 0a 252385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 252384 
util_bw = 64 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 252227 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252365 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 16 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000297166
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252384 n_nop=252362 n_act=3 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003011
n_activity=398 dram_eff=0.191
bk0: 0a 252386i bk1: 1a 252362i bk2: 10a 252350i bk3: 8a 252323i bk4: 0a 252381i bk5: 0a 252381i bk6: 0a 252381i bk7: 0a 252383i bk8: 0a 252383i bk9: 0a 252383i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252385i bk13: 0a 252386i bk14: 0a 252386i bk15: 0a 252386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000301 
total_CMD = 252384 
util_bw = 76 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 252218 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252362 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 19 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00069735
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252384 n_nop=252370 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001743
n_activity=328 dram_eff=0.1341
bk0: 1a 252360i bk1: 0a 252384i bk2: 2a 252360i bk3: 8a 252342i bk4: 0a 252382i bk5: 0a 252382i bk6: 0a 252382i bk7: 0a 252383i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252385i bk11: 0a 252385i bk12: 0a 252385i bk13: 0a 252385i bk14: 0a 252385i bk15: 0a 252385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000174 
total_CMD = 252384 
util_bw = 44 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 252261 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252370 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000044 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0001783
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252384 n_nop=252362 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002853
n_activity=417 dram_eff=0.1727
bk0: 1a 252361i bk1: 3a 252360i bk2: 8a 252358i bk3: 6a 252334i bk4: 0a 252381i bk5: 0a 252382i bk6: 0a 252382i bk7: 0a 252383i bk8: 0a 252383i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252386i bk12: 0a 252386i bk13: 0a 252386i bk14: 0a 252386i bk15: 0a 252386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161017
Bank_Level_Parallism_Col = 1.130435
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.130435 

BW Util details:
bwutil = 0.000285 
total_CMD = 252384 
util_bw = 72 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 252233 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252362 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000332826
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252384 n_nop=252362 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002853
n_activity=409 dram_eff=0.176
bk0: 5a 252361i bk1: 3a 252361i bk2: 6a 252348i bk3: 4a 252343i bk4: 0a 252381i bk5: 0a 252381i bk6: 0a 252381i bk7: 0a 252383i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252385i bk12: 0a 252385i bk13: 0a 252385i bk14: 0a 252386i bk15: 0a 252386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060150
Bank_Level_Parallism_Col = 1.053846
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053846 

BW Util details:
bwutil = 0.000285 
total_CMD = 252384 
util_bw = 72 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 252215 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252362 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000301128
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=252384 n_nop=252335 n_act=4 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001783
n_activity=812 dram_eff=0.05542
bk0: 8a 252362i bk1: 3a 252362i bk2: 6a 252362i bk3: 28a 252335i bk4: 0a 252384i bk5: 0a 252384i bk6: 0a 252384i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252384i bk15: 0a 252384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911111
Row_Buffer_Locality_read = 0.911111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.118881
Bank_Level_Parallism_Col = 1.114286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.114286 

BW Util details:
bwutil = 0.000178 
total_CMD = 252384 
util_bw = 45 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 252241 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252335 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 45 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000574521
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=252384 n_nop=252357 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.113e-05
n_activity=540 dram_eff=0.04259
bk0: 4a 252362i bk1: 1a 252362i bk2: 13a 252362i bk3: 5a 252353i bk4: 0a 252384i bk5: 0a 252384i bk6: 0a 252384i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252384i bk15: 0a 252384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008403
Bank_Level_Parallism_Col = 1.008696
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008696 

BW Util details:
bwutil = 0.000091 
total_CMD = 252384 
util_bw = 23 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 252265 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252357 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000138678
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=252384 n_nop=252340 n_act=4 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001585
n_activity=771 dram_eff=0.05188
bk0: 4a 252362i bk1: 6a 252362i bk2: 11a 252362i bk3: 19a 252352i bk4: 0a 252384i bk5: 0a 252384i bk6: 0a 252384i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252384i bk15: 0a 252384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022222
Bank_Level_Parallism_Col = 1.022901
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022901 

BW Util details:
bwutil = 0.000158 
total_CMD = 252384 
util_bw = 40 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 252249 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252340 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 40 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.56599e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=252384 n_nop=252369 n_act=4 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.358e-05
n_activity=340 dram_eff=0.03235
bk0: 4a 252362i bk1: 1a 252362i bk2: 5a 252356i bk3: 1a 252362i bk4: 0a 252384i bk5: 0a 252384i bk6: 0a 252384i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252384i bk15: 0a 252384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636364
Row_Buffer_Locality_read = 0.636364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000044 
total_CMD = 252384 
util_bw = 11 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 252279 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252369 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000044 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.92443e-06
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=252384 n_nop=252353 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000107
n_activity=526 dram_eff=0.05133
bk0: 1a 252362i bk1: 3a 252359i bk2: 8a 252356i bk3: 15a 252353i bk4: 0a 252384i bk5: 0a 252384i bk6: 0a 252384i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252384i bk15: 0a 252384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000107 
total_CMD = 252384 
util_bw = 27 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 252251 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252353 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000368486
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=252384 n_nop=252369 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.755e-05
n_activity=405 dram_eff=0.02963
bk0: 4a 252362i bk1: 3a 252362i bk2: 5a 252362i bk3: 0a 252384i bk4: 0a 252384i bk5: 0a 252384i bk6: 0a 252384i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252384i bk15: 0a 252384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 252384 
util_bw = 12 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 252306 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252369 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=252384 n_nop=252363 n_act=4 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.736e-05
n_activity=475 dram_eff=0.03579
bk0: 8a 252362i bk1: 3a 252362i bk2: 2a 252362i bk3: 4a 252353i bk4: 0a 252384i bk5: 0a 252384i bk6: 0a 252384i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252384i bk15: 0a 252384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000067 
total_CMD = 252384 
util_bw = 17 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 252270 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252363 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000174338
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=252384 n_nop=252369 n_act=4 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.358e-05
n_activity=419 dram_eff=0.02625
bk0: 1a 252362i bk1: 3a 252362i bk2: 1a 252362i bk3: 6a 252362i bk4: 0a 252384i bk5: 0a 252384i bk6: 0a 252384i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252384i bk15: 0a 252384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636364
Row_Buffer_Locality_read = 0.636364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000044 
total_CMD = 252384 
util_bw = 11 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 252285 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252369 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000044 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=252384 n_nop=252363 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.132e-05
n_activity=401 dram_eff=0.04489
bk0: 2a 252362i bk1: 0a 252384i bk2: 11a 252356i bk3: 5a 252362i bk4: 0a 252384i bk5: 0a 252384i bk6: 0a 252384i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252384i bk15: 0a 252384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000071 
total_CMD = 252384 
util_bw = 18 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 252294 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252363 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000146602
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=252384 n_nop=252368 n_act=4 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.755e-05
n_activity=388 dram_eff=0.03093
bk0: 2a 252362i bk1: 4a 252362i bk2: 2a 252362i bk3: 4a 252353i bk4: 0a 252384i bk5: 0a 252384i bk6: 0a 252384i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252384i bk15: 0a 252384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 252384 
util_bw = 12 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 252275 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252368 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 12 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000174338
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=252384 n_nop=252357 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.113e-05
n_activity=511 dram_eff=0.04501
bk0: 5a 252362i bk1: 6a 252360i bk2: 10a 252362i bk3: 2a 252362i bk4: 0a 252384i bk5: 0a 252384i bk6: 0a 252384i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252384i bk15: 0a 252384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189474
Bank_Level_Parallism_Col = 1.163043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163043 

BW Util details:
bwutil = 0.000091 
total_CMD = 252384 
util_bw = 23 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 252289 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252357 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=252384 n_nop=252349 n_act=4 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001228
n_activity=611 dram_eff=0.05074
bk0: 3a 252362i bk1: 5a 252362i bk2: 21a 252356i bk3: 2a 252362i bk4: 0a 252384i bk5: 0a 252384i bk6: 0a 252384i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252384i bk15: 0a 252384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.870968
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 252384 
util_bw = 31 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 252259 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252349 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 31 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000150564
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=252384 n_nop=252369 n_act=3 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.151e-05
n_activity=321 dram_eff=0.0405
bk0: 3a 252362i bk1: 6a 252362i bk2: 4a 252356i bk3: 0a 252384i bk4: 0a 252384i bk5: 0a 252384i bk6: 0a 252384i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252384i bk15: 0a 252384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.769231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011905
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000052 
total_CMD = 252384 
util_bw = 13 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 252300 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252369 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 13 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.066667 
queue_avg = 0.000151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000150564
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=252384 n_nop=252368 n_act=4 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.755e-05
n_activity=393 dram_eff=0.03053
bk0: 2a 252362i bk1: 1a 252362i bk2: 1a 252362i bk3: 8a 252353i bk4: 0a 252384i bk5: 0a 252384i bk6: 0a 252384i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252384i bk15: 0a 252384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000048 
total_CMD = 252384 
util_bw = 12 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 252275 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252368 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 12 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000174338
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=252384 n_nop=252363 n_act=4 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.736e-05
n_activity=302 dram_eff=0.05629
bk0: 1a 252359i bk1: 5a 252359i bk2: 2a 252362i bk3: 9a 252347i bk4: 0a 252384i bk5: 0a 252384i bk6: 0a 252384i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252384i bk15: 0a 252384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.223301
Bank_Level_Parallism_Col = 1.190000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190000 

BW Util details:
bwutil = 0.000067 
total_CMD = 252384 
util_bw = 17 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 252281 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252363 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000301128
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=252384 n_nop=252360 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.924e-05
n_activity=414 dram_eff=0.04831
bk0: 3a 252362i bk1: 1a 252362i bk2: 12a 252347i bk3: 4a 252354i bk4: 0a 252384i bk5: 0a 252384i bk6: 0a 252384i bk7: 0a 252384i bk8: 0a 252384i bk9: 0a 252384i bk10: 0a 252384i bk11: 0a 252384i bk12: 0a 252384i bk13: 0a 252384i bk14: 0a 252384i bk15: 0a 252384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007692
Bank_Level_Parallism_Col = 1.007936
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007936 

BW Util details:
bwutil = 0.000079 
total_CMD = 252384 
util_bw = 20 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 252254 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252384 
n_nop = 252360 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00059037

========= L2 cache stats =========
L2_cache_bank[0]: Access = 73, Miss = 24, Miss_rate = 0.329, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 70, Miss = 23, Miss_rate = 0.329, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 38, Miss = 11, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 13, Miss = 10, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 52, Miss = 20, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 130, Miss = 28, Miss_rate = 0.215, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 9, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 57, Miss = 18, Miss_rate = 0.316, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 27, Miss = 7, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 84, Miss = 20, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 26, Miss = 9, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 34, Miss = 16, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 36, Miss = 7, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 58, Miss = 11, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 42, Miss = 12, Miss_rate = 0.286, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 31, Miss = 11, Miss_rate = 0.355, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 57, Miss = 11, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 31, Miss = 15, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 38, Miss = 20, Miss_rate = 0.526, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 37, Miss = 9, Miss_rate = 0.243, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 82, Miss = 21, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 49, Miss = 15, Miss_rate = 0.306, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 247, Miss = 22, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 55, Miss = 21, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 14, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 35, Miss = 9, Miss_rate = 0.257, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 63, Miss = 18, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1649
L2_total_cache_misses = 453
L2_total_cache_miss_rate = 0.2747
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 786
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 723
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 926
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3081
icnt_total_pkts_simt_to_mem=3081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3081
Req_Network_cycles = 56998
Req_Network_injected_packets_per_cycle =       0.0541 
Req_Network_conflicts_per_cycle =       0.0105
Req_Network_conflicts_per_cycle_util =       0.3592
Req_Bank_Level_Parallism =       1.8416
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0047
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 3081
Reply_Network_cycles = 56998
Reply_Network_injected_packets_per_cycle =        0.0541
Reply_Network_conflicts_per_cycle =        0.0011
Reply_Network_conflicts_per_cycle_util =       0.0340
Reply_Bank_Level_Parallism =       1.7456
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 44554 (inst/sec)
gpgpu_simulation_rate = 8142 (cycle/sec)
gpgpu_silicon_slowdown = 139032x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
kernel_stream_id = 0
gpu_sim_cycle = 12798
gpu_sim_insn = 105919
gpu_ipc =       8.2762
gpu_tot_sim_cycle = 69796
gpu_tot_sim_insn = 417801
gpu_tot_ipc =       5.9860
gpu_tot_issued_cta = 56
gpu_occupancy = 23.9865% 
gpu_tot_occupancy = 15.0135% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4612
partiton_level_parallism_total  =       0.1287
partiton_level_parallism_util =       1.8138
partiton_level_parallism_util_total  =       1.8232
L2_BW  =      16.7053 GB/Sec
L2_BW_total  =       4.6622 GB/Sec
gpu_total_sim_rate=46422

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 8
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 10
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 9, Reservation_fails = 14
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 12, Reservation_fails = 21
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 18783
	L1D_total_cache_misses = 6990
	L1D_total_cache_miss_rate = 0.3721
	L1D_total_cache_pending_hits = 111
	L1D_total_cache_reservation_fails = 73
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 73
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 109
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 73
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 1727456
gpgpu_n_tot_w_icount = 53983
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3593
gpgpu_n_mem_write_global = 5390
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 1766
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9060	W0_Idle:264487	W0_Scoreboard:414631	W1:22057	W2:8494	W3:5903	W4:2640	W5:1108	W6:284	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:6	W27:18	W28:42	W29:78	W30:74	W31:145	W32:10389
single_issue_nums: WS0:14927	WS1:13300	WS2:13343	WS3:12413	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28744 {8:3593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215600 {40:5390,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143720 {40:3593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43120 {8:5390,}
maxmflatency = 526 
max_icnt2mem_latency = 106 
maxmrqlatency = 9 
max_icnt2sh_latency = 5 
averagemflatency = 279 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1602 	23 	75 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7082 	1862 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8766 	217 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8920 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5793      5806      5544      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6584      5813      5544     10719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5811      5806      5552      7197         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5795      6300      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6314      5808      9443      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6382      5811     13057      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6376      5794      5544      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5817      5814      5552     13730         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5804      6308      8770      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6315      6376         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9033      6363      8162      8097         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6367      5800      5544      7254         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5804      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5807      5839      7132      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5816      5808      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5803      5807      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5742      6233      5488      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6016      5749      5488      5496         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5746      6244      5488      5494         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5740      5754      5488      7253         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5751      6304      5480      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5740      6245      6747      7033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      9055      6247      7059      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5729      6246      7134      9821         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6312      5729      5480      7068         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6247      6298      7204      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5730      5731      5488      6936         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5742      5729      5480      7009         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5743      5748      5480      7110         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5746      6324      7260      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5741      5740      7187      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5751      6302      5480      5498         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 17.000000 10.000000 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 11.000000  6.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 19.000000 27.000000 11.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 14.000000 24.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 20.000000  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 11.000000 24.000000  8.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.000000 13.000000 13.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 19.000000 15.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000  8.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 13.000000  7.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 19.000000 18.000000 12.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 11.000000 11.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 13.000000 11.000000 17.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 22.000000 14.000000 13.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 19.000000 33.000000 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 20.000000 27.000000  8.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 25.000000 15.000000 11.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  8.000000 15.000000 17.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 17.000000 16.000000 14.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 19.000000 18.000000  6.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 10.000000 19.000000  8.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 10.000000 10.000000 11.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 21.000000 11.000000 12.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 11.000000 11.000000  6.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 11.000000 18.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 11.000000 16.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 15.000000 17.000000 13.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 16.000000 24.000000 27.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 26.000000 24.000000  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 15.000000 13.000000  7.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  9.000000 25.000000  6.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 15.000000  6.000000 12.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1704/127 = 13.417323
number of bytes read:
dram[0]:       544       320       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       448       352       192       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       608       864       352       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       448       768       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       640       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       352       768       256       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       288       416       416       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       608       480       128       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       512       512       256       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       416       224         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       608       576       384       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       352       352       512       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       416       352       544       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       704       448       416       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       608      1056       320       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       640       864       256       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       800       480       352       992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       256       480       544       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       544       512       448       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       608       576       192       416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       320       608       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       320       320       352       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       672       352       384       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       352       352       192       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       352       576       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       352       512       160       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       480       544       416       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       512       768       864       320         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       832       768       256        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       480       416       224       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       288       800       192       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       480       192       384       192         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 54528
Bmin_bank_accesses = 0!
chip skew: 2624/896 = 2.93
number of bytes accessed:
dram[0]:       544       320       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       448       352       192       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       608       864       352       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       448       768       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       640       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       352       768       256       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       288       416       416       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       608       480       128       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       512       512       256       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       416       224         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       608       576       384       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       352       352       512       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       416       352       544       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       704       448       416       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       608      1056       320       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       640       864       256       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       800       480       352       992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       256       480       544       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       544       512       448       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       608       576       192       416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       320       608       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       320       320       352       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       672       352       384       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       352       352       192       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       352       576       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       352       512       160       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       480       544       416       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       512       768       864       320         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       832       768       256        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       480       416       224       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       288       800       192       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       480       192       384       192         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 54528
min_bank_accesses = 0!
chip skew: 2624/896 = 2.93
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         16        15        91        95    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        16        65       122    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         16        15        84        78    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        15        91        70    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         16        15       101       105    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         16        15       142        94    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         15        16        63       124    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         15        15       158       131    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         15        15        94        68    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         15        15    none         146    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         15        15        80        77    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         15        15       145        76    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         15        15       173        60    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         15        15        59       117    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         15        15        75        61    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         15        15       134        74    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         14        13        61        81    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         13        13        80       152    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         13        13        63        97    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         13        13       132        65    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         13        13       100        97    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         14        14        75        69    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         13        13        59       125    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         14        13        84        74    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         13        13       138        76    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         13        13        68       163    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         14        14        95        75    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         13        13        93        55    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         13        14        91        93    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         13        13        68       130    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         13        13        96       111    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         14        13        67        58    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        514       514       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        513       508       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        517       521       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        507       513       502       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        521       520       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        512       513       501       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        502       509       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        515       525       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        524       507       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        504       501         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        501       523       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        521       514       503       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        512       512       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        516       526       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        502       515       501       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        509       514       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        454       455       436       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        445       447       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        443       454       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        457       452       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        442       449       436       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        454       445       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        454       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        440       453       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        446       451       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        444       445       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        452       452       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        455       448       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        443       448       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        451       454       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        453       436       438       440         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=309054 n_nop=308987 n_act=4 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008154
n_activity=1179 dram_eff=0.2137
bk0: 17a 309030i bk1: 10a 309028i bk2: 16a 309010i bk3: 20a 309002i bk4: 0a 309050i bk5: 0a 309050i bk6: 0a 309051i bk7: 0a 309053i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309055i bk12: 0a 309055i bk13: 0a 309055i bk14: 0a 309057i bk15: 0a 309057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936508
Row_Buffer_Locality_read = 0.936508
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000815 
total_CMD = 309054 
util_bw = 252 
Wasted_Col = 127 
Wasted_Row = 0 
Idle = 308675 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308987 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 63 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000197377
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=309054 n_nop=309008 n_act=4 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005436
n_activity=967 dram_eff=0.1737
bk0: 14a 309031i bk1: 11a 309030i bk2: 6a 309017i bk3: 11a 309020i bk4: 0a 309050i bk5: 0a 309051i bk6: 0a 309052i bk7: 0a 309053i bk8: 0a 309053i bk9: 0a 309053i bk10: 0a 309055i bk11: 0a 309056i bk12: 0a 309056i bk13: 0a 309056i bk14: 0a 309056i bk15: 0a 309056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000544 
total_CMD = 309054 
util_bw = 168 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 308778 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 309008 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 42 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000135899
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=309054 n_nop=308987 n_act=4 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008154
n_activity=1193 dram_eff=0.2112
bk0: 19a 309015i bk1: 27a 309023i bk2: 11a 309028i bk3: 6a 309026i bk4: 0a 309051i bk5: 0a 309052i bk6: 0a 309052i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309055i bk14: 0a 309055i bk15: 0a 309056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936508
Row_Buffer_Locality_read = 0.936508
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038889
Bank_Level_Parallism_Col = 1.033898
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.033898 

BW Util details:
bwutil = 0.000815 
total_CMD = 309054 
util_bw = 252 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 308704 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308987 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 63 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.91211e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=309054 n_nop=308980 n_act=4 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000906
n_activity=1037 dram_eff=0.27
bk0: 14a 309019i bk1: 24a 308999i bk2: 16a 309012i bk3: 16a 308961i bk4: 0a 309051i bk5: 0a 309053i bk6: 0a 309053i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309055i bk14: 0a 309055i bk15: 0a 309055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028070
Bank_Level_Parallism_Col = 1.028470
Bank_Level_Parallism_Ready = 1.014286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028470 

BW Util details:
bwutil = 0.000906 
total_CMD = 309054 
util_bw = 280 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 308633 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308980 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 70 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00134281
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=309054 n_nop=309002 n_act=4 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006213
n_activity=1064 dram_eff=0.1805
bk0: 12a 309031i bk1: 20a 309024i bk2: 4a 309028i bk3: 12a 309006i bk4: 0a 309052i bk5: 0a 309053i bk6: 0a 309053i bk7: 0a 309053i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309055i bk11: 0a 309055i bk12: 0a 309055i bk13: 0a 309055i bk14: 0a 309055i bk15: 0a 309055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000621 
total_CMD = 309054 
util_bw = 192 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 308750 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 309002 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 48 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000168 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000187669
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=309054 n_nop=308996 n_act=4 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006989
n_activity=1124 dram_eff=0.1922
bk0: 11a 309030i bk1: 24a 309021i bk2: 8a 309023i bk3: 11a 309012i bk4: 0a 309051i bk5: 0a 309051i bk6: 0a 309051i bk7: 0a 309052i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309055i bk13: 0a 309055i bk14: 0a 309056i bk15: 0a 309057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.925926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000699 
total_CMD = 309054 
util_bw = 216 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 308721 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308996 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 54 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000175 
Either_Row_CoL_Bus_Util = 0.000188 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000220026
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=309054 n_nop=309007 n_act=4 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005565
n_activity=856 dram_eff=0.2009
bk0: 9a 309031i bk1: 13a 309018i bk2: 13a 309013i bk3: 8a 309006i bk4: 0a 309050i bk5: 0a 309051i bk6: 0a 309052i bk7: 0a 309053i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309056i bk13: 0a 309056i bk14: 0a 309056i bk15: 0a 309056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906977
Row_Buffer_Locality_read = 0.906977
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000557 
total_CMD = 309054 
util_bw = 172 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 308757 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 309007 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 43 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000281504
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=309054 n_nop=309003 n_act=4 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006083
n_activity=929 dram_eff=0.2024
bk0: 19a 309026i bk1: 15a 309031i bk2: 4a 309011i bk3: 9a 309019i bk4: 0a 309051i bk5: 0a 309052i bk6: 0a 309052i bk7: 0a 309053i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309055i bk13: 0a 309055i bk14: 0a 309055i bk15: 0a 309056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914894
Row_Buffer_Locality_read = 0.914894
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.165563
Bank_Level_Parallism_Col = 1.162162
Bank_Level_Parallism_Ready = 1.021277
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162162 

BW Util details:
bwutil = 0.000608 
total_CMD = 309054 
util_bw = 188 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 308786 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 309003 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 47 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000165 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.23568e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=309054 n_nop=308999 n_act=4 n_pre=0 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006601
n_activity=1038 dram_eff=0.1965
bk0: 16a 309019i bk1: 16a 309027i bk2: 8a 309029i bk3: 11a 309003i bk4: 0a 309051i bk5: 0a 309052i bk6: 0a 309052i bk7: 0a 309053i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309055i bk15: 0a 309057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921569
Row_Buffer_Locality_read = 0.921569
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000660 
total_CMD = 309054 
util_bw = 204 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 308732 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308999 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 51 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.0892e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=309054 n_nop=309023 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003624
n_activity=669 dram_eff=0.1674
bk0: 13a 309031i bk1: 7a 309030i bk2: 0a 309053i bk3: 8a 309013i bk4: 0a 309051i bk5: 0a 309051i bk6: 0a 309051i bk7: 0a 309053i bk8: 0a 309053i bk9: 0a 309053i bk10: 0a 309055i bk11: 0a 309056i bk12: 0a 309056i bk13: 0a 309056i bk14: 0a 309056i bk15: 0a 309056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.892857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000362 
total_CMD = 309054 
util_bw = 112 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 308864 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 309023 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000145606
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=309054 n_nop=308994 n_act=4 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007248
n_activity=1187 dram_eff=0.1887
bk0: 19a 309022i bk1: 18a 309030i bk2: 12a 309027i bk3: 7a 309024i bk4: 0a 309052i bk5: 0a 309053i bk6: 0a 309053i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309055i bk15: 0a 309056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000725 
total_CMD = 309054 
util_bw = 224 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 308723 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308994 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=309054 n_nop=309005 n_act=4 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005824
n_activity=882 dram_eff=0.2041
bk0: 11a 309029i bk1: 11a 309029i bk2: 16a 308978i bk3: 7a 309024i bk4: 0a 309051i bk5: 0a 309052i bk6: 0a 309053i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309055i bk14: 0a 309055i bk15: 0a 309056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911111
Row_Buffer_Locality_read = 0.911111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000582 
total_CMD = 309054 
util_bw = 180 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 308750 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 309005 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 45 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000242676
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=309054 n_nop=308994 n_act=4 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007248
n_activity=1004 dram_eff=0.2231
bk0: 13a 309025i bk1: 11a 309014i bk2: 17a 309015i bk3: 15a 308976i bk4: 0a 309051i bk5: 0a 309051i bk6: 0a 309051i bk7: 0a 309053i bk8: 0a 309053i bk9: 0a 309053i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309055i bk13: 0a 309056i bk14: 0a 309057i bk15: 0a 309057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000725 
total_CMD = 309054 
util_bw = 224 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 308692 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308994 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00066655
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=309054 n_nop=308992 n_act=4 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007507
n_activity=991 dram_eff=0.2341
bk0: 22a 309019i bk1: 14a 309008i bk2: 13a 309011i bk3: 9a 309011i bk4: 0a 309051i bk5: 0a 309052i bk6: 0a 309052i bk7: 0a 309053i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309055i bk11: 0a 309055i bk12: 0a 309055i bk13: 0a 309055i bk14: 0a 309055i bk15: 0a 309056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009091
Bank_Level_Parallism_Col = 1.009259
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009259 

BW Util details:
bwutil = 0.000751 
total_CMD = 309054 
util_bw = 232 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 308699 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308992 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 58 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000271797
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=309054 n_nop=308981 n_act=4 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000893
n_activity=1218 dram_eff=0.2266
bk0: 19a 309023i bk1: 33a 309020i bk2: 10a 309026i bk3: 7a 309004i bk4: 0a 309051i bk5: 0a 309052i bk6: 0a 309052i bk7: 0a 309053i bk8: 0a 309053i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309056i bk12: 0a 309056i bk13: 0a 309056i bk14: 0a 309056i bk15: 0a 309056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942029
Row_Buffer_Locality_read = 0.942029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.100529
Bank_Level_Parallism_Col = 1.080645
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080645 

BW Util details:
bwutil = 0.000893 
total_CMD = 309054 
util_bw = 276 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 308686 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308981 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 69 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000223 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000275033
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=309054 n_nop=308990 n_act=4 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007766
n_activity=1048 dram_eff=0.229
bk0: 20a 309028i bk1: 27a 309000i bk2: 8a 309018i bk3: 5a 309013i bk4: 0a 309051i bk5: 0a 309051i bk6: 0a 309051i bk7: 0a 309053i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309055i bk12: 0a 309055i bk13: 0a 309055i bk14: 0a 309056i bk15: 0a 309056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038278
Bank_Level_Parallism_Col = 1.033981
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.033981 

BW Util details:
bwutil = 0.000777 
total_CMD = 309054 
util_bw = 240 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 308700 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308990 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 60 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000194 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00026209
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=309054 n_nop=308968 n_act=4 n_pre=0 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002653
n_activity=1347 dram_eff=0.06088
bk0: 25a 309020i bk1: 15a 309032i bk2: 11a 309026i bk3: 31a 309005i bk4: 0a 309054i bk5: 0a 309054i bk6: 0a 309054i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309054i bk15: 0a 309054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951219
Row_Buffer_Locality_read = 0.951219
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.085859
Bank_Level_Parallism_Col = 1.082051
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.082051 

BW Util details:
bwutil = 0.000265 
total_CMD = 309054 
util_bw = 82 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 308856 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308968 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 82 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000495059
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=309054 n_nop=309003 n_act=4 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001521
n_activity=956 dram_eff=0.04916
bk0: 8a 309032i bk1: 15a 309032i bk2: 17a 309032i bk3: 7a 309023i bk4: 0a 309054i bk5: 0a 309054i bk6: 0a 309054i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309054i bk15: 0a 309054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914894
Row_Buffer_Locality_read = 0.914894
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006993
Bank_Level_Parallism_Col = 1.007194
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007194 

BW Util details:
bwutil = 0.000152 
total_CMD = 309054 
util_bw = 47 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 308911 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 309003 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 47 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000165 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000113249
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=309054 n_nop=308983 n_act=4 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002168
n_activity=1273 dram_eff=0.05263
bk0: 17a 309032i bk1: 16a 309032i bk2: 14a 309032i bk3: 20a 309022i bk4: 0a 309054i bk5: 0a 309054i bk6: 0a 309054i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309054i bk15: 0a 309054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940298
Row_Buffer_Locality_read = 0.940298
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018519
Bank_Level_Parallism_Col = 1.018987
Bank_Level_Parallism_Ready = 1.014925
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018987 

BW Util details:
bwutil = 0.000217 
total_CMD = 309054 
util_bw = 67 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 308892 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308983 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 67 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.91211e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=309054 n_nop=308994 n_act=4 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001812
n_activity=1041 dram_eff=0.05379
bk0: 19a 309032i bk1: 18a 309032i bk2: 6a 309026i bk3: 13a 309032i bk4: 0a 309054i bk5: 0a 309054i bk6: 0a 309054i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309054i bk15: 0a 309054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000181 
total_CMD = 309054 
util_bw = 56 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 308904 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308994 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.47136e-06
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=309054 n_nop=308993 n_act=4 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001844
n_activity=1024 dram_eff=0.05566
bk0: 10a 309032i bk1: 19a 309029i bk2: 8a 309026i bk3: 20a 309023i bk4: 0a 309054i bk5: 0a 309054i bk6: 0a 309054i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309054i bk15: 0a 309054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.929825
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000184 
total_CMD = 309054 
util_bw = 57 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 308891 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308993 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 57 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000300918
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=309054 n_nop=309013 n_act=4 n_pre=0 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001197
n_activity=914 dram_eff=0.04048
bk0: 10a 309032i bk1: 10a 309032i bk2: 11a 309032i bk3: 6a 309032i bk4: 0a 309054i bk5: 0a 309054i bk6: 0a 309054i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309054i bk15: 0a 309054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891892
Row_Buffer_Locality_read = 0.891892
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000120 
total_CMD = 309054 
util_bw = 37 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 308929 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 309013 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 37 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=309054 n_nop=309000 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001618
n_activity=1023 dram_eff=0.04888
bk0: 21a 309032i bk1: 11a 309032i bk2: 12a 309032i bk3: 6a 309023i bk4: 0a 309054i bk5: 0a 309054i bk6: 0a 309054i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309054i bk15: 0a 309054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 309054 
util_bw = 50 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 308907 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 309000 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000162 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00014237
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=309054 n_nop=309007 n_act=4 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001391
n_activity=909 dram_eff=0.0473
bk0: 11a 309032i bk1: 11a 309032i bk2: 6a 309032i bk3: 15a 309032i bk4: 0a 309054i bk5: 0a 309054i bk6: 0a 309054i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309054i bk15: 0a 309054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906977
Row_Buffer_Locality_read = 0.906977
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000139 
total_CMD = 309054 
util_bw = 43 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 308923 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 309007 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 43 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=309054 n_nop=309001 n_act=4 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001585
n_activity=944 dram_eff=0.05191
bk0: 11a 309032i bk1: 18a 309026i bk2: 12a 309026i bk3: 8a 309032i bk4: 0a 309054i bk5: 0a 309054i bk6: 0a 309054i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309054i bk15: 0a 309054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918367
Row_Buffer_Locality_read = 0.918367
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006757
Bank_Level_Parallism_Col = 1.006944
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006944 

BW Util details:
bwutil = 0.000159 
total_CMD = 309054 
util_bw = 49 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 308906 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 309001 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 49 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000159 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00023944
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=309054 n_nop=309014 n_act=4 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001165
n_activity=796 dram_eff=0.04523
bk0: 11a 309032i bk1: 16a 309032i bk2: 5a 309032i bk3: 4a 309023i bk4: 0a 309054i bk5: 0a 309054i bk6: 0a 309054i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309054i bk15: 0a 309054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000116 
total_CMD = 309054 
util_bw = 36 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 308921 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 309014 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00014237
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=309054 n_nop=308997 n_act=4 n_pre=0 n_ref_event=0 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001715
n_activity=1005 dram_eff=0.05274
bk0: 15a 309032i bk1: 17a 309030i bk2: 13a 309032i bk3: 8a 309032i bk4: 0a 309054i bk5: 0a 309054i bk6: 0a 309054i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309054i bk15: 0a 309054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924528
Row_Buffer_Locality_read = 0.924528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.144000
Bank_Level_Parallism_Col = 1.122951
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122951 

BW Util details:
bwutil = 0.000171 
total_CMD = 309054 
util_bw = 53 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 308929 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308997 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 53 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=309054 n_nop=308973 n_act=4 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002491
n_activity=1327 dram_eff=0.05803
bk0: 16a 309032i bk1: 24a 309032i bk2: 27a 309026i bk3: 10a 309032i bk4: 0a 309054i bk5: 0a 309054i bk6: 0a 309054i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309054i bk15: 0a 309054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948052
Row_Buffer_Locality_read = 0.948052
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000249 
total_CMD = 309054 
util_bw = 77 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 308883 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308973 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 77 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000249 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000122956
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=309054 n_nop=308991 n_act=4 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001941
n_activity=1084 dram_eff=0.05535
bk0: 26a 309032i bk1: 24a 309029i bk2: 8a 309026i bk3: 2a 309029i bk4: 0a 309054i bk5: 0a 309054i bk6: 0a 309054i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309054i bk15: 0a 309054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006289
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000194 
total_CMD = 309054 
util_bw = 60 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 308895 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308991 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 60 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000194 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.015873 
queue_avg = 0.000184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000184434
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=309054 n_nop=309007 n_act=4 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001391
n_activity=962 dram_eff=0.0447
bk0: 15a 309032i bk1: 13a 309032i bk2: 7a 309032i bk3: 8a 309023i bk4: 0a 309054i bk5: 0a 309054i bk6: 0a 309054i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309054i bk15: 0a 309054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906977
Row_Buffer_Locality_read = 0.906977
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000139 
total_CMD = 309054 
util_bw = 43 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 308914 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 309007 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 43 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00014237
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=309054 n_nop=308995 n_act=4 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000178
n_activity=882 dram_eff=0.06236
bk0: 9a 309029i bk1: 25a 309029i bk2: 6a 309032i bk3: 15a 309017i bk4: 0a 309054i bk5: 0a 309054i bk6: 0a 309054i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309054i bk15: 0a 309054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927273
Row_Buffer_Locality_read = 0.927273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163121
Bank_Level_Parallism_Col = 1.137681
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137681 

BW Util details:
bwutil = 0.000178 
total_CMD = 309054 
util_bw = 55 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 308913 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 308995 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 55 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000245912
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=309054 n_nop=309011 n_act=4 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001262
n_activity=797 dram_eff=0.04893
bk0: 15a 309032i bk1: 6a 309032i bk2: 12a 309017i bk3: 6a 309024i bk4: 0a 309054i bk5: 0a 309054i bk6: 0a 309054i bk7: 0a 309054i bk8: 0a 309054i bk9: 0a 309054i bk10: 0a 309054i bk11: 0a 309054i bk12: 0a 309054i bk13: 0a 309054i bk14: 0a 309054i bk15: 0a 309054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897436
Row_Buffer_Locality_read = 0.897436
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006711
Bank_Level_Parallism_Col = 1.006896
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006896 

BW Util details:
bwutil = 0.000126 
total_CMD = 309054 
util_bw = 39 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 308905 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 309054 
n_nop = 309011 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 39 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000482116

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 46, Miss_rate = 0.209, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 227, Miss = 49, Miss_rate = 0.216, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 97, Miss = 23, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 147, Miss = 27, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 41, Miss = 27, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 180, Miss = 56, Miss_rate = 0.311, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 259, Miss = 47, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 93, Miss = 23, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 173, Miss = 38, Miss_rate = 0.220, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 70, Miss = 23, Miss_rate = 0.329, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 220, Miss = 39, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 91, Miss = 19, Miss_rate = 0.209, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 163, Miss = 28, Miss_rate = 0.172, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 85, Miss = 36, Miss_rate = 0.424, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 112, Miss = 20, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 155, Miss = 31, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 129, Miss = 29, Miss_rate = 0.225, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 87, Miss = 34, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 19, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 103, Miss = 32, Miss_rate = 0.311, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 119, Miss = 44, Miss_rate = 0.370, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 135, Miss = 30, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 250, Miss = 38, Miss_rate = 0.152, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 120, Miss = 33, Miss_rate = 0.275, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 379, Miss = 49, Miss_rate = 0.129, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 62, Miss = 34, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 200, Miss = 47, Miss_rate = 0.235, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[28]: Access = 112, Miss = 57, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 83, Miss = 20, Miss_rate = 0.241, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 181, Miss = 35, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 49, Miss = 37, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4512
L2_total_cache_misses = 1080
L2_total_cache_miss_rate = 0.2394
L2_total_cache_pending_hits = 13
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2739
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8983
icnt_total_pkts_simt_to_mem=8983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8983
Req_Network_cycles = 69796
Req_Network_injected_packets_per_cycle =       0.1287 
Req_Network_conflicts_per_cycle =       0.0107
Req_Network_conflicts_per_cycle_util =       0.1518
Req_Bank_Level_Parallism =       1.8232
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0043
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0020

Reply_Network_injected_packets_num = 8983
Reply_Network_cycles = 69796
Reply_Network_injected_packets_per_cycle =        0.1287
Reply_Network_conflicts_per_cycle =        0.0032
Reply_Network_conflicts_per_cycle_util =       0.0429
Reply_Bank_Level_Parallism =       1.7379
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0028
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 46422 (inst/sec)
gpgpu_simulation_rate = 7755 (cycle/sec)
gpgpu_silicon_slowdown = 145970x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
kernel_stream_id = 0
gpu_sim_cycle = 5707
gpu_sim_insn = 65168
gpu_ipc =      11.4190
gpu_tot_sim_cycle = 75503
gpu_tot_sim_insn = 482969
gpu_tot_ipc =       6.3967
gpu_tot_issued_cta = 64
gpu_occupancy = 31.0488% 
gpu_tot_occupancy = 15.4751% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1121
partiton_level_parallism_total  =       0.1275
partiton_level_parallism_util =       3.5556
partiton_level_parallism_util_total  =       1.8843
L2_BW  =       4.0623 GB/Sec
L2_BW_total  =       4.6168 GB/Sec
gpu_total_sim_rate=53663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 8
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 10
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 9, Reservation_fails = 14
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 12, Reservation_fails = 21
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 19423
	L1D_total_cache_misses = 7382
	L1D_total_cache_miss_rate = 0.3801
	L1D_total_cache_pending_hits = 111
	L1D_total_cache_reservation_fails = 73
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 73
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 109
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 73
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 1829856
gpgpu_n_tot_w_icount = 57183
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3721
gpgpu_n_mem_write_global = 5902
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 1766
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10795	W0_Idle:274048	W0_Scoreboard:422203	W1:22057	W2:8494	W3:5903	W4:2640	W5:1108	W6:296	W7:72	W8:120	W9:192	W10:204	W11:168	W12:252	W13:204	W14:169	W15:75	W16:26	W17:42	W18:26	W19:17	W20:21	W21:14	W22:17	W23:16	W24:10	W25:6	W26:7	W27:18	W28:42	W29:78	W30:74	W31:145	W32:11797
single_issue_nums: WS0:15727	WS1:14100	WS2:14143	WS3:13213	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29768 {8:3721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236080 {40:5902,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148840 {40:3721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47216 {8:5902,}
maxmflatency = 526 
max_icnt2mem_latency = 117 
maxmrqlatency = 9 
max_icnt2sh_latency = 5 
averagemflatency = 278 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1602 	23 	75 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7495 	2089 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9179 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9560 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5793      5806      5544      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6584      5813      5544     10719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5811      5806      5552      7197         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5795      6300      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6314      5808      9443      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6382      5811     13057      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6376      5794      5544      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5817      5814      5552     13730         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5804      6308      8770      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6315      6376         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9033      6363      8162      8097         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6367      5800      5544      7254         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5804      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5807      5839      7132      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5816      5808      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5803      5807      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5742      6233      5488      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6016      5749      5488      5496         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5746      6244      5488      5494         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5740      5754      5488      7253         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5751      6304      5480      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5740      6245      6747      7033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      9055      6247      7059      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5729      6246      7134      9821         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6312      5729      5480      7068         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6247      6298      7204      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5730      5731      5488      6936         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5742      5729      5480      7009         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5743      5748      5480      7110         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5746      6324      7260      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5741      5740      7187      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5751      6302      5480      5498         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 17.000000 10.000000 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 11.000000  6.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 19.000000 27.000000 11.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 14.000000 24.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.000000 20.000000  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 11.000000 24.000000  8.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.000000 13.000000 13.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 19.000000 15.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 16.000000  8.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 13.000000  7.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 19.000000 18.000000 12.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 11.000000 11.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 13.000000 11.000000 17.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 22.000000 14.000000 13.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 19.000000 33.000000 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 20.000000 27.000000  8.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 25.000000 15.000000 11.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  8.000000 15.000000 17.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 17.000000 16.000000 14.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 19.000000 18.000000  6.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 10.000000 19.000000  8.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 10.000000 10.000000 11.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 21.000000 11.000000 12.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 11.000000 11.000000  6.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 11.000000 18.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 11.000000 16.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 15.000000 17.000000 13.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 16.000000 24.000000 27.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 26.000000 24.000000  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 15.000000 13.000000  7.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  9.000000 25.000000  6.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 15.000000  6.000000 12.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1704/127 = 13.417323
number of bytes read:
dram[0]:       544       320       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       448       352       192       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       608       864       352       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       448       768       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       640       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       352       768       256       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       288       416       416       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       608       480       128       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       512       512       256       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       416       224         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       608       576       384       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       352       352       512       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       416       352       544       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       704       448       416       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       608      1056       320       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       640       864       256       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       800       480       352       992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       256       480       544       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       544       512       448       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       608       576       192       416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       320       608       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       320       320       352       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       672       352       384       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       352       352       192       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       352       576       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       352       512       160       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       480       544       416       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       512       768       864       320         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       832       768       256        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       480       416       224       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       288       800       192       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       480       192       384       192         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 54528
Bmin_bank_accesses = 0!
chip skew: 2624/896 = 2.93
number of bytes accessed:
dram[0]:       544       320       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       448       352       192       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       608       864       352       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       448       768       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       384       640       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       352       768       256       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       288       416       416       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       608       480       128       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       512       512       256       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       416       224         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       608       576       384       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       352       352       512       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       416       352       544       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       704       448       416       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       608      1056       320       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       640       864       256       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       800       480       352       992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       256       480       544       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       544       512       448       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       608       576       192       416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       320       608       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       320       320       352       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       672       352       384       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       352       352       192       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       352       576       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       352       512       160       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       480       544       416       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       512       768       864       320         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       832       768       256        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       480       416       224       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       288       800       192       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       480       192       384       192         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 54528
min_bank_accesses = 0!
chip skew: 2624/896 = 2.93
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         16        15        94       102    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        16        70       130    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         16        15        90        78    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        15       100        78    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         16        15       109       110    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         16        15       154       102    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         15        16        65       132    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         15        15       173       141    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         15        15       102        71    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         15        15    none         158    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         15        15        83        81    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         15        15       157        76    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         15        15       239        64    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         15        15        59       123    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         15        15        81        65    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         15        15       141        80    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         14        13        64        89    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         13        13        85       160    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         13        13        68       107    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         13        13       143        65    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         13        13       112       103    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         14        14        78        69    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         13        13        59       136    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         14        13        84        76    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         13        13       150        76    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         13        13        68       178    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         14        14       102        75    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         13        13       101        55    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         13        14        95        93    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         13        13        68       142    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         13        13        96       119    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         14        13        75        63    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        514       514       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        513       508       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        517       521       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        507       513       502       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        521       520       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        512       513       501       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        502       509       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        515       525       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        524       507       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        504       501         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        501       523       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        521       514       503       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        512       512       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        516       526       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        502       515       501       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        509       514       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        454       455       436       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        445       447       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        443       454       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        457       452       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        442       449       436       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        454       445       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        454       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        440       453       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        446       451       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        436       436       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        444       445       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        452       452       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        455       448       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        443       448       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        451       454       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        453       436       438       440         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334324 n_nop=334257 n_act=4 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007538
n_activity=1179 dram_eff=0.2137
bk0: 17a 334300i bk1: 10a 334298i bk2: 16a 334280i bk3: 20a 334272i bk4: 0a 334320i bk5: 0a 334320i bk6: 0a 334321i bk7: 0a 334323i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334325i bk12: 0a 334325i bk13: 0a 334325i bk14: 0a 334327i bk15: 0a 334327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936508
Row_Buffer_Locality_read = 0.936508
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000754 
total_CMD = 334324 
util_bw = 252 
Wasted_Col = 127 
Wasted_Row = 0 
Idle = 333945 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334257 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 63 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000182458
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334324 n_nop=334278 n_act=4 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005025
n_activity=967 dram_eff=0.1737
bk0: 14a 334301i bk1: 11a 334300i bk2: 6a 334287i bk3: 11a 334290i bk4: 0a 334320i bk5: 0a 334321i bk6: 0a 334322i bk7: 0a 334323i bk8: 0a 334323i bk9: 0a 334323i bk10: 0a 334325i bk11: 0a 334326i bk12: 0a 334326i bk13: 0a 334326i bk14: 0a 334326i bk15: 0a 334326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000503 
total_CMD = 334324 
util_bw = 168 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 334048 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334278 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 42 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000125627
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334324 n_nop=334257 n_act=4 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007538
n_activity=1193 dram_eff=0.2112
bk0: 19a 334285i bk1: 27a 334293i bk2: 11a 334298i bk3: 6a 334296i bk4: 0a 334321i bk5: 0a 334322i bk6: 0a 334322i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334325i bk14: 0a 334325i bk15: 0a 334326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936508
Row_Buffer_Locality_read = 0.936508
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038889
Bank_Level_Parallism_Col = 1.033898
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.033898 

BW Util details:
bwutil = 0.000754 
total_CMD = 334324 
util_bw = 252 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 333974 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334257 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 63 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.692e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334324 n_nop=334250 n_act=4 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008375
n_activity=1037 dram_eff=0.27
bk0: 14a 334289i bk1: 24a 334269i bk2: 16a 334282i bk3: 16a 334231i bk4: 0a 334321i bk5: 0a 334323i bk6: 0a 334323i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334325i bk14: 0a 334325i bk15: 0a 334325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028070
Bank_Level_Parallism_Col = 1.028470
Bank_Level_Parallism_Ready = 1.014286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028470 

BW Util details:
bwutil = 0.000838 
total_CMD = 334324 
util_bw = 280 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 333903 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334250 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 70 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000209 
Either_Row_CoL_Bus_Util = 0.000221 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00124131
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334324 n_nop=334272 n_act=4 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005743
n_activity=1064 dram_eff=0.1805
bk0: 12a 334301i bk1: 20a 334294i bk2: 4a 334298i bk3: 12a 334276i bk4: 0a 334322i bk5: 0a 334323i bk6: 0a 334323i bk7: 0a 334323i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334325i bk11: 0a 334325i bk12: 0a 334325i bk13: 0a 334325i bk14: 0a 334325i bk15: 0a 334325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000574 
total_CMD = 334324 
util_bw = 192 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 334020 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334272 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 48 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000173484
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334324 n_nop=334266 n_act=4 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006461
n_activity=1124 dram_eff=0.1922
bk0: 11a 334300i bk1: 24a 334291i bk2: 8a 334293i bk3: 11a 334282i bk4: 0a 334321i bk5: 0a 334321i bk6: 0a 334321i bk7: 0a 334322i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334325i bk13: 0a 334325i bk14: 0a 334326i bk15: 0a 334327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.925926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000646 
total_CMD = 334324 
util_bw = 216 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 333991 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334266 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 54 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000162 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000203396
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334324 n_nop=334277 n_act=4 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005145
n_activity=856 dram_eff=0.2009
bk0: 9a 334301i bk1: 13a 334288i bk2: 13a 334283i bk3: 8a 334276i bk4: 0a 334320i bk5: 0a 334321i bk6: 0a 334322i bk7: 0a 334323i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334326i bk13: 0a 334326i bk14: 0a 334326i bk15: 0a 334326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906977
Row_Buffer_Locality_read = 0.906977
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000514 
total_CMD = 334324 
util_bw = 172 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 334027 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334277 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 43 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000260227
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334324 n_nop=334273 n_act=4 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005623
n_activity=929 dram_eff=0.2024
bk0: 19a 334296i bk1: 15a 334301i bk2: 4a 334281i bk3: 9a 334289i bk4: 0a 334321i bk5: 0a 334322i bk6: 0a 334322i bk7: 0a 334323i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334325i bk13: 0a 334325i bk14: 0a 334325i bk15: 0a 334326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914894
Row_Buffer_Locality_read = 0.914894
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.165563
Bank_Level_Parallism_Col = 1.162162
Bank_Level_Parallism_Ready = 1.021277
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162162 

BW Util details:
bwutil = 0.000562 
total_CMD = 334324 
util_bw = 188 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 334056 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334273 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 47 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.99111e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334324 n_nop=334269 n_act=4 n_pre=0 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006102
n_activity=1038 dram_eff=0.1965
bk0: 16a 334289i bk1: 16a 334297i bk2: 8a 334299i bk3: 11a 334273i bk4: 0a 334321i bk5: 0a 334322i bk6: 0a 334322i bk7: 0a 334323i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334325i bk15: 0a 334327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921569
Row_Buffer_Locality_read = 0.921569
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000610 
total_CMD = 334324 
util_bw = 204 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 334002 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334269 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 51 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000153 
Either_Row_CoL_Bus_Util = 0.000165 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.47778e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334324 n_nop=334293 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000335
n_activity=669 dram_eff=0.1674
bk0: 13a 334301i bk1: 7a 334300i bk2: 0a 334323i bk3: 8a 334283i bk4: 0a 334321i bk5: 0a 334321i bk6: 0a 334321i bk7: 0a 334323i bk8: 0a 334323i bk9: 0a 334323i bk10: 0a 334325i bk11: 0a 334326i bk12: 0a 334326i bk13: 0a 334326i bk14: 0a 334326i bk15: 0a 334326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.892857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000335 
total_CMD = 334324 
util_bw = 112 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 334134 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334293 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0001346
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334324 n_nop=334264 n_act=4 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00067
n_activity=1187 dram_eff=0.1887
bk0: 19a 334292i bk1: 18a 334300i bk2: 12a 334297i bk3: 7a 334294i bk4: 0a 334322i bk5: 0a 334323i bk6: 0a 334323i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334325i bk15: 0a 334326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000670 
total_CMD = 334324 
util_bw = 224 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 333993 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334264 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 56 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334324 n_nop=334275 n_act=4 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005384
n_activity=882 dram_eff=0.2041
bk0: 11a 334299i bk1: 11a 334299i bk2: 16a 334248i bk3: 7a 334294i bk4: 0a 334321i bk5: 0a 334322i bk6: 0a 334323i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334325i bk14: 0a 334325i bk15: 0a 334326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911111
Row_Buffer_Locality_read = 0.911111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000538 
total_CMD = 334324 
util_bw = 180 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 334020 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334275 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 45 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000224333
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334324 n_nop=334264 n_act=4 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00067
n_activity=1004 dram_eff=0.2231
bk0: 13a 334295i bk1: 11a 334284i bk2: 17a 334285i bk3: 15a 334246i bk4: 0a 334321i bk5: 0a 334321i bk6: 0a 334321i bk7: 0a 334323i bk8: 0a 334323i bk9: 0a 334323i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334325i bk13: 0a 334326i bk14: 0a 334327i bk15: 0a 334327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000670 
total_CMD = 334324 
util_bw = 224 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 333962 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334264 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 56 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000616169
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334324 n_nop=334262 n_act=4 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006939
n_activity=991 dram_eff=0.2341
bk0: 22a 334289i bk1: 14a 334278i bk2: 13a 334281i bk3: 9a 334281i bk4: 0a 334321i bk5: 0a 334322i bk6: 0a 334322i bk7: 0a 334323i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334325i bk11: 0a 334325i bk12: 0a 334325i bk13: 0a 334325i bk14: 0a 334325i bk15: 0a 334326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009091
Bank_Level_Parallism_Col = 1.009259
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009259 

BW Util details:
bwutil = 0.000694 
total_CMD = 334324 
util_bw = 232 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 333969 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334262 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 58 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000251253
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334324 n_nop=334251 n_act=4 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008255
n_activity=1218 dram_eff=0.2266
bk0: 19a 334293i bk1: 33a 334290i bk2: 10a 334296i bk3: 7a 334274i bk4: 0a 334321i bk5: 0a 334322i bk6: 0a 334322i bk7: 0a 334323i bk8: 0a 334323i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334326i bk12: 0a 334326i bk13: 0a 334326i bk14: 0a 334326i bk15: 0a 334326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942029
Row_Buffer_Locality_read = 0.942029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.100529
Bank_Level_Parallism_Col = 1.080645
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080645 

BW Util details:
bwutil = 0.000826 
total_CMD = 334324 
util_bw = 276 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 333956 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334251 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 69 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000206 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000254244
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334324 n_nop=334260 n_act=4 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007179
n_activity=1048 dram_eff=0.229
bk0: 20a 334298i bk1: 27a 334270i bk2: 8a 334288i bk3: 5a 334283i bk4: 0a 334321i bk5: 0a 334321i bk6: 0a 334321i bk7: 0a 334323i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334325i bk12: 0a 334325i bk13: 0a 334325i bk14: 0a 334326i bk15: 0a 334326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038278
Bank_Level_Parallism_Col = 1.033981
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.033981 

BW Util details:
bwutil = 0.000718 
total_CMD = 334324 
util_bw = 240 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 333970 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334260 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 60 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00024228
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=334324 n_nop=334238 n_act=4 n_pre=0 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002453
n_activity=1347 dram_eff=0.06088
bk0: 25a 334290i bk1: 15a 334302i bk2: 11a 334296i bk3: 31a 334275i bk4: 0a 334324i bk5: 0a 334324i bk6: 0a 334324i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334324i bk15: 0a 334324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951219
Row_Buffer_Locality_read = 0.951219
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.085859
Bank_Level_Parallism_Col = 1.082051
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.082051 

BW Util details:
bwutil = 0.000245 
total_CMD = 334324 
util_bw = 82 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 334126 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334238 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 82 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00045764
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=334324 n_nop=334273 n_act=4 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001406
n_activity=956 dram_eff=0.04916
bk0: 8a 334302i bk1: 15a 334302i bk2: 17a 334302i bk3: 7a 334293i bk4: 0a 334324i bk5: 0a 334324i bk6: 0a 334324i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334324i bk15: 0a 334324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914894
Row_Buffer_Locality_read = 0.914894
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006993
Bank_Level_Parallism_Col = 1.007194
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007194 

BW Util details:
bwutil = 0.000141 
total_CMD = 334324 
util_bw = 47 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 334181 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334273 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 47 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000104689
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=334324 n_nop=334253 n_act=4 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002004
n_activity=1273 dram_eff=0.05263
bk0: 17a 334302i bk1: 16a 334302i bk2: 14a 334302i bk3: 20a 334292i bk4: 0a 334324i bk5: 0a 334324i bk6: 0a 334324i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334324i bk15: 0a 334324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940298
Row_Buffer_Locality_read = 0.940298
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018519
Bank_Level_Parallism_Col = 1.018987
Bank_Level_Parallism_Ready = 1.014925
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018987 

BW Util details:
bwutil = 0.000200 
total_CMD = 334324 
util_bw = 67 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 334162 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334253 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 67 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.692e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=334324 n_nop=334264 n_act=4 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001675
n_activity=1041 dram_eff=0.05379
bk0: 19a 334302i bk1: 18a 334302i bk2: 6a 334296i bk3: 13a 334302i bk4: 0a 334324i bk5: 0a 334324i bk6: 0a 334324i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334324i bk15: 0a 334324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 334324 
util_bw = 56 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 334174 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334264 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 56 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.98222e-06
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=334324 n_nop=334263 n_act=4 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001705
n_activity=1024 dram_eff=0.05566
bk0: 10a 334302i bk1: 19a 334299i bk2: 8a 334296i bk3: 20a 334293i bk4: 0a 334324i bk5: 0a 334324i bk6: 0a 334324i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334324i bk15: 0a 334324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.929825
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 334324 
util_bw = 57 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 334161 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334263 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 57 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000170 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000278173
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=334324 n_nop=334283 n_act=4 n_pre=0 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001107
n_activity=914 dram_eff=0.04048
bk0: 10a 334302i bk1: 10a 334302i bk2: 11a 334302i bk3: 6a 334302i bk4: 0a 334324i bk5: 0a 334324i bk6: 0a 334324i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334324i bk15: 0a 334324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891892
Row_Buffer_Locality_read = 0.891892
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 334324 
util_bw = 37 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 334199 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334283 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 37 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=334324 n_nop=334270 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001496
n_activity=1023 dram_eff=0.04888
bk0: 21a 334302i bk1: 11a 334302i bk2: 12a 334302i bk3: 6a 334293i bk4: 0a 334324i bk5: 0a 334324i bk6: 0a 334324i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334324i bk15: 0a 334324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000150 
total_CMD = 334324 
util_bw = 50 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 334177 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334270 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000150 
Either_Row_CoL_Bus_Util = 0.000162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000131609
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=334324 n_nop=334277 n_act=4 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001286
n_activity=909 dram_eff=0.0473
bk0: 11a 334302i bk1: 11a 334302i bk2: 6a 334302i bk3: 15a 334302i bk4: 0a 334324i bk5: 0a 334324i bk6: 0a 334324i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334324i bk15: 0a 334324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906977
Row_Buffer_Locality_read = 0.906977
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 334324 
util_bw = 43 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 334193 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334277 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 43 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=334324 n_nop=334271 n_act=4 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001466
n_activity=944 dram_eff=0.05191
bk0: 11a 334302i bk1: 18a 334296i bk2: 12a 334296i bk3: 8a 334302i bk4: 0a 334324i bk5: 0a 334324i bk6: 0a 334324i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334324i bk15: 0a 334324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918367
Row_Buffer_Locality_read = 0.918367
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006757
Bank_Level_Parallism_Col = 1.006944
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006944 

BW Util details:
bwutil = 0.000147 
total_CMD = 334324 
util_bw = 49 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 334176 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334271 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 49 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000221342
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=334324 n_nop=334284 n_act=4 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001077
n_activity=796 dram_eff=0.04523
bk0: 11a 334302i bk1: 16a 334302i bk2: 5a 334302i bk3: 4a 334293i bk4: 0a 334324i bk5: 0a 334324i bk6: 0a 334324i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334324i bk15: 0a 334324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 334324 
util_bw = 36 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 334191 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334284 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000131609
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=334324 n_nop=334267 n_act=4 n_pre=0 n_ref_event=0 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001585
n_activity=1005 dram_eff=0.05274
bk0: 15a 334302i bk1: 17a 334300i bk2: 13a 334302i bk3: 8a 334302i bk4: 0a 334324i bk5: 0a 334324i bk6: 0a 334324i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334324i bk15: 0a 334324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924528
Row_Buffer_Locality_read = 0.924528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.144000
Bank_Level_Parallism_Col = 1.122951
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122951 

BW Util details:
bwutil = 0.000159 
total_CMD = 334324 
util_bw = 53 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 334199 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334267 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 53 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000159 
Either_Row_CoL_Bus_Util = 0.000170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=334324 n_nop=334243 n_act=4 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002303
n_activity=1327 dram_eff=0.05803
bk0: 16a 334302i bk1: 24a 334302i bk2: 27a 334296i bk3: 10a 334302i bk4: 0a 334324i bk5: 0a 334324i bk6: 0a 334324i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334324i bk15: 0a 334324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948052
Row_Buffer_Locality_read = 0.948052
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000230 
total_CMD = 334324 
util_bw = 77 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 334153 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334243 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 77 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000113662
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=334324 n_nop=334261 n_act=4 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001795
n_activity=1084 dram_eff=0.05535
bk0: 26a 334302i bk1: 24a 334299i bk2: 8a 334296i bk3: 2a 334299i bk4: 0a 334324i bk5: 0a 334324i bk6: 0a 334324i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334324i bk15: 0a 334324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006289
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000179 
total_CMD = 334324 
util_bw = 60 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 334165 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334261 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 60 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000188 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.015873 
queue_avg = 0.000170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000170493
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=334324 n_nop=334277 n_act=4 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001286
n_activity=962 dram_eff=0.0447
bk0: 15a 334302i bk1: 13a 334302i bk2: 7a 334302i bk3: 8a 334293i bk4: 0a 334324i bk5: 0a 334324i bk6: 0a 334324i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334324i bk15: 0a 334324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906977
Row_Buffer_Locality_read = 0.906977
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 334324 
util_bw = 43 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 334184 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334277 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 43 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000131609
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=334324 n_nop=334265 n_act=4 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001645
n_activity=882 dram_eff=0.06236
bk0: 9a 334299i bk1: 25a 334299i bk2: 6a 334302i bk3: 15a 334287i bk4: 0a 334324i bk5: 0a 334324i bk6: 0a 334324i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334324i bk15: 0a 334324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927273
Row_Buffer_Locality_read = 0.927273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163121
Bank_Level_Parallism_Col = 1.137681
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137681 

BW Util details:
bwutil = 0.000165 
total_CMD = 334324 
util_bw = 55 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 334183 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334265 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 55 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000227324
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=334324 n_nop=334281 n_act=4 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001167
n_activity=797 dram_eff=0.04893
bk0: 15a 334302i bk1: 6a 334302i bk2: 12a 334287i bk3: 6a 334294i bk4: 0a 334324i bk5: 0a 334324i bk6: 0a 334324i bk7: 0a 334324i bk8: 0a 334324i bk9: 0a 334324i bk10: 0a 334324i bk11: 0a 334324i bk12: 0a 334324i bk13: 0a 334324i bk14: 0a 334324i bk15: 0a 334324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897436
Row_Buffer_Locality_read = 0.897436
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006711
Bank_Level_Parallism_Col = 1.006896
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006896 

BW Util details:
bwutil = 0.000117 
total_CMD = 334324 
util_bw = 39 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 334175 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334324 
n_nop = 334281 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 39 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000445675

========= L2 cache stats =========
L2_cache_bank[0]: Access = 232, Miss = 46, Miss_rate = 0.198, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 239, Miss = 49, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 101, Miss = 23, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 159, Miss = 27, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 41, Miss = 27, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 56, Miss_rate = 0.298, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 287, Miss = 47, Miss_rate = 0.164, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 101, Miss = 23, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 181, Miss = 38, Miss_rate = 0.210, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 74, Miss = 23, Miss_rate = 0.311, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 236, Miss = 39, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 99, Miss = 19, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 171, Miss = 28, Miss_rate = 0.164, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 89, Miss = 36, Miss_rate = 0.404, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 120, Miss = 20, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 167, Miss = 31, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 137, Miss = 29, Miss_rate = 0.212, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 91, Miss = 34, Miss_rate = 0.374, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 172, Miss = 19, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 107, Miss = 32, Miss_rate = 0.299, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 123, Miss = 44, Miss_rate = 0.358, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 143, Miss = 30, Miss_rate = 0.210, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 266, Miss = 38, Miss_rate = 0.143, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 128, Miss = 33, Miss_rate = 0.258, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 519, Miss = 49, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 62, Miss = 34, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 208, Miss = 47, Miss_rate = 0.226, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[28]: Access = 116, Miss = 57, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 91, Miss = 20, Miss_rate = 0.220, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 193, Miss = 35, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 49, Miss = 37, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4900
L2_total_cache_misses = 1080
L2_total_cache_miss_rate = 0.2204
L2_total_cache_pending_hits = 13
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 983
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1841
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3059
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9623
icnt_total_pkts_simt_to_mem=9623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9623
Req_Network_cycles = 75503
Req_Network_injected_packets_per_cycle =       0.1275 
Req_Network_conflicts_per_cycle =       0.0166
Req_Network_conflicts_per_cycle_util =       0.2452
Req_Bank_Level_Parallism =       1.8843
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0074
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0020

Reply_Network_injected_packets_num = 9623
Reply_Network_cycles = 75503
Reply_Network_injected_packets_per_cycle =        0.1275
Reply_Network_conflicts_per_cycle =        0.0029
Reply_Network_conflicts_per_cycle_util =       0.0415
Reply_Bank_Level_Parallism =       1.7990
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0028
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 53663 (inst/sec)
gpgpu_simulation_rate = 8389 (cycle/sec)
gpgpu_silicon_slowdown = 134938x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
kernel_stream_id = 0
gpu_sim_cycle = 13133
gpu_sim_insn = 252385
gpu_ipc =      19.2176
gpu_tot_sim_cycle = 88636
gpu_tot_sim_insn = 735354
gpu_tot_ipc =       8.2963
gpu_tot_issued_cta = 72
gpu_occupancy = 27.9074% 
gpu_tot_occupancy = 18.5019% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0498
partiton_level_parallism_total  =       0.2641
partiton_level_parallism_util =       2.7199
partiton_level_parallism_util_total  =       2.3005
L2_BW  =      38.0279 GB/Sec
L2_BW_total  =       9.5673 GB/Sec
gpu_total_sim_rate=61279

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 8
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 10
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 9, Reservation_fails = 14
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 12, Reservation_fails = 21
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1060, Miss_rate = 0.190, Pending_hits = 93, Reservation_fails = 378
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 80, Reservation_fails = 214
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 93, Reservation_fails = 304
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 80, Reservation_fails = 255
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 86, Reservation_fails = 237
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 74, Reservation_fails = 247
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 81, Reservation_fails = 239
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 81, Reservation_fails = 238
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 59766
	L1D_total_cache_misses = 15234
	L1D_total_cache_miss_rate = 0.2549
	L1D_total_cache_pending_hits = 778
	L1D_total_cache_reservation_fails = 2185
	L1D_cache_data_port_util = 0.174
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 757
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2099
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 86
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 3103648
gpgpu_n_tot_w_icount = 96989
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8168
gpgpu_n_mem_write_global = 15242
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 10590
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19757	W0_Idle:291181	W0_Scoreboard:603535	W1:28664	W2:12273	W3:9310	W4:5859	W5:4165	W6:2915	W7:2341	W8:1939	W9:2044	W10:1869	W11:1534	W12:1901	W13:1371	W14:982	W15:486	W16:136	W17:210	W18:80	W19:34	W20:42	W21:28	W22:34	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:13205
single_issue_nums: WS0:25579	WS1:23797	WS2:23916	WS3:23697	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65344 {8:8168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609680 {40:15242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 326720 {40:8168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121936 {8:15242,}
maxmflatency = 606 
max_icnt2mem_latency = 152 
maxmrqlatency = 9 
max_icnt2sh_latency = 31 
averagemflatency = 279 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4043 	25 	75 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18504 	4315 	591 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21926 	1354 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22442 	860 	91 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5793      5806      5544      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6584      5813      5544     10719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5811      5806      5552      7197         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5795      6300      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6314      5808      9443      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6382      5811     13057      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6376      5794      5544      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5817      5814      5552     13730         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5804      6308      8770      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6315      6376         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9033      6363      8162      8097         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6367      5800      5544      7254         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5804      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5807      5839      7132      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5816      5808      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5803      5807      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5742      6233      5488      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6016      5749      5488      5496         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5746      6244      5488      5494         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5740      5754      5488      7253         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5751      6304      5480      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5740      6245      6747      7033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      9055      6247      7059      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5729      6246      7134      9821         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6312      5729      5480      7068         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6247      6298      7204      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5730      5731      5488      6936         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5742      5729      5480      7009         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5743      5748      5480      7110         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5746      6324      7260      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5741      5740      7187      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5751      6302      5480      5498         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 34.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 40.000000 50.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 60.000000 70.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 37.000000 49.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 41.000000 54.000000  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 36.000000 89.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 31.000000 27.000000 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 69.000000 42.000000  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 42.000000 44.000000  8.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 54.000000 40.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 47.000000 53.000000 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 36.000000 55.000000 20.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 38.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 46.000000 15.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 49.000000 86.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 73.000000 62.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 83.000000 48.000000 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 53.000000 52.000000 24.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 54.000000 54.000000 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 53.000000 56.000000  8.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 51.000000 48.000000  8.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 42.000000 31.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 71.000000 60.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 37.000000 34.000000 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 41.000000 49.000000 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 43.000000 47.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 54.000000 48.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 43.000000 63.000000 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 69.000000 63.000000 16.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 42.000000 38.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 49.000000 73.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 53.000000 22.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4147/127 = 32.653542
number of bytes read:
dram[0]:      2048      1088       768       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1280      1600       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1920      2240       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1184      1568       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1312      1728       128       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1152      2848       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       992       864       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2208      1344       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1344      1408       256       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1728      1280         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1504      1696       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1152      1760       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1216      1536       640       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2048      1472       480       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1568      2752       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2336      1984       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      2656      1536       512      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1696      1664       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1728      1728       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1696      1792       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1632      1536       256       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1344       992       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2272      1920       512       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1184      1088       384       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1312      1568       384       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1376      1504       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      1728      1536       512       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1376      2016      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2208      2016       512       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1344      1216       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1568      2336       480       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      1696       704       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 132704
Bmin_bank_accesses = 0!
chip skew: 5728/2752 = 2.08
number of bytes accessed:
dram[0]:      2048      1088       768       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1280      1600       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1920      2240       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1184      1568       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1312      1728       128       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1152      2848       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       992       864       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2208      1344       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1344      1408       256       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1728      1280         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1504      1696       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1152      1760       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1216      1536       640       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2048      1472       480       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1568      2752       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2336      1984       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      2656      1536       512      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1696      1664       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1728      1728       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1696      1792       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1632      1536       256       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1344       992       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2272      1920       512       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1184      1088       384       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1312      1568       384       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1376      1504       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      1728      1536       512       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1376      2016      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2208      2016       512       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1344      1216       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1568      2336       480       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      1696       704       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 132704
min_bank_accesses = 0!
chip skew: 5728/2752 = 2.08
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         17        17       168       177    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         17        17        97       246    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         17        17       117       132    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         18        18       187       104    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         17        18       168       201    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         17        16       299       216    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         17        19       105       286    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        17       458       255    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         17        16       161       112    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         16        16    none         312    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         17        18       123       135    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         17        17       306       123    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         17        17       322       101    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         17        16       123       224    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         17        17       120        92    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         17        18       228        89    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         15        15       114       128    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         14        15       124       228    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         15        15       116       195    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         15        16       262       117    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         15        15       261       162    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         15        15       124       104    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         15        14       115       285    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         16        15       113       132    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         14        15       354       121    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         15        14       109       456    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         14        15       182       120    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         16        16       203       129    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         15        15        94       121    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         15        15       133       290    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         15        15       125       294    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         15        14       104       102    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        582       587       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        557       593       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        584       589       501       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        606       585       502       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        585       593       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        591       586       501       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        549       592       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        592       565       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        586       572       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        589       551         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        592       596       503       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        582       588       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        588       564       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        597       583       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        588       592       503       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        593       590       503       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        524       532       436       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        523       508       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        516       524       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        522       528       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        528       520       436       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        533       520       437       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        532       507       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        535       493       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        528       529       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        535       535       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        493       528       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        532       517       439       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        523       528       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        518       525       438       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        531       535       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        521       531       438       440         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=392477 n_nop=392327 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001488
n_activity=2445 dram_eff=0.2389
bk0: 64a 392405i bk1: 34a 392440i bk2: 24a 392427i bk3: 24a 392423i bk4: 0a 392473i bk5: 0a 392473i bk6: 0a 392474i bk7: 0a 392476i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392478i bk12: 0a 392478i bk13: 0a 392478i bk14: 0a 392480i bk15: 0a 392480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.972603
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001488 
total_CMD = 392477 
util_bw = 584 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 391721 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392327 
Read = 146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000372 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000157971
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=392477 n_nop=392363 n_act=4 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001121
n_activity=2135 dram_eff=0.2061
bk0: 40a 392444i bk1: 50a 392417i bk2: 8a 392440i bk3: 12a 392443i bk4: 0a 392473i bk5: 0a 392474i bk6: 0a 392475i bk7: 0a 392476i bk8: 0a 392476i bk9: 0a 392476i bk10: 0a 392478i bk11: 0a 392479i bk12: 0a 392479i bk13: 0a 392479i bk14: 0a 392479i bk15: 0a 392479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007435
Bank_Level_Parallism_Col = 1.007547
Bank_Level_Parallism_Ready = 1.009091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007547 

BW Util details:
bwutil = 0.001121 
total_CMD = 392477 
util_bw = 440 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 391908 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392363 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 110 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000280 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0001223
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=392477 n_nop=392315 n_act=4 n_pre=0 n_ref_event=0 n_req=158 n_rd=158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00161
n_activity=2762 dram_eff=0.2288
bk0: 60a 392416i bk1: 70a 392434i bk2: 16a 392451i bk3: 12a 392443i bk4: 0a 392474i bk5: 0a 392475i bk6: 0a 392475i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392478i bk14: 0a 392478i bk15: 0a 392479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022222
Bank_Level_Parallism_Col = 1.019231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019231 

BW Util details:
bwutil = 0.001610 
total_CMD = 392477 
util_bw = 632 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 391722 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392315 
Read = 158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 158 
total_req = 158 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 158 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000403 
Either_Row_CoL_Bus_Util = 0.000413 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.54792e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=392477 n_nop=392355 n_act=4 n_pre=0 n_ref_event=0 n_req=118 n_rd=118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001203
n_activity=1846 dram_eff=0.2557
bk0: 37a 392433i bk1: 49a 392414i bk2: 16a 392435i bk3: 16a 392384i bk4: 0a 392474i bk5: 0a 392476i bk6: 0a 392476i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392478i bk14: 0a 392478i bk15: 0a 392478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022857
Bank_Level_Parallism_Col = 1.023121
Bank_Level_Parallism_Ready = 1.008475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023121 

BW Util details:
bwutil = 0.001203 
total_CMD = 392477 
util_bw = 472 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 391855 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392355 
Read = 118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 118 
total_req = 118 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 118 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00105739
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=392477 n_nop=392358 n_act=4 n_pre=0 n_ref_event=0 n_req=115 n_rd=115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001172
n_activity=2073 dram_eff=0.2219
bk0: 41a 392437i bk1: 54a 392408i bk2: 4a 392451i bk3: 16a 392426i bk4: 0a 392475i bk5: 0a 392476i bk6: 0a 392476i bk7: 0a 392476i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392478i bk11: 0a 392478i bk12: 0a 392478i bk13: 0a 392478i bk14: 0a 392478i bk15: 0a 392478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965217
Row_Buffer_Locality_read = 0.965217
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001172 
total_CMD = 392477 
util_bw = 460 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 391876 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392358 
Read = 115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 115 
total_req = 115 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 115 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000303 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000226765
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=392477 n_nop=392328 n_act=4 n_pre=0 n_ref_event=0 n_req=145 n_rd=145 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001478
n_activity=2451 dram_eff=0.2366
bk0: 36a 392443i bk1: 89a 392401i bk2: 8a 392446i bk3: 12a 392435i bk4: 0a 392474i bk5: 0a 392474i bk6: 0a 392474i bk7: 0a 392475i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392478i bk13: 0a 392478i bk14: 0a 392479i bk15: 0a 392480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972414
Row_Buffer_Locality_read = 0.972414
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009231
Bank_Level_Parallism_Col = 1.009346
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009346 

BW Util details:
bwutil = 0.001478 
total_CMD = 392477 
util_bw = 580 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 391757 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392328 
Read = 145 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 145 
total_req = 145 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 145 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000369 
Either_Row_CoL_Bus_Util = 0.000380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000185998
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=392477 n_nop=392387 n_act=4 n_pre=0 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008765
n_activity=1605 dram_eff=0.2143
bk0: 31a 392444i bk1: 27a 392437i bk2: 20a 392429i bk3: 8a 392429i bk4: 0a 392473i bk5: 0a 392474i bk6: 0a 392475i bk7: 0a 392476i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392479i bk13: 0a 392479i bk14: 0a 392479i bk15: 0a 392479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953488
Row_Buffer_Locality_read = 0.953488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003968
Bank_Level_Parallism_Col = 1.004032
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004032 

BW Util details:
bwutil = 0.000876 
total_CMD = 392477 
util_bw = 344 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 391997 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392387 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 86 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000221669
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=392477 n_nop=392346 n_act=4 n_pre=0 n_ref_event=0 n_req=127 n_rd=127 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001294
n_activity=2254 dram_eff=0.2254
bk0: 69a 392443i bk1: 42a 392438i bk2: 4a 392434i bk3: 12a 392442i bk4: 0a 392474i bk5: 0a 392475i bk6: 0a 392475i bk7: 0a 392476i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392478i bk13: 0a 392478i bk14: 0a 392478i bk15: 0a 392479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968504
Row_Buffer_Locality_read = 0.968504
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.098814
Bank_Level_Parallism_Col = 1.096000
Bank_Level_Parallism_Ready = 1.007874
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096000 

BW Util details:
bwutil = 0.001294 
total_CMD = 392477 
util_bw = 508 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 391874 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392346 
Read = 127 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 127 
total_req = 127 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 127 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000324 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.54792e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=392477 n_nop=392363 n_act=4 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001121
n_activity=2013 dram_eff=0.2186
bk0: 42a 392423i bk1: 44a 392433i bk2: 8a 392452i bk3: 16a 392426i bk4: 0a 392474i bk5: 0a 392475i bk6: 0a 392475i bk7: 0a 392476i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392478i bk15: 0a 392480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001121 
total_CMD = 392477 
util_bw = 440 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 391894 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392363 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 110 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000280 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.3698e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=392477 n_nop=392372 n_act=3 n_pre=0 n_ref_event=0 n_req=102 n_rd=102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00104
n_activity=1785 dram_eff=0.2286
bk0: 54a 392424i bk1: 40a 392444i bk2: 0a 392476i bk3: 8a 392436i bk4: 0a 392474i bk5: 0a 392474i bk6: 0a 392474i bk7: 0a 392476i bk8: 0a 392476i bk9: 0a 392476i bk10: 0a 392478i bk11: 0a 392479i bk12: 0a 392479i bk13: 0a 392479i bk14: 0a 392479i bk15: 0a 392479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001040 
total_CMD = 392477 
util_bw = 408 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 391968 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392372 
Read = 102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 102 
total_req = 102 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 102 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000268 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000114656
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=392477 n_nop=392345 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001305
n_activity=2443 dram_eff=0.2096
bk0: 47a 392434i bk1: 53a 392442i bk2: 20a 392447i bk3: 8a 392447i bk4: 0a 392475i bk5: 0a 392476i bk6: 0a 392476i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392478i bk15: 0a 392479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001305 
total_CMD = 392477 
util_bw = 512 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 391844 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392345 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000326 
Either_Row_CoL_Bus_Util = 0.000336 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=392477 n_nop=392350 n_act=4 n_pre=0 n_ref_event=0 n_req=123 n_rd=123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001254
n_activity=2183 dram_eff=0.2254
bk0: 36a 392442i bk1: 55a 392435i bk2: 20a 392397i bk3: 12a 392445i bk4: 0a 392474i bk5: 0a 392475i bk6: 0a 392476i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392478i bk14: 0a 392478i bk15: 0a 392479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967480
Row_Buffer_Locality_read = 0.967480
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001254 
total_CMD = 392477 
util_bw = 492 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 391835 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392350 
Read = 123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 123 
total_req = 123 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 123 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000313 
Either_Row_CoL_Bus_Util = 0.000324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000191094
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=392477 n_nop=392347 n_act=4 n_pre=0 n_ref_event=0 n_req=126 n_rd=126 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001284
n_activity=2155 dram_eff=0.2339
bk0: 38a 392438i bk1: 48a 392417i bk2: 20a 392438i bk3: 20a 392397i bk4: 0a 392474i bk5: 0a 392474i bk6: 0a 392474i bk7: 0a 392476i bk8: 0a 392476i bk9: 0a 392476i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392478i bk13: 0a 392479i bk14: 0a 392480i bk15: 0a 392480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.968254
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001284 
total_CMD = 392477 
util_bw = 504 
Wasted_Col = 158 
Wasted_Row = 0 
Idle = 391815 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392347 
Read = 126 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 126 
total_req = 126 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 126 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000321 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000540159
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=392477 n_nop=392336 n_act=4 n_pre=0 n_ref_event=0 n_req=137 n_rd=137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001396
n_activity=2299 dram_eff=0.2384
bk0: 64a 392414i bk1: 46a 392410i bk2: 15a 392434i bk3: 12a 392434i bk4: 0a 392474i bk5: 0a 392475i bk6: 0a 392475i bk7: 0a 392476i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392478i bk11: 0a 392478i bk12: 0a 392478i bk13: 0a 392478i bk14: 0a 392478i bk15: 0a 392479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970803
Row_Buffer_Locality_read = 0.970803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026393
Bank_Level_Parallism_Col = 1.026706
Bank_Level_Parallism_Ready = 1.007299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026706 

BW Util details:
bwutil = 0.001396 
total_CMD = 392477 
util_bw = 548 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 391782 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392336 
Read = 137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 137 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000349 
Either_Row_CoL_Bus_Util = 0.000359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000221669
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=392477 n_nop=392318 n_act=4 n_pre=0 n_ref_event=0 n_req=155 n_rd=155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00158
n_activity=2639 dram_eff=0.2349
bk0: 49a 392443i bk1: 86a 392419i bk2: 12a 392449i bk3: 8a 392427i bk4: 0a 392474i bk5: 0a 392475i bk6: 0a 392475i bk7: 0a 392476i bk8: 0a 392476i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392479i bk12: 0a 392479i bk13: 0a 392479i bk14: 0a 392479i bk15: 0a 392479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974194
Row_Buffer_Locality_read = 0.974194
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062914
Bank_Level_Parallism_Col = 1.050167
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050167 

BW Util details:
bwutil = 0.001580 
total_CMD = 392477 
util_bw = 620 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 391745 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392318 
Read = 155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 155 
total_req = 155 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 155 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000216573
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=392477 n_nop=392318 n_act=4 n_pre=0 n_ref_event=0 n_req=155 n_rd=155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00158
n_activity=2458 dram_eff=0.2522
bk0: 73a 392395i bk1: 62a 392397i bk2: 12a 392439i bk3: 8a 392432i bk4: 0a 392474i bk5: 0a 392474i bk6: 0a 392474i bk7: 0a 392476i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392478i bk12: 0a 392478i bk13: 0a 392478i bk14: 0a 392479i bk15: 0a 392479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974194
Row_Buffer_Locality_read = 0.974194
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025641
Bank_Level_Parallism_Col = 1.023256
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023256 

BW Util details:
bwutil = 0.001580 
total_CMD = 392477 
util_bw = 620 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 391697 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392318 
Read = 155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 155 
total_req = 155 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 155 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00025734
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=392477 n_nop=392294 n_act=4 n_pre=0 n_ref_event=0 n_req=179 n_rd=179 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004561
n_activity=2768 dram_eff=0.06467
bk0: 83a 392440i bk1: 48a 392455i bk2: 16a 392449i bk3: 32a 392428i bk4: 0a 392477i bk5: 0a 392477i bk6: 0a 392477i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392477i bk15: 0a 392477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977654
Row_Buffer_Locality_read = 0.977654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057047
Bank_Level_Parallism_Col = 1.054237
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054237 

BW Util details:
bwutil = 0.000456 
total_CMD = 392477 
util_bw = 179 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 392179 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392294 
Read = 179 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 179 
total_req = 179 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 179 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000456 
Either_Row_CoL_Bus_Util = 0.000466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000389832
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=392477 n_nop=392332 n_act=4 n_pre=0 n_ref_event=0 n_req=141 n_rd=141 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003593
n_activity=2335 dram_eff=0.06039
bk0: 53a 392455i bk1: 52a 392443i bk2: 24a 392455i bk3: 12a 392446i bk4: 0a 392477i bk5: 0a 392477i bk6: 0a 392477i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392477i bk15: 0a 392477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971631
Row_Buffer_Locality_read = 0.971631
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004016
Bank_Level_Parallism_Col = 1.004082
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004082 

BW Util details:
bwutil = 0.000359 
total_CMD = 392477 
util_bw = 141 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 392228 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392332 
Read = 141 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 141 
total_req = 141 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 141 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000369 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.17251e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=392477 n_nop=392329 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003669
n_activity=2372 dram_eff=0.06071
bk0: 54a 392455i bk1: 54a 392455i bk2: 16a 392455i bk3: 20a 392445i bk4: 0a 392477i bk5: 0a 392477i bk6: 0a 392477i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392477i bk15: 0a 392477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012552
Bank_Level_Parallism_Col = 1.012766
Bank_Level_Parallism_Ready = 1.006944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012766 

BW Util details:
bwutil = 0.000367 
total_CMD = 392477 
util_bw = 144 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 392238 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392329 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000367 
Either_Row_CoL_Bus_Util = 0.000377 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.29313e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=392477 n_nop=392336 n_act=4 n_pre=0 n_ref_event=0 n_req=137 n_rd=137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003491
n_activity=2156 dram_eff=0.06354
bk0: 53a 392454i bk1: 56a 392443i bk2: 8a 392449i bk3: 20a 392455i bk4: 0a 392477i bk5: 0a 392477i bk6: 0a 392477i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392477i bk15: 0a 392477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970803
Row_Buffer_Locality_read = 0.970803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000349 
total_CMD = 392477 
util_bw = 137 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 392233 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392336 
Read = 137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 137 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000349 
Either_Row_CoL_Bus_Util = 0.000359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.27396e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=392477 n_nop=392338 n_act=4 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000344
n_activity=2174 dram_eff=0.0621
bk0: 51a 392455i bk1: 48a 392452i bk2: 8a 392449i bk3: 28a 392446i bk4: 0a 392477i bk5: 0a 392477i bk6: 0a 392477i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392477i bk15: 0a 392477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970370
Row_Buffer_Locality_read = 0.970370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000344 
total_CMD = 392477 
util_bw = 135 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 392236 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392338 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 135 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000344 
Either_Row_CoL_Bus_Util = 0.000354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000236957
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=392477 n_nop=392372 n_act=4 n_pre=0 n_ref_event=0 n_req=101 n_rd=101 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002573
n_activity=1994 dram_eff=0.05065
bk0: 42a 392452i bk1: 31a 392455i bk2: 16a 392455i bk3: 12a 392455i bk4: 0a 392477i bk5: 0a 392477i bk6: 0a 392477i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392477i bk15: 0a 392477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960396
Row_Buffer_Locality_read = 0.960396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000257 
total_CMD = 392477 
util_bw = 101 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 392285 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392372 
Read = 101 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 101 
total_req = 101 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 101 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000268 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=392477 n_nop=392318 n_act=4 n_pre=0 n_ref_event=0 n_req=155 n_rd=155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003949
n_activity=2535 dram_eff=0.06114
bk0: 71a 392455i bk1: 60a 392449i bk2: 16a 392455i bk3: 8a 392446i bk4: 0a 392477i bk5: 0a 392477i bk6: 0a 392477i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392477i bk15: 0a 392477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974194
Row_Buffer_Locality_read = 0.974194
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000395 
total_CMD = 392477 
util_bw = 155 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 392219 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392318 
Read = 155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 155 
total_req = 155 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 155 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000114656
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=392477 n_nop=392366 n_act=4 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002726
n_activity=1883 dram_eff=0.05682
bk0: 37a 392452i bk1: 34a 392449i bk2: 12a 392455i bk3: 24a 392455i bk4: 0a 392477i bk5: 0a 392477i bk6: 0a 392477i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392477i bk15: 0a 392477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962617
Row_Buffer_Locality_read = 0.962617
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 392477 
util_bw = 107 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 392273 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392366 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 107 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.54792e-06
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=392477 n_nop=392355 n_act=4 n_pre=0 n_ref_event=0 n_req=118 n_rd=118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003007
n_activity=1954 dram_eff=0.06039
bk0: 41a 392455i bk1: 49a 392449i bk2: 12a 392449i bk3: 16a 392455i bk4: 0a 392477i bk5: 0a 392477i bk6: 0a 392477i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392477i bk15: 0a 392477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004608
Bank_Level_Parallism_Col = 1.004695
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004695 

BW Util details:
bwutil = 0.000301 
total_CMD = 392477 
util_bw = 118 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 392260 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392355 
Read = 118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 118 
total_req = 118 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 118 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000188546
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=392477 n_nop=392371 n_act=4 n_pre=0 n_ref_event=0 n_req=102 n_rd=102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002599
n_activity=1830 dram_eff=0.05574
bk0: 43a 392455i bk1: 47a 392446i bk2: 8a 392455i bk3: 4a 392446i bk4: 0a 392477i bk5: 0a 392477i bk6: 0a 392477i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392477i bk15: 0a 392477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.960784
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000260 
total_CMD = 392477 
util_bw = 102 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 392269 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392371 
Read = 102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 102 
total_req = 102 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 102 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000112108
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=392477 n_nop=392340 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003389
n_activity=2234 dram_eff=0.05953
bk0: 54a 392446i bk1: 48a 392453i bk2: 16a 392455i bk3: 15a 392455i bk4: 0a 392477i bk5: 0a 392477i bk6: 0a 392477i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392477i bk15: 0a 392477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.084112
Bank_Level_Parallism_Col = 1.071090
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071090 

BW Util details:
bwutil = 0.000339 
total_CMD = 392477 
util_bw = 133 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 392263 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392340 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000339 
Either_Row_CoL_Bus_Util = 0.000349 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=392477 n_nop=392319 n_act=4 n_pre=0 n_ref_event=0 n_req=154 n_rd=154 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003924
n_activity=2485 dram_eff=0.06197
bk0: 43a 392455i bk1: 63a 392452i bk2: 32a 392449i bk3: 16a 392455i bk4: 0a 392477i bk5: 0a 392477i bk6: 0a 392477i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392477i bk15: 0a 392477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000392 
total_CMD = 392477 
util_bw = 154 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 392226 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392319 
Read = 154 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 154 
total_req = 154 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 154 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.6821e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=392477 n_nop=392322 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003873
n_activity=2454 dram_eff=0.06194
bk0: 69a 392449i bk1: 63a 392439i bk2: 16a 392449i bk3: 4a 392452i bk4: 0a 392477i bk5: 0a 392477i bk6: 0a 392477i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392477i bk15: 0a 392477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007435
Bank_Level_Parallism_Col = 1.003759
Bank_Level_Parallism_Ready = 1.006579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003759 

BW Util details:
bwutil = 0.000387 
total_CMD = 392477 
util_bw = 152 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 392208 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392322 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000395 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.006452 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000152875
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=392477 n_nop=392373 n_act=4 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002548
n_activity=1910 dram_eff=0.05236
bk0: 42a 392455i bk1: 38a 392455i bk2: 12a 392455i bk3: 8a 392446i bk4: 0a 392477i bk5: 0a 392477i bk6: 0a 392477i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392477i bk15: 0a 392477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000255 
total_CMD = 392477 
util_bw = 100 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 392280 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392373 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 100 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000255 
Either_Row_CoL_Bus_Util = 0.000265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000112108
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=392477 n_nop=392320 n_act=4 n_pre=0 n_ref_event=0 n_req=153 n_rd=153 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003898
n_activity=2232 dram_eff=0.06855
bk0: 49a 392452i bk1: 73a 392452i bk2: 15a 392455i bk3: 16a 392440i bk4: 0a 392477i bk5: 0a 392477i bk6: 0a 392477i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392477i bk15: 0a 392477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973856
Row_Buffer_Locality_read = 0.973856
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096234
Bank_Level_Parallism_Col = 1.080508
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080508 

BW Util details:
bwutil = 0.000390 
total_CMD = 392477 
util_bw = 153 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 392238 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392320 
Read = 153 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 153 
total_req = 153 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 153 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000390 
Either_Row_CoL_Bus_Util = 0.000400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000193642
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=392477 n_nop=392378 n_act=4 n_pre=0 n_ref_event=0 n_req=95 n_rd=95 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002421
n_activity=1702 dram_eff=0.05582
bk0: 53a 392449i bk1: 22a 392455i bk2: 12a 392440i bk3: 8a 392447i bk4: 0a 392477i bk5: 0a 392477i bk6: 0a 392477i bk7: 0a 392477i bk8: 0a 392477i bk9: 0a 392477i bk10: 0a 392477i bk11: 0a 392477i bk12: 0a 392477i bk13: 0a 392477i bk14: 0a 392477i bk15: 0a 392477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957895
Row_Buffer_Locality_read = 0.957895
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004739
Bank_Level_Parallism_Col = 1.004831
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004831 

BW Util details:
bwutil = 0.000242 
total_CMD = 392477 
util_bw = 95 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 392266 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392477 
n_nop = 392378 
Read = 95 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 95 
total_req = 95 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 95 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000242 
Either_Row_CoL_Bus_Util = 0.000252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00037964

========= L2 cache stats =========
L2_cache_bank[0]: Access = 570, Miss = 83, Miss_rate = 0.146, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 617, Miss = 95, Miss_rate = 0.154, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 203, Miss = 47, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 389, Miss = 71, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 141, Miss = 70, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 460, Miss = 108, Miss_rate = 0.235, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 526, Miss = 71, Miss_rate = 0.135, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 174, Miss = 47, Miss_rate = 0.270, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 467, Miss = 69, Miss_rate = 0.148, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 154, Miss = 59, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 497, Miss = 84, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 298, Miss = 65, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 445, Miss = 49, Miss_rate = 0.110, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 196, Miss = 58, Miss_rate = 0.296, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 350, Miss = 55, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 421, Miss = 76, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 285, Miss = 68, Miss_rate = 0.239, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 204, Miss = 54, Miss_rate = 0.265, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 65, Miss = 60, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 365, Miss = 43, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 236, Miss = 63, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 337, Miss = 85, Miss_rate = 0.252, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 347, Miss = 58, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 751, Miss = 88, Miss_rate = 0.117, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[24]: Access = 298, Miss = 76, Miss_rate = 0.255, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 879, Miss = 76, Miss_rate = 0.086, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 196, Miss = 81, Miss_rate = 0.413, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 515, Miss = 80, Miss_rate = 0.155, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 256, Miss = 100, Miss_rate = 0.391, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 181, Miss = 63, Miss_rate = 0.348, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 445, Miss = 63, Miss_rate = 0.142, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 163, Miss = 104, Miss_rate = 0.638, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 11431
L2_total_cache_misses = 2269
L2_total_cache_miss_rate = 0.1985
L2_total_cache_pending_hits = 31
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1940
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1495
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7191
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 165
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7445
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=23410
icnt_total_pkts_simt_to_mem=23410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23410
Req_Network_cycles = 88636
Req_Network_injected_packets_per_cycle =       0.2641 
Req_Network_conflicts_per_cycle =       0.0203
Req_Network_conflicts_per_cycle_util =       0.1764
Req_Bank_Level_Parallism =       2.3005
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0099
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0041

Reply_Network_injected_packets_num = 23410
Reply_Network_cycles = 88636
Reply_Network_injected_packets_per_cycle =        0.2641
Reply_Network_conflicts_per_cycle =        0.0360
Reply_Network_conflicts_per_cycle_util =       0.2961
Reply_Bank_Level_Parallism =       2.1736
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0057
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 61279 (inst/sec)
gpgpu_simulation_rate = 7386 (cycle/sec)
gpgpu_silicon_slowdown = 153262x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
kernel_stream_id = 0
gpu_sim_cycle = 5699
gpu_sim_insn = 70954
gpu_ipc =      12.4503
gpu_tot_sim_cycle = 94335
gpu_tot_sim_insn = 806308
gpu_tot_ipc =       8.5473
gpu_tot_issued_cta = 80
gpu_occupancy = 31.1495% 
gpu_tot_occupancy = 18.7683% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1123
partiton_level_parallism_total  =       0.2549
partiton_level_parallism_util =       3.6364
partiton_level_parallism_util_total  =       2.3232
L2_BW  =       4.0680 GB/Sec
L2_BW_total  =       9.2350 GB/Sec
gpu_total_sim_rate=67192

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 8
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 10
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 9, Reservation_fails = 14
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 12, Reservation_fails = 21
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1060, Miss_rate = 0.190, Pending_hits = 93, Reservation_fails = 378
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 80, Reservation_fails = 214
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 93, Reservation_fails = 304
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 80, Reservation_fails = 255
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 86, Reservation_fails = 237
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 74, Reservation_fails = 247
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 81, Reservation_fails = 239
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 81, Reservation_fails = 238
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 60406
	L1D_total_cache_misses = 15626
	L1D_total_cache_miss_rate = 0.2587
	L1D_total_cache_pending_hits = 778
	L1D_total_cache_reservation_fails = 2185
	L1D_cache_data_port_util = 0.171
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 757
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2099
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 86
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 3206048
gpgpu_n_tot_w_icount = 100189
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8296
gpgpu_n_mem_write_global = 15754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 10590
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21465	W0_Idle:300472	W0_Scoreboard:611140	W1:28664	W2:12273	W3:9310	W4:5859	W5:4165	W6:2915	W7:2341	W8:1939	W9:2044	W10:1895	W11:1608	W12:2061	W13:1485	W14:1198	W15:677	W16:370	W17:500	W18:241	W19:115	W20:103	W21:58	W22:60	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:14613
single_issue_nums: WS0:26379	WS1:24597	WS2:24716	WS3:24497	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66368 {8:8296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 630160 {40:15754,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331840 {40:8296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126032 {8:15754,}
maxmflatency = 606 
max_icnt2mem_latency = 152 
maxmrqlatency = 9 
max_icnt2sh_latency = 31 
averagemflatency = 279 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4043 	25 	75 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18992 	4467 	591 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	22414 	1506 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	23082 	860 	91 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5793      5806      5544      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6584      5813      5544     10719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5811      5806      5552      7197         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5795      6300      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6314      5808      9443      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6382      5811     13057      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6376      5794      5544      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5817      5814      5552     13730         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5804      6308      8770      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6315      6376         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9033      6363      8162      8097         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6367      5800      5544      7254         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5804      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5807      5839      7132      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5816      5808      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5803      5807      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5742      6233      5488      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6016      5749      5488      5496         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5746      6244      5488      5494         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5740      5754      5488      7253         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5751      6304      5480      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5740      6245      6747      7033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      9055      6247      7059      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5729      6246      7134      9821         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6312      5729      5480      7068         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6247      6298      7204      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5730      5731      5488      6936         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5742      5729      5480      7009         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5743      5748      5480      7110         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5746      6324      7260      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5741      5740      7187      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5751      6302      5480      5498         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 34.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 40.000000 50.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 60.000000 70.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 37.000000 49.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 41.000000 54.000000  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 36.000000 89.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 31.000000 27.000000 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 69.000000 42.000000  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 42.000000 44.000000  8.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 54.000000 40.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 47.000000 53.000000 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 36.000000 55.000000 20.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 38.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 46.000000 15.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 49.000000 86.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 73.000000 62.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 83.000000 48.000000 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 53.000000 52.000000 24.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 54.000000 54.000000 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 53.000000 56.000000  8.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 51.000000 48.000000  8.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 42.000000 31.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 71.000000 60.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 37.000000 34.000000 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 41.000000 49.000000 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 43.000000 47.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 54.000000 48.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 43.000000 63.000000 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 69.000000 63.000000 16.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 42.000000 38.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 49.000000 73.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 53.000000 22.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4147/127 = 32.653542
number of bytes read:
dram[0]:      2048      1088       768       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1280      1600       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1920      2240       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1184      1568       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1312      1728       128       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1152      2848       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       992       864       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2208      1344       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1344      1408       256       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1728      1280         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1504      1696       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1152      1760       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1216      1536       640       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2048      1472       480       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1568      2752       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2336      1984       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      2656      1536       512      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1696      1664       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1728      1728       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1696      1792       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1632      1536       256       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1344       992       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2272      1920       512       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1184      1088       384       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1312      1568       384       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1376      1504       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      1728      1536       512       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1376      2016      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2208      2016       512       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1344      1216       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1568      2336       480       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      1696       704       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 132704
Bmin_bank_accesses = 0!
chip skew: 5728/2752 = 2.08
number of bytes accessed:
dram[0]:      2048      1088       768       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1280      1600       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1920      2240       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1184      1568       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1312      1728       128       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1152      2848       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       992       864       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2208      1344       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1344      1408       256       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1728      1280         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1504      1696       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1152      1760       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1216      1536       640       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2048      1472       480       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1568      2752       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2336      1984       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      2656      1536       512      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1696      1664       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1728      1728       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1696      1792       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1632      1536       256       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1344       992       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2272      1920       512       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1184      1088       384       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1312      1568       384       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1376      1504       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      1728      1536       512       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1376      2016      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2208      2016       512       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1344      1216       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1568      2336       480       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      1696       704       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 132704
min_bank_accesses = 0!
chip skew: 5728/2752 = 2.08
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         17        17       171       182    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         17        17       100       254    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         17        17       121       132    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         18        18       197       112    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         17        18       175       205    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         17        16       310       224    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         17        19       107       294    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        17       473       263    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         17        16       168       114    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         16        16    none         323    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         17        18       124       138    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         17        17       315       123    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         17        17       378       104    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         17        16       123       229    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         17        17       125        95    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         17        18       233        93    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         15        15       116       135    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         14        15       128       233    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         15        15       120       204    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         15        16       270       117    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         15        15       272       167    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         15        15       125       104    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         15        14       115       293    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         16        15       113       134    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         14        15       367       121    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         15        14       109       470    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         14        15       188       120    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         16        16       209       129    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         15        15        96       121    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         15        15       133       302    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         15        15       125       302    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         15        14       112       106    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        582       587       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        557       593       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        584       589       501       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        606       585       502       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        585       593       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        591       586       501       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        549       592       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        592       565       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        586       572       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        589       551         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        592       596       503       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        582       588       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        588       564       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        597       583       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        588       592       503       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        593       590       503       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        524       532       436       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        523       508       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        516       524       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        522       528       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        528       520       436       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        533       520       437       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        532       507       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        535       493       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        528       529       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        535       535       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        493       528       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        532       517       439       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        523       528       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        518       525       438       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        531       535       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        521       531       438       440         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417712 n_nop=417562 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001398
n_activity=2445 dram_eff=0.2389
bk0: 64a 417640i bk1: 34a 417675i bk2: 24a 417662i bk3: 24a 417658i bk4: 0a 417708i bk5: 0a 417708i bk6: 0a 417709i bk7: 0a 417711i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417713i bk12: 0a 417713i bk13: 0a 417713i bk14: 0a 417715i bk15: 0a 417715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.972603
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001398 
total_CMD = 417712 
util_bw = 584 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 416956 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417562 
Read = 146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000350 
Either_Row_CoL_Bus_Util = 0.000359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000148428
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417712 n_nop=417598 n_act=4 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001053
n_activity=2135 dram_eff=0.2061
bk0: 40a 417679i bk1: 50a 417652i bk2: 8a 417675i bk3: 12a 417678i bk4: 0a 417708i bk5: 0a 417709i bk6: 0a 417710i bk7: 0a 417711i bk8: 0a 417711i bk9: 0a 417711i bk10: 0a 417713i bk11: 0a 417714i bk12: 0a 417714i bk13: 0a 417714i bk14: 0a 417714i bk15: 0a 417714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007435
Bank_Level_Parallism_Col = 1.007547
Bank_Level_Parallism_Ready = 1.009091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007547 

BW Util details:
bwutil = 0.001053 
total_CMD = 417712 
util_bw = 440 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 417143 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417598 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 110 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000263 
Either_Row_CoL_Bus_Util = 0.000273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000114912
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417712 n_nop=417550 n_act=4 n_pre=0 n_ref_event=0 n_req=158 n_rd=158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001513
n_activity=2762 dram_eff=0.2288
bk0: 60a 417651i bk1: 70a 417669i bk2: 16a 417686i bk3: 12a 417678i bk4: 0a 417709i bk5: 0a 417710i bk6: 0a 417710i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417713i bk14: 0a 417713i bk15: 0a 417714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022222
Bank_Level_Parallism_Col = 1.019231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019231 

BW Util details:
bwutil = 0.001513 
total_CMD = 417712 
util_bw = 632 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 416957 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417550 
Read = 158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 158 
total_req = 158 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 158 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000378 
Either_Row_CoL_Bus_Util = 0.000388 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.39399e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417712 n_nop=417590 n_act=4 n_pre=0 n_ref_event=0 n_req=118 n_rd=118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00113
n_activity=1846 dram_eff=0.2557
bk0: 37a 417668i bk1: 49a 417649i bk2: 16a 417670i bk3: 16a 417619i bk4: 0a 417709i bk5: 0a 417711i bk6: 0a 417711i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417713i bk14: 0a 417713i bk15: 0a 417713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022857
Bank_Level_Parallism_Col = 1.023121
Bank_Level_Parallism_Ready = 1.008475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023121 

BW Util details:
bwutil = 0.001130 
total_CMD = 417712 
util_bw = 472 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 417090 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417590 
Read = 118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 118 
total_req = 118 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 118 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000993507
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417712 n_nop=417593 n_act=4 n_pre=0 n_ref_event=0 n_req=115 n_rd=115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001101
n_activity=2073 dram_eff=0.2219
bk0: 41a 417672i bk1: 54a 417643i bk2: 4a 417686i bk3: 16a 417661i bk4: 0a 417710i bk5: 0a 417711i bk6: 0a 417711i bk7: 0a 417711i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417713i bk11: 0a 417713i bk12: 0a 417713i bk13: 0a 417713i bk14: 0a 417713i bk15: 0a 417713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965217
Row_Buffer_Locality_read = 0.965217
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001101 
total_CMD = 417712 
util_bw = 460 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 417111 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417593 
Read = 115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 115 
total_req = 115 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 115 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000285 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000213065
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417712 n_nop=417563 n_act=4 n_pre=0 n_ref_event=0 n_req=145 n_rd=145 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001389
n_activity=2451 dram_eff=0.2366
bk0: 36a 417678i bk1: 89a 417636i bk2: 8a 417681i bk3: 12a 417670i bk4: 0a 417709i bk5: 0a 417709i bk6: 0a 417709i bk7: 0a 417710i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417713i bk13: 0a 417713i bk14: 0a 417714i bk15: 0a 417715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972414
Row_Buffer_Locality_read = 0.972414
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009231
Bank_Level_Parallism_Col = 1.009346
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009346 

BW Util details:
bwutil = 0.001389 
total_CMD = 417712 
util_bw = 580 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 416992 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417563 
Read = 145 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 145 
total_req = 145 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 145 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000347 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000174762
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417712 n_nop=417622 n_act=4 n_pre=0 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008235
n_activity=1605 dram_eff=0.2143
bk0: 31a 417679i bk1: 27a 417672i bk2: 20a 417664i bk3: 8a 417664i bk4: 0a 417708i bk5: 0a 417709i bk6: 0a 417710i bk7: 0a 417711i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417714i bk13: 0a 417714i bk14: 0a 417714i bk15: 0a 417714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953488
Row_Buffer_Locality_read = 0.953488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003968
Bank_Level_Parallism_Col = 1.004032
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004032 

BW Util details:
bwutil = 0.000824 
total_CMD = 417712 
util_bw = 344 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 417232 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417622 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 86 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000206 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000208277
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417712 n_nop=417581 n_act=4 n_pre=0 n_ref_event=0 n_req=127 n_rd=127 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001216
n_activity=2254 dram_eff=0.2254
bk0: 69a 417678i bk1: 42a 417673i bk2: 4a 417669i bk3: 12a 417677i bk4: 0a 417709i bk5: 0a 417710i bk6: 0a 417710i bk7: 0a 417711i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417713i bk13: 0a 417713i bk14: 0a 417713i bk15: 0a 417714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968504
Row_Buffer_Locality_read = 0.968504
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.098814
Bank_Level_Parallism_Col = 1.096000
Bank_Level_Parallism_Ready = 1.007874
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096000 

BW Util details:
bwutil = 0.001216 
total_CMD = 417712 
util_bw = 508 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 417109 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417581 
Read = 127 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 127 
total_req = 127 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 127 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000304 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.39399e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417712 n_nop=417598 n_act=4 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001053
n_activity=2013 dram_eff=0.2186
bk0: 42a 417658i bk1: 44a 417668i bk2: 8a 417687i bk3: 16a 417661i bk4: 0a 417709i bk5: 0a 417710i bk6: 0a 417710i bk7: 0a 417711i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417713i bk15: 0a 417715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001053 
total_CMD = 417712 
util_bw = 440 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 417129 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417598 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 110 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000263 
Either_Row_CoL_Bus_Util = 0.000273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.98498e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417712 n_nop=417607 n_act=3 n_pre=0 n_ref_event=0 n_req=102 n_rd=102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009767
n_activity=1785 dram_eff=0.2286
bk0: 54a 417659i bk1: 40a 417679i bk2: 0a 417711i bk3: 8a 417671i bk4: 0a 417709i bk5: 0a 417709i bk6: 0a 417709i bk7: 0a 417711i bk8: 0a 417711i bk9: 0a 417711i bk10: 0a 417713i bk11: 0a 417714i bk12: 0a 417714i bk13: 0a 417714i bk14: 0a 417714i bk15: 0a 417714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000977 
total_CMD = 417712 
util_bw = 408 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 417203 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417607 
Read = 102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 102 
total_req = 102 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 102 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00010773
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417712 n_nop=417580 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001226
n_activity=2443 dram_eff=0.2096
bk0: 47a 417669i bk1: 53a 417677i bk2: 20a 417682i bk3: 8a 417682i bk4: 0a 417710i bk5: 0a 417711i bk6: 0a 417711i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417713i bk15: 0a 417714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001226 
total_CMD = 417712 
util_bw = 512 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 417079 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417580 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000306 
Either_Row_CoL_Bus_Util = 0.000316 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417712 n_nop=417585 n_act=4 n_pre=0 n_ref_event=0 n_req=123 n_rd=123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001178
n_activity=2183 dram_eff=0.2254
bk0: 36a 417677i bk1: 55a 417670i bk2: 20a 417632i bk3: 12a 417680i bk4: 0a 417709i bk5: 0a 417710i bk6: 0a 417711i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417713i bk14: 0a 417713i bk15: 0a 417714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967480
Row_Buffer_Locality_read = 0.967480
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001178 
total_CMD = 417712 
util_bw = 492 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 417070 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417585 
Read = 123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 123 
total_req = 123 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 123 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00017955
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417712 n_nop=417582 n_act=4 n_pre=0 n_ref_event=0 n_req=126 n_rd=126 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001207
n_activity=2155 dram_eff=0.2339
bk0: 38a 417673i bk1: 48a 417652i bk2: 20a 417673i bk3: 20a 417632i bk4: 0a 417709i bk5: 0a 417709i bk6: 0a 417709i bk7: 0a 417711i bk8: 0a 417711i bk9: 0a 417711i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417713i bk13: 0a 417714i bk14: 0a 417715i bk15: 0a 417715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.968254
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001207 
total_CMD = 417712 
util_bw = 504 
Wasted_Col = 158 
Wasted_Row = 0 
Idle = 417050 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417582 
Read = 126 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 126 
total_req = 126 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 126 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000507527
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417712 n_nop=417571 n_act=4 n_pre=0 n_ref_event=0 n_req=137 n_rd=137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001312
n_activity=2299 dram_eff=0.2384
bk0: 64a 417649i bk1: 46a 417645i bk2: 15a 417669i bk3: 12a 417669i bk4: 0a 417709i bk5: 0a 417710i bk6: 0a 417710i bk7: 0a 417711i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417713i bk11: 0a 417713i bk12: 0a 417713i bk13: 0a 417713i bk14: 0a 417713i bk15: 0a 417714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970803
Row_Buffer_Locality_read = 0.970803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026393
Bank_Level_Parallism_Col = 1.026706
Bank_Level_Parallism_Ready = 1.007299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026706 

BW Util details:
bwutil = 0.001312 
total_CMD = 417712 
util_bw = 548 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 417017 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417571 
Read = 137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 137 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000328 
Either_Row_CoL_Bus_Util = 0.000338 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000208277
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417712 n_nop=417553 n_act=4 n_pre=0 n_ref_event=0 n_req=155 n_rd=155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001484
n_activity=2639 dram_eff=0.2349
bk0: 49a 417678i bk1: 86a 417654i bk2: 12a 417684i bk3: 8a 417662i bk4: 0a 417709i bk5: 0a 417710i bk6: 0a 417710i bk7: 0a 417711i bk8: 0a 417711i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417714i bk12: 0a 417714i bk13: 0a 417714i bk14: 0a 417714i bk15: 0a 417714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974194
Row_Buffer_Locality_read = 0.974194
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062914
Bank_Level_Parallism_Col = 1.050167
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050167 

BW Util details:
bwutil = 0.001484 
total_CMD = 417712 
util_bw = 620 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 416980 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417553 
Read = 155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 155 
total_req = 155 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 155 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000371 
Either_Row_CoL_Bus_Util = 0.000381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000203489
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=417712 n_nop=417553 n_act=4 n_pre=0 n_ref_event=0 n_req=155 n_rd=155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001484
n_activity=2458 dram_eff=0.2522
bk0: 73a 417630i bk1: 62a 417632i bk2: 12a 417674i bk3: 8a 417667i bk4: 0a 417709i bk5: 0a 417709i bk6: 0a 417709i bk7: 0a 417711i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417713i bk12: 0a 417713i bk13: 0a 417713i bk14: 0a 417714i bk15: 0a 417714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974194
Row_Buffer_Locality_read = 0.974194
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025641
Bank_Level_Parallism_Col = 1.023256
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023256 

BW Util details:
bwutil = 0.001484 
total_CMD = 417712 
util_bw = 620 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 416932 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417553 
Read = 155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 155 
total_req = 155 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 155 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000371 
Either_Row_CoL_Bus_Util = 0.000381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000241793
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=417712 n_nop=417529 n_act=4 n_pre=0 n_ref_event=0 n_req=179 n_rd=179 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004285
n_activity=2768 dram_eff=0.06467
bk0: 83a 417675i bk1: 48a 417690i bk2: 16a 417684i bk3: 32a 417663i bk4: 0a 417712i bk5: 0a 417712i bk6: 0a 417712i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417712i bk15: 0a 417712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977654
Row_Buffer_Locality_read = 0.977654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057047
Bank_Level_Parallism_Col = 1.054237
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054237 

BW Util details:
bwutil = 0.000429 
total_CMD = 417712 
util_bw = 179 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 417414 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417529 
Read = 179 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 179 
total_req = 179 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 179 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000366281
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=417712 n_nop=417567 n_act=4 n_pre=0 n_ref_event=0 n_req=141 n_rd=141 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003376
n_activity=2335 dram_eff=0.06039
bk0: 53a 417690i bk1: 52a 417678i bk2: 24a 417690i bk3: 12a 417681i bk4: 0a 417712i bk5: 0a 417712i bk6: 0a 417712i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417712i bk15: 0a 417712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971631
Row_Buffer_Locality_read = 0.971631
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004016
Bank_Level_Parallism_Col = 1.004082
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004082 

BW Util details:
bwutil = 0.000338 
total_CMD = 417712 
util_bw = 141 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 417463 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417567 
Read = 141 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 141 
total_req = 141 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 141 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000338 
Either_Row_CoL_Bus_Util = 0.000347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.61838e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=417712 n_nop=417564 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003447
n_activity=2372 dram_eff=0.06071
bk0: 54a 417690i bk1: 54a 417690i bk2: 16a 417690i bk3: 20a 417680i bk4: 0a 417712i bk5: 0a 417712i bk6: 0a 417712i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417712i bk15: 0a 417712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012552
Bank_Level_Parallism_Col = 1.012766
Bank_Level_Parallism_Ready = 1.006944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012766 

BW Util details:
bwutil = 0.000345 
total_CMD = 417712 
util_bw = 144 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 417473 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417564 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000345 
Either_Row_CoL_Bus_Util = 0.000354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.15459e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=417712 n_nop=417571 n_act=4 n_pre=0 n_ref_event=0 n_req=137 n_rd=137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000328
n_activity=2156 dram_eff=0.06354
bk0: 53a 417689i bk1: 56a 417678i bk2: 8a 417684i bk3: 20a 417690i bk4: 0a 417712i bk5: 0a 417712i bk6: 0a 417712i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417712i bk15: 0a 417712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970803
Row_Buffer_Locality_read = 0.970803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000328 
total_CMD = 417712 
util_bw = 137 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 417468 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417571 
Read = 137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 137 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000328 
Either_Row_CoL_Bus_Util = 0.000338 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.197e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=417712 n_nop=417573 n_act=4 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003232
n_activity=2174 dram_eff=0.0621
bk0: 51a 417690i bk1: 48a 417687i bk2: 8a 417684i bk3: 28a 417681i bk4: 0a 417712i bk5: 0a 417712i bk6: 0a 417712i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417712i bk15: 0a 417712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970370
Row_Buffer_Locality_read = 0.970370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000323 
total_CMD = 417712 
util_bw = 135 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 417471 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417573 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 135 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000323 
Either_Row_CoL_Bus_Util = 0.000333 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000222641
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=417712 n_nop=417607 n_act=4 n_pre=0 n_ref_event=0 n_req=101 n_rd=101 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002418
n_activity=1994 dram_eff=0.05065
bk0: 42a 417687i bk1: 31a 417690i bk2: 16a 417690i bk3: 12a 417690i bk4: 0a 417712i bk5: 0a 417712i bk6: 0a 417712i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417712i bk15: 0a 417712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960396
Row_Buffer_Locality_read = 0.960396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000242 
total_CMD = 417712 
util_bw = 101 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 417520 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417607 
Read = 101 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 101 
total_req = 101 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 101 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000242 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=417712 n_nop=417553 n_act=4 n_pre=0 n_ref_event=0 n_req=155 n_rd=155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003711
n_activity=2535 dram_eff=0.06114
bk0: 71a 417690i bk1: 60a 417684i bk2: 16a 417690i bk3: 8a 417681i bk4: 0a 417712i bk5: 0a 417712i bk6: 0a 417712i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417712i bk15: 0a 417712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974194
Row_Buffer_Locality_read = 0.974194
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000371 
total_CMD = 417712 
util_bw = 155 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 417454 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417553 
Read = 155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 155 
total_req = 155 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 155 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000371 
Either_Row_CoL_Bus_Util = 0.000381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00010773
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=417712 n_nop=417601 n_act=4 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002562
n_activity=1883 dram_eff=0.05682
bk0: 37a 417687i bk1: 34a 417684i bk2: 12a 417690i bk3: 24a 417690i bk4: 0a 417712i bk5: 0a 417712i bk6: 0a 417712i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417712i bk15: 0a 417712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962617
Row_Buffer_Locality_read = 0.962617
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000256 
total_CMD = 417712 
util_bw = 107 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 417508 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417601 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 107 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000256 
Either_Row_CoL_Bus_Util = 0.000266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.39399e-06
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=417712 n_nop=417590 n_act=4 n_pre=0 n_ref_event=0 n_req=118 n_rd=118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002825
n_activity=1954 dram_eff=0.06039
bk0: 41a 417690i bk1: 49a 417684i bk2: 12a 417684i bk3: 16a 417690i bk4: 0a 417712i bk5: 0a 417712i bk6: 0a 417712i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417712i bk15: 0a 417712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004608
Bank_Level_Parallism_Col = 1.004695
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004695 

BW Util details:
bwutil = 0.000282 
total_CMD = 417712 
util_bw = 118 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 417495 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417590 
Read = 118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 118 
total_req = 118 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 118 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000177156
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=417712 n_nop=417606 n_act=4 n_pre=0 n_ref_event=0 n_req=102 n_rd=102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002442
n_activity=1830 dram_eff=0.05574
bk0: 43a 417690i bk1: 47a 417681i bk2: 8a 417690i bk3: 4a 417681i bk4: 0a 417712i bk5: 0a 417712i bk6: 0a 417712i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417712i bk15: 0a 417712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.960784
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000244 
total_CMD = 417712 
util_bw = 102 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 417504 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417606 
Read = 102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 102 
total_req = 102 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 102 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000254 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000105336
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=417712 n_nop=417575 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003184
n_activity=2234 dram_eff=0.05953
bk0: 54a 417681i bk1: 48a 417688i bk2: 16a 417690i bk3: 15a 417690i bk4: 0a 417712i bk5: 0a 417712i bk6: 0a 417712i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417712i bk15: 0a 417712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.084112
Bank_Level_Parallism_Col = 1.071090
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071090 

BW Util details:
bwutil = 0.000318 
total_CMD = 417712 
util_bw = 133 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 417498 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417575 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000318 
Either_Row_CoL_Bus_Util = 0.000328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=417712 n_nop=417554 n_act=4 n_pre=0 n_ref_event=0 n_req=154 n_rd=154 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003687
n_activity=2485 dram_eff=0.06197
bk0: 43a 417690i bk1: 63a 417687i bk2: 32a 417684i bk3: 16a 417690i bk4: 0a 417712i bk5: 0a 417712i bk6: 0a 417712i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417712i bk15: 0a 417712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000369 
total_CMD = 417712 
util_bw = 154 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 417461 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417554 
Read = 154 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 154 
total_req = 154 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 154 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000369 
Either_Row_CoL_Bus_Util = 0.000378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.09718e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=417712 n_nop=417557 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003639
n_activity=2454 dram_eff=0.06194
bk0: 69a 417684i bk1: 63a 417674i bk2: 16a 417684i bk3: 4a 417687i bk4: 0a 417712i bk5: 0a 417712i bk6: 0a 417712i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417712i bk15: 0a 417712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007435
Bank_Level_Parallism_Col = 1.003759
Bank_Level_Parallism_Ready = 1.006579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003759 

BW Util details:
bwutil = 0.000364 
total_CMD = 417712 
util_bw = 152 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 417443 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417557 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000364 
Either_Row_CoL_Bus_Util = 0.000371 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.006452 
queue_avg = 0.000144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00014364
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=417712 n_nop=417608 n_act=4 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002394
n_activity=1910 dram_eff=0.05236
bk0: 42a 417690i bk1: 38a 417690i bk2: 12a 417690i bk3: 8a 417681i bk4: 0a 417712i bk5: 0a 417712i bk6: 0a 417712i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417712i bk15: 0a 417712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000239 
total_CMD = 417712 
util_bw = 100 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 417515 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417608 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 100 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000239 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000105336
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=417712 n_nop=417555 n_act=4 n_pre=0 n_ref_event=0 n_req=153 n_rd=153 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003663
n_activity=2232 dram_eff=0.06855
bk0: 49a 417687i bk1: 73a 417687i bk2: 15a 417690i bk3: 16a 417675i bk4: 0a 417712i bk5: 0a 417712i bk6: 0a 417712i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417712i bk15: 0a 417712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973856
Row_Buffer_Locality_read = 0.973856
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096234
Bank_Level_Parallism_Col = 1.080508
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080508 

BW Util details:
bwutil = 0.000366 
total_CMD = 417712 
util_bw = 153 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 417473 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417555 
Read = 153 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 153 
total_req = 153 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 153 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000366 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000181944
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=417712 n_nop=417613 n_act=4 n_pre=0 n_ref_event=0 n_req=95 n_rd=95 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002274
n_activity=1702 dram_eff=0.05582
bk0: 53a 417684i bk1: 22a 417690i bk2: 12a 417675i bk3: 8a 417682i bk4: 0a 417712i bk5: 0a 417712i bk6: 0a 417712i bk7: 0a 417712i bk8: 0a 417712i bk9: 0a 417712i bk10: 0a 417712i bk11: 0a 417712i bk12: 0a 417712i bk13: 0a 417712i bk14: 0a 417712i bk15: 0a 417712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957895
Row_Buffer_Locality_read = 0.957895
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004739
Bank_Level_Parallism_Col = 1.004831
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004831 

BW Util details:
bwutil = 0.000227 
total_CMD = 417712 
util_bw = 95 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 417501 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 417712 
n_nop = 417613 
Read = 95 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 95 
total_req = 95 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 95 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000356705

========= L2 cache stats =========
L2_cache_bank[0]: Access = 582, Miss = 83, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 629, Miss = 95, Miss_rate = 0.151, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 207, Miss = 47, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 401, Miss = 71, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 141, Miss = 70, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 468, Miss = 108, Miss_rate = 0.231, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 554, Miss = 71, Miss_rate = 0.128, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 182, Miss = 47, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 475, Miss = 69, Miss_rate = 0.145, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 158, Miss = 59, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 513, Miss = 84, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 306, Miss = 65, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 453, Miss = 49, Miss_rate = 0.108, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 200, Miss = 58, Miss_rate = 0.290, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 358, Miss = 55, Miss_rate = 0.154, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 433, Miss = 76, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 293, Miss = 68, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 208, Miss = 54, Miss_rate = 0.260, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 65, Miss = 60, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 377, Miss = 43, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 240, Miss = 63, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 341, Miss = 85, Miss_rate = 0.249, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 355, Miss = 58, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 767, Miss = 88, Miss_rate = 0.115, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[24]: Access = 306, Miss = 76, Miss_rate = 0.248, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 1019, Miss = 76, Miss_rate = 0.075, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 196, Miss = 81, Miss_rate = 0.413, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 523, Miss = 80, Miss_rate = 0.153, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 260, Miss = 100, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 189, Miss = 63, Miss_rate = 0.333, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 457, Miss = 63, Miss_rate = 0.138, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 163, Miss = 104, Miss_rate = 0.638, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 11819
L2_total_cache_misses = 2269
L2_total_cache_miss_rate = 0.1920
L2_total_cache_pending_hits = 31
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1495
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7511
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 165
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7765
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=24050
icnt_total_pkts_simt_to_mem=24050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24050
Req_Network_cycles = 94335
Req_Network_injected_packets_per_cycle =       0.2549 
Req_Network_conflicts_per_cycle =       0.0232
Req_Network_conflicts_per_cycle_util =       0.2113
Req_Bank_Level_Parallism =       2.3232
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0115
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0040

Reply_Network_injected_packets_num = 24050
Reply_Network_cycles = 94335
Reply_Network_injected_packets_per_cycle =        0.2549
Reply_Network_conflicts_per_cycle =        0.0338
Reply_Network_conflicts_per_cycle_util =       0.2913
Reply_Bank_Level_Parallism =       2.1971
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0007
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0055
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 67192 (inst/sec)
gpgpu_simulation_rate = 7861 (cycle/sec)
gpgpu_silicon_slowdown = 144002x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
kernel_stream_id = 0
gpu_sim_cycle = 11479
gpu_sim_insn = 239441
gpu_ipc =      20.8590
gpu_tot_sim_cycle = 105814
gpu_tot_sim_insn = 1045749
gpu_tot_ipc =       9.8829
gpu_tot_issued_cta = 88
gpu_occupancy = 27.3381% 
gpu_tot_occupancy = 20.0975% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5583
partiton_level_parallism_total  =       0.2879
partiton_level_parallism_util =       2.2963
partiton_level_parallism_util_total  =       2.3175
L2_BW  =      20.2247 GB/Sec
L2_BW_total  =      10.4272 GB/Sec
gpu_total_sim_rate=74696

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 8
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 10
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 9, Reservation_fails = 14
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 12, Reservation_fails = 21
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1060, Miss_rate = 0.190, Pending_hits = 93, Reservation_fails = 378
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 80, Reservation_fails = 214
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 93, Reservation_fails = 304
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 80, Reservation_fails = 255
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 86, Reservation_fails = 237
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 74, Reservation_fails = 247
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 81, Reservation_fails = 239
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 81, Reservation_fails = 238
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 87, Reservation_fails = 254
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 89, Reservation_fails = 306
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 102, Reservation_fails = 289
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 96, Reservation_fails = 335
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 102, Reservation_fails = 295
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 85, Reservation_fails = 328
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 105, Reservation_fails = 265
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 112, Reservation_fails = 307
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 87267
	L1D_total_cache_misses = 21398
	L1D_total_cache_miss_rate = 0.2452
	L1D_total_cache_pending_hits = 1549
	L1D_total_cache_reservation_fails = 4564
	L1D_cache_data_port_util = 0.211
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1525
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4478
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 86
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 4363776
gpgpu_n_tot_w_icount = 136368
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13011
gpgpu_n_mem_write_global = 17448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 16865
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:35174	W0_Idle:313396	W0_Scoreboard:745515	W1:35284	W2:15554	W3:10817	W4:6978	W5:4991	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:16021
single_issue_nums: WS0:35499	WS1:33859	WS2:33655	WS3:33355	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104088 {8:13011,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 697920 {40:17448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 520440 {40:13011,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139584 {8:17448,}
maxmflatency = 606 
max_icnt2mem_latency = 155 
maxmrqlatency = 9 
max_icnt2sh_latency = 34 
averagemflatency = 278 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4884 	25 	75 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23742 	5935 	782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27758 	2344 	357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29120 	1076 	217 	44 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5793      5806      5544      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6584      5813      5544     10719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5811      5806      5552      7197         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5795      6300      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6314      5808      9443      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6382      5811     13057      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6376      5794      5544      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5817      5814      5552     13730         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5804      6308      8770      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6315      6376         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9033      6363      8162      8097         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6367      5800      5544      7254         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5804      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5807      5839      7132      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5816      5808      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5803      5807      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5742      6233      5488      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6016      5749      5488      5496         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5746      6244      5488      5494         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5740      5754      5488      7253         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5751      6304      5480      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5740      6245      6747      7033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      9055      6247      7059      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5729      6246      7134      9821         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6312      5729      5480      7068         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6247      6298      7204      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5730      5731      5488      6936         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5742      5729      5480      7009         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5743      5748      5480      7110         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5746      6324      7260      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5741      5740      7187      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5751      6302      5480      5498         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 80.000000 40.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 56.000000 64.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 80.000000 88.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 48.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 60.000000  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 44.000000 104.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 40.000000 32.000000 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 92.000000 60.000000  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000  8.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 72.000000 52.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 64.000000 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 44.000000 63.000000 20.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 43.000000 68.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 76.000000 60.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 68.000000 104.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 84.000000 68.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 108.000000 56.000000 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 64.000000 24.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 72.000000 68.000000 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000  8.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 56.000000 60.000000  8.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 56.000000 44.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 84.000000 88.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 48.000000 44.000000 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 60.000000 56.000000 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 52.000000 56.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 71.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 48.000000 84.000000 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 80.000000 80.000000 16.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 56.000000 48.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 60.000000 88.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 72.000000 32.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4988/127 = 39.275589
number of bytes read:
dram[0]:      2560      1280       768       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1792      2048       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2560      2816       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1536      2048       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1920       128       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1408      3328       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1280      1024       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2944      1920       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1664      1792       256       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2304      1664         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1920      2048       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1408      2016       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1376      2176       640       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2432      1920       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      3328       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      2176       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      3456      1792       512      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2176      2048       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2304      2176       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2176      2176       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1792      1920       256       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1792      1408       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2688      2816       512       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1536      1408       384       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1920      1792       384       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1664      1792       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2272      2048       512       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1536      2688      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2560      2560       512       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1792      1536       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1920      2816       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2304      1024       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159616
Bmin_bank_accesses = 0!
chip skew: 6784/3200 = 2.12
number of bytes accessed:
dram[0]:      2560      1280       768       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1792      2048       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2560      2816       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1536      2048       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1920       128       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1408      3328       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1280      1024       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2944      1920       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1664      1792       256       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2304      1664         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1920      2048       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1408      2016       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1376      2176       640       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2432      1920       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      3328       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      2176       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      3456      1792       512      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2176      2048       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2304      2176       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2176      2176       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1792      1920       256       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1792      1408       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2688      2816       512       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1536      1408       384       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1920      1792       384       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1664      1792       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2272      2048       512       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1536      2688      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2560      2560       512       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1792      1536       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1920      2816       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2304      1024       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159616
min_bank_accesses = 0!
chip skew: 6784/3200 = 2.12
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         21        21       191       205    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         21        21       111       297    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         22        21       151       148    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         22        22       231       138    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         22        22       235       224    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         22        21       355       249    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         19        25       123       307    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         21        20       504       299    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         21        21       228       130    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         20        20    none         375    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         21        23       149       184    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         21        22       353       133    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         21        21       413       121    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         22        21       129       254    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         20        22       153       119    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         22        24       260       109    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         20        19       127       174    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         19        20       161       264    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         19        18       146       255    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         20        20       295       131    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         20        19       292       197    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         19        18       156       119    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         19        17       135       330    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         21        18       136       156    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         18        20       407       132    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         19        19       123       521    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         18        19       219       141    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         21        20       245       145    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         21        19       113       145    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         19        19       144       350    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         20        20       134       329    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         19        18       142       120    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        582       587       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        562       594       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        596       593       501       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        606       585       502       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        585       593       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        591       586       501       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        557       592       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        592       565       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        586       600       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        589       551         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        592       596       503       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        582       588       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        588       564       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        597       583       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        588       592       503       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        593       590       503       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        526       532       436       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        535       525       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        516       530       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        525       541       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        528       535       436       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        533       520       437       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        532       507       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        535       543       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        528       529       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        535       535       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        493       528       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        532       528       439       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        523       528       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        518       525       438       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        531       535       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        527       531       438       440         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=468542 n_nop=468370 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001434
n_activity=2825 dram_eff=0.2379
bk0: 80a 468468i bk1: 40a 468502i bk2: 24a 468492i bk3: 24a 468488i bk4: 0a 468538i bk5: 0a 468538i bk6: 0a 468539i bk7: 0a 468541i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468543i bk12: 0a 468543i bk13: 0a 468543i bk14: 0a 468545i bk15: 0a 468545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001434 
total_CMD = 468542 
util_bw = 672 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 467693 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468370 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000367 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000132325
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=468542 n_nop=468398 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001195
n_activity=2617 dram_eff=0.214
bk0: 56a 468507i bk1: 64a 468482i bk2: 8a 468505i bk3: 12a 468508i bk4: 0a 468538i bk5: 0a 468539i bk6: 0a 468540i bk7: 0a 468541i bk8: 0a 468541i bk9: 0a 468541i bk10: 0a 468543i bk11: 0a 468544i bk12: 0a 468544i bk13: 0a 468544i bk14: 0a 468544i bk15: 0a 468544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006644
Bank_Level_Parallism_Col = 1.006734
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006734 

BW Util details:
bwutil = 0.001195 
total_CMD = 468542 
util_bw = 560 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 467851 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468398 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000102445
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=468542 n_nop=468342 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001673
n_activity=3430 dram_eff=0.2286
bk0: 80a 468469i bk1: 88a 468495i bk2: 16a 468516i bk3: 12a 468508i bk4: 0a 468539i bk5: 0a 468540i bk6: 0a 468540i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468543i bk14: 0a 468543i bk15: 0a 468544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018970
Bank_Level_Parallism_Col = 1.016393
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016393 

BW Util details:
bwutil = 0.001673 
total_CMD = 468542 
util_bw = 784 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 467626 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468342 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.77456e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=468542 n_nop=468394 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001229
n_activity=2273 dram_eff=0.2534
bk0: 48a 468491i bk1: 64a 468472i bk2: 16a 468500i bk3: 16a 468449i bk4: 0a 468539i bk5: 0a 468541i bk6: 0a 468541i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468543i bk14: 0a 468543i bk15: 0a 468543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020513
Bank_Level_Parallism_Col = 1.020725
Bank_Level_Parallism_Ready = 1.006944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020725 

BW Util details:
bwutil = 0.001229 
total_CMD = 468542 
util_bw = 576 
Wasted_Col = 159 
Wasted_Row = 0 
Idle = 467807 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468394 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000316 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000885726
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=468542 n_nop=468410 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001093
n_activity=2311 dram_eff=0.2215
bk0: 48a 468500i bk1: 60a 468467i bk2: 4a 468516i bk3: 16a 468491i bk4: 0a 468540i bk5: 0a 468541i bk6: 0a 468541i bk7: 0a 468541i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468543i bk11: 0a 468543i bk12: 0a 468543i bk13: 0a 468543i bk14: 0a 468543i bk15: 0a 468543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001093 
total_CMD = 468542 
util_bw = 512 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 467883 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468410 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000189951
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=468542 n_nop=468370 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001434
n_activity=2859 dram_eff=0.235
bk0: 44a 468506i bk1: 104a 468461i bk2: 8a 468511i bk3: 12a 468500i bk4: 0a 468539i bk5: 0a 468539i bk6: 0a 468539i bk7: 0a 468540i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468543i bk13: 0a 468543i bk14: 0a 468544i bk15: 0a 468545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008451
Bank_Level_Parallism_Col = 1.008547
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008547 

BW Util details:
bwutil = 0.001434 
total_CMD = 468542 
util_bw = 672 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 467723 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468370 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000367 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000155802
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=468542 n_nop=468438 n_act=4 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008537
n_activity=1887 dram_eff=0.212
bk0: 40a 468509i bk1: 32a 468502i bk2: 20a 468494i bk3: 8a 468494i bk4: 0a 468538i bk5: 0a 468539i bk6: 0a 468540i bk7: 0a 468541i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468544i bk13: 0a 468544i bk14: 0a 468544i bk15: 0a 468544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003759
Bank_Level_Parallism_Col = 1.003817
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003817 

BW Util details:
bwutil = 0.000854 
total_CMD = 468542 
util_bw = 400 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 468006 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468438 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 100 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000185682
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=468542 n_nop=468370 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001434
n_activity=2904 dram_eff=0.2314
bk0: 92a 468492i bk1: 60a 468490i bk2: 4a 468499i bk3: 12a 468507i bk4: 0a 468539i bk5: 0a 468540i bk6: 0a 468540i bk7: 0a 468541i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468543i bk13: 0a 468543i bk14: 0a 468543i bk15: 0a 468544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080745
Bank_Level_Parallism_Col = 1.078370
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078370 

BW Util details:
bwutil = 0.001434 
total_CMD = 468542 
util_bw = 672 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 467763 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468370 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000367 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.13428e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=468542 n_nop=468406 n_act=4 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001127
n_activity=2391 dram_eff=0.2208
bk0: 52a 468485i bk1: 56a 468494i bk2: 8a 468517i bk3: 16a 468491i bk4: 0a 468539i bk5: 0a 468540i bk6: 0a 468540i bk7: 0a 468541i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468543i bk15: 0a 468545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001127 
total_CMD = 468542 
util_bw = 528 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 467867 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468406 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.3357e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=468542 n_nop=468407 n_act=3 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001127
n_activity=2327 dram_eff=0.2269
bk0: 72a 468481i bk1: 52a 468506i bk2: 0a 468541i bk3: 8a 468501i bk4: 0a 468539i bk5: 0a 468539i bk6: 0a 468539i bk7: 0a 468541i bk8: 0a 468541i bk9: 0a 468541i bk10: 0a 468543i bk11: 0a 468544i bk12: 0a 468544i bk13: 0a 468544i bk14: 0a 468544i bk15: 0a 468544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001127 
total_CMD = 468542 
util_bw = 528 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 467905 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468407 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 132 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.60426e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=468542 n_nop=468386 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001298
n_activity=2902 dram_eff=0.2095
bk0: 60a 468492i bk1: 64a 468507i bk2: 20a 468512i bk3: 8a 468512i bk4: 0a 468540i bk5: 0a 468541i bk6: 0a 468541i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468543i bk15: 0a 468544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001298 
total_CMD = 468542 
util_bw = 608 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 467808 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468386 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000324 
Either_Row_CoL_Bus_Util = 0.000333 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=468542 n_nop=468399 n_act=4 n_pre=0 n_ref_event=0 n_req=139 n_rd=139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=2491 dram_eff=0.2232
bk0: 44a 468507i bk1: 63a 468500i bk2: 20a 468462i bk3: 12a 468510i bk4: 0a 468539i bk5: 0a 468540i bk6: 0a 468541i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468543i bk14: 0a 468543i bk15: 0a 468544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971223
Row_Buffer_Locality_read = 0.971223
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001187 
total_CMD = 468542 
util_bw = 556 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 467836 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468399 
Read = 139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 139 
total_req = 139 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 139 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000297 
Either_Row_CoL_Bus_Util = 0.000305 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000160071
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=468542 n_nop=468387 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001289
n_activity=2522 dram_eff=0.2395
bk0: 43a 468503i bk1: 68a 468474i bk2: 20a 468503i bk3: 20a 468462i bk4: 0a 468539i bk5: 0a 468539i bk6: 0a 468539i bk7: 0a 468541i bk8: 0a 468541i bk9: 0a 468541i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468543i bk13: 0a 468544i bk14: 0a 468545i bk15: 0a 468545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001289 
total_CMD = 468542 
util_bw = 604 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 467774 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468387 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000322 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000452467
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=468542 n_nop=468374 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0014
n_activity=2795 dram_eff=0.2347
bk0: 76a 468477i bk1: 60a 468472i bk2: 16a 468499i bk3: 12a 468499i bk4: 0a 468539i bk5: 0a 468540i bk6: 0a 468540i bk7: 0a 468541i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468543i bk11: 0a 468543i bk12: 0a 468543i bk13: 0a 468543i bk14: 0a 468543i bk15: 0a 468544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024129
Bank_Level_Parallism_Col = 1.024390
Bank_Level_Parallism_Ready = 1.006098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024390 

BW Util details:
bwutil = 0.001400 
total_CMD = 468542 
util_bw = 656 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 467734 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468374 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000350 
Either_Row_CoL_Bus_Util = 0.000359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000185682
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=468542 n_nop=468346 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001639
n_activity=3272 dram_eff=0.2347
bk0: 68a 468493i bk1: 104a 468476i bk2: 12a 468514i bk3: 8a 468492i bk4: 0a 468539i bk5: 0a 468540i bk6: 0a 468540i bk7: 0a 468541i bk8: 0a 468541i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468544i bk12: 0a 468544i bk13: 0a 468544i bk14: 0a 468544i bk15: 0a 468544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.052486
Bank_Level_Parallism_Col = 1.041783
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041783 

BW Util details:
bwutil = 0.001639 
total_CMD = 468542 
util_bw = 768 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 467648 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468346 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000410 
Either_Row_CoL_Bus_Util = 0.000418 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000181414
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=468542 n_nop=468366 n_act=4 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001468
n_activity=2796 dram_eff=0.2461
bk0: 84a 468457i bk1: 68a 468462i bk2: 12a 468504i bk3: 8a 468497i bk4: 0a 468539i bk5: 0a 468539i bk6: 0a 468539i bk7: 0a 468541i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468543i bk12: 0a 468543i bk13: 0a 468543i bk14: 0a 468544i bk15: 0a 468544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024390
Bank_Level_Parallism_Col = 1.022113
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022113 

BW Util details:
bwutil = 0.001468 
total_CMD = 468542 
util_bw = 688 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 467691 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468366 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 172 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000367 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000215562
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=468542 n_nop=468326 n_act=4 n_pre=0 n_ref_event=0 n_req=212 n_rd=212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004525
n_activity=3277 dram_eff=0.06469
bk0: 108a 468502i bk1: 56a 468520i bk2: 16a 468514i bk3: 32a 468493i bk4: 0a 468542i bk5: 0a 468542i bk6: 0a 468542i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468542i bk15: 0a 468542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.981132
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050898
Bank_Level_Parallism_Col = 1.048338
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048338 

BW Util details:
bwutil = 0.000452 
total_CMD = 468542 
util_bw = 212 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 468208 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468326 
Read = 212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 212 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 212 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000452 
Either_Row_CoL_Bus_Util = 0.000461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000326545
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=468542 n_nop=468370 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003586
n_activity=2796 dram_eff=0.06009
bk0: 68a 468520i bk1: 64a 468508i bk2: 24a 468520i bk3: 12a 468511i bk4: 0a 468542i bk5: 0a 468542i bk6: 0a 468542i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468542i bk15: 0a 468542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003623
Bank_Level_Parallism_Col = 1.003676
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003676 

BW Util details:
bwutil = 0.000359 
total_CMD = 468542 
util_bw = 168 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 468266 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468370 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000367 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.68341e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=468542 n_nop=468362 n_act=4 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003756
n_activity=2880 dram_eff=0.06111
bk0: 72a 468520i bk1: 68a 468520i bk2: 16a 468520i bk3: 20a 468510i bk4: 0a 468542i bk5: 0a 468542i bk6: 0a 468542i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468542i bk15: 0a 468542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011070
Bank_Level_Parallism_Col = 1.011236
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011236 

BW Util details:
bwutil = 0.000376 
total_CMD = 468542 
util_bw = 176 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 468271 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468362 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 176 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000376 
Either_Row_CoL_Bus_Util = 0.000384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.92085e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=468542 n_nop=468374 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00035
n_activity=2627 dram_eff=0.06243
bk0: 68a 468519i bk1: 68a 468508i bk2: 8a 468514i bk3: 20a 468520i bk4: 0a 468542i bk5: 0a 468542i bk6: 0a 468542i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468542i bk15: 0a 468542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000350 
total_CMD = 468542 
util_bw = 164 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 468271 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468374 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000350 
Either_Row_CoL_Bus_Util = 0.000359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.06714e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=468542 n_nop=468386 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003244
n_activity=2516 dram_eff=0.06041
bk0: 56a 468520i bk1: 60a 468517i bk2: 8a 468514i bk3: 28a 468511i bk4: 0a 468542i bk5: 0a 468542i bk6: 0a 468542i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468542i bk15: 0a 468542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000324 
total_CMD = 468542 
util_bw = 152 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 468284 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468386 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000324 
Either_Row_CoL_Bus_Util = 0.000333 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000198488
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=468542 n_nop=468410 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002732
n_activity=2439 dram_eff=0.05248
bk0: 56a 468517i bk1: 44a 468520i bk2: 16a 468520i bk3: 12a 468520i bk4: 0a 468542i bk5: 0a 468542i bk6: 0a 468542i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468542i bk15: 0a 468542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 468542 
util_bw = 128 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 468323 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468410 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=468542 n_nop=468342 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004183
n_activity=3158 dram_eff=0.06206
bk0: 84a 468520i bk1: 88a 468502i bk2: 16a 468520i bk3: 8a 468511i bk4: 0a 468542i bk5: 0a 468542i bk6: 0a 468542i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468542i bk15: 0a 468542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000418 
total_CMD = 468542 
util_bw = 196 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 468231 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468342 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000108848
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=468542 n_nop=468410 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002732
n_activity=2241 dram_eff=0.05712
bk0: 48a 468517i bk1: 44a 468514i bk2: 12a 468520i bk3: 24a 468520i bk4: 0a 468542i bk5: 0a 468542i bk6: 0a 468542i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468542i bk15: 0a 468542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 468542 
util_bw = 128 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 468317 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468410 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.13428e-06
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=468542 n_nop=468394 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003073
n_activity=2358 dram_eff=0.06107
bk0: 60a 468520i bk1: 56a 468514i bk2: 12a 468514i bk3: 16a 468520i bk4: 0a 468542i bk5: 0a 468542i bk6: 0a 468542i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468542i bk15: 0a 468542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004115
Bank_Level_Parallism_Col = 1.004184
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004184 

BW Util details:
bwutil = 0.000307 
total_CMD = 468542 
util_bw = 144 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 468299 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468394 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000316 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000157937
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=468542 n_nop=468418 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002561
n_activity=2163 dram_eff=0.05548
bk0: 52a 468520i bk1: 56a 468511i bk2: 8a 468520i bk3: 4a 468511i bk4: 0a 468542i bk5: 0a 468542i bk6: 0a 468542i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468542i bk15: 0a 468542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000256 
total_CMD = 468542 
util_bw = 120 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 468316 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468418 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000256 
Either_Row_CoL_Bus_Util = 0.000265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.39083e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=468542 n_nop=468372 n_act=4 n_pre=0 n_ref_event=0 n_req=166 n_rd=166 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003543
n_activity=2768 dram_eff=0.05997
bk0: 71a 468511i bk1: 64a 468518i bk2: 16a 468520i bk3: 15a 468520i bk4: 0a 468542i bk5: 0a 468542i bk6: 0a 468542i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468542i bk15: 0a 468542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072875
Bank_Level_Parallism_Col = 1.061475
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061475 

BW Util details:
bwutil = 0.000354 
total_CMD = 468542 
util_bw = 166 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 468295 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468372 
Read = 166 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 166 
total_req = 166 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 166 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=468542 n_nop=468358 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003842
n_activity=2947 dram_eff=0.06108
bk0: 48a 468520i bk1: 84a 468511i bk2: 32a 468514i bk3: 16a 468520i bk4: 0a 468542i bk5: 0a 468542i bk6: 0a 468542i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468542i bk15: 0a 468542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000384 
total_CMD = 468542 
util_bw = 180 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 468259 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468358 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.32369e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=468542 n_nop=468359 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003842
n_activity=2924 dram_eff=0.06156
bk0: 80a 468511i bk1: 80a 468504i bk2: 16a 468514i bk3: 4a 468517i bk4: 0a 468542i bk5: 0a 468542i bk6: 0a 468542i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468542i bk15: 0a 468542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006667
Bank_Level_Parallism_Col = 1.003367
Bank_Level_Parallism_Ready = 1.005556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003367 

BW Util details:
bwutil = 0.000384 
total_CMD = 468542 
util_bw = 180 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 468242 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468359 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000391 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.005464 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000128057
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=468542 n_nop=468414 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002647
n_activity=2342 dram_eff=0.05295
bk0: 56a 468520i bk1: 48a 468520i bk2: 12a 468520i bk3: 8a 468511i bk4: 0a 468542i bk5: 0a 468542i bk6: 0a 468542i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468542i bk15: 0a 468542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000265 
total_CMD = 468542 
util_bw = 124 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 468321 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468414 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.39083e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=468542 n_nop=468358 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003842
n_activity=2692 dram_eff=0.06686
bk0: 60a 468517i bk1: 88a 468511i bk2: 16a 468520i bk3: 16a 468505i bk4: 0a 468542i bk5: 0a 468542i bk6: 0a 468542i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468542i bk15: 0a 468542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.084559
Bank_Level_Parallism_Col = 1.070632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070632 

BW Util details:
bwutil = 0.000384 
total_CMD = 468542 
util_bw = 180 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 468270 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468358 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00016434
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=468542 n_nop=468414 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002647
n_activity=2200 dram_eff=0.05636
bk0: 72a 468514i bk1: 32a 468520i bk2: 12a 468505i bk3: 8a 468512i bk4: 0a 468542i bk5: 0a 468542i bk6: 0a 468542i bk7: 0a 468542i bk8: 0a 468542i bk9: 0a 468542i bk10: 0a 468542i bk11: 0a 468542i bk12: 0a 468542i bk13: 0a 468542i bk14: 0a 468542i bk15: 0a 468542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004167
Bank_Level_Parallism_Col = 1.004237
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004237 

BW Util details:
bwutil = 0.000265 
total_CMD = 468542 
util_bw = 124 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 468302 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 468542 
n_nop = 468414 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000318008

========= L2 cache stats =========
L2_cache_bank[0]: Access = 667, Miss = 92, Miss_rate = 0.138, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 781, Miss = 108, Miss_rate = 0.138, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 277, Miss = 60, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 506, Miss = 88, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 84, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 624, Miss = 132, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 692, Miss = 84, Miss_rate = 0.121, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 269, Miss = 60, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 553, Miss = 73, Miss_rate = 0.132, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 236, Miss = 68, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 627, Miss = 96, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 390, Miss = 76, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 502, Miss = 53, Miss_rate = 0.106, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 263, Miss = 68, Miss_rate = 0.259, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 428, Miss = 76, Miss_rate = 0.178, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 561, Miss = 96, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 416, Miss = 80, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 274, Miss = 64, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 123, Miss = 80, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 468, Miss = 53, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 350, Miss = 76, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 447, Miss = 96, Miss_rate = 0.215, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 440, Miss = 65, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 890, Miss = 97, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[24]: Access = 418, Miss = 95, Miss_rate = 0.227, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 1133, Miss = 82, Miss_rate = 0.072, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 284, Miss = 96, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 618, Miss = 92, Miss_rate = 0.149, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 365, Miss = 120, Miss_rate = 0.329, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 285, Miss = 80, Miss_rate = 0.281, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 543, Miss = 68, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 261, Miss = 116, Miss_rate = 0.444, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 14895
L2_total_cache_misses = 2674
L2_total_cache_miss_rate = 0.1795
L2_total_cache_pending_hits = 31
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8283
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 165
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8537
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30459
icnt_total_pkts_simt_to_mem=30459
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30459
Req_Network_cycles = 105814
Req_Network_injected_packets_per_cycle =       0.2879 
Req_Network_conflicts_per_cycle =       0.0228
Req_Network_conflicts_per_cycle_util =       0.1837
Req_Bank_Level_Parallism =       2.3175
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0118
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0045

Reply_Network_injected_packets_num = 30459
Reply_Network_cycles = 105814
Reply_Network_injected_packets_per_cycle =        0.2879
Reply_Network_conflicts_per_cycle =        0.0426
Reply_Network_conflicts_per_cycle_util =       0.3245
Reply_Bank_Level_Parallism =       2.1948
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0010
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0063
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 74696 (inst/sec)
gpgpu_simulation_rate = 7558 (cycle/sec)
gpgpu_silicon_slowdown = 149775x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 42 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
kernel_stream_id = 0
gpu_sim_cycle = 5683
gpu_sim_insn = 51847
gpu_ipc =       9.1232
gpu_tot_sim_cycle = 111497
gpu_tot_sim_insn = 1097596
gpu_tot_ipc =       9.8442
gpu_tot_issued_cta = 96
gpu_occupancy = 29.3570% 
gpu_tot_occupancy = 20.2555% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0999
partiton_level_parallism_total  =       0.2783
partiton_level_parallism_util =       3.6410
partiton_level_parallism_util_total  =       2.3330
L2_BW  =       3.6205 GB/Sec
L2_BW_total  =      10.0803 GB/Sec
gpu_total_sim_rate=73173

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 8
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 10
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 9, Reservation_fails = 14
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 12, Reservation_fails = 21
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1060, Miss_rate = 0.190, Pending_hits = 93, Reservation_fails = 378
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 80, Reservation_fails = 214
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 93, Reservation_fails = 304
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 80, Reservation_fails = 255
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 86, Reservation_fails = 237
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 74, Reservation_fails = 247
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 81, Reservation_fails = 239
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 81, Reservation_fails = 238
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 87, Reservation_fails = 254
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 89, Reservation_fails = 306
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 102, Reservation_fails = 289
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 96, Reservation_fails = 335
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 102, Reservation_fails = 295
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 85, Reservation_fails = 328
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 105, Reservation_fails = 265
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 112, Reservation_fails = 307
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 87835
	L1D_total_cache_misses = 21754
	L1D_total_cache_miss_rate = 0.2477
	L1D_total_cache_pending_hits = 1549
	L1D_total_cache_reservation_fails = 4564
	L1D_cache_data_port_util = 0.209
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1525
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4478
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 86
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 4459264
gpgpu_n_tot_w_icount = 139352
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13139
gpgpu_n_mem_write_global = 17888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 16865
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36651	W0_Idle:322572	W0_Scoreboard:753146	W1:35704	W2:15986	W3:11069	W4:7158	W5:5027	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:21	W28:57	W29:99	W30:110	W31:180	W32:17447
single_issue_nums: WS0:36275	WS1:34623	WS2:34371	WS3:34083	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105112 {8:13139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715520 {40:17888,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 525560 {40:13139,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143104 {8:17888,}
maxmflatency = 606 
max_icnt2mem_latency = 155 
maxmrqlatency = 9 
max_icnt2sh_latency = 34 
averagemflatency = 278 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4884 	25 	75 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24164 	6081 	782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28178 	2492 	357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29688 	1076 	217 	44 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	63 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5793      5806      5544      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6584      5813      5544     10719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5811      5806      5552      7197         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5795      6300      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6314      5808      9443      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6382      5811     13057      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6376      5794      5544      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5817      5814      5552     13730         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5804      6308      8770      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6315      6376         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9033      6363      8162      8097         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6367      5800      5544      7254         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5804      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5807      5839      7132      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5816      5808      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5803      5807      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5742      6233      5488      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6016      5749      5488      5496         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5746      6244      5488      5494         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5740      5754      5488      7253         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5751      6304      5480      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5740      6245      6747      7033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      9055      6247      7059      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5729      6246      7134      9821         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6312      5729      5480      7068         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6247      6298      7204      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5730      5731      5488      6936         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5742      5729      5480      7009         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5743      5748      5480      7110         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5746      6324      7260      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5741      5740      7187      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5751      6302      5480      5498         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 80.000000 40.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 56.000000 64.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 80.000000 88.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 48.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 60.000000  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 44.000000 104.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 40.000000 32.000000 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 92.000000 60.000000  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000  8.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 72.000000 52.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 64.000000 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 44.000000 63.000000 20.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 43.000000 68.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 76.000000 60.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 68.000000 104.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 84.000000 68.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 108.000000 56.000000 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 64.000000 24.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 72.000000 68.000000 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000  8.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 56.000000 60.000000  8.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 56.000000 44.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 84.000000 88.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 48.000000 44.000000 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 60.000000 56.000000 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 52.000000 56.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 71.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 48.000000 84.000000 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 80.000000 80.000000 16.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 56.000000 48.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 60.000000 88.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 72.000000 32.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4988/127 = 39.275589
number of bytes read:
dram[0]:      2560      1280       768       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1792      2048       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2560      2816       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1536      2048       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1920       128       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1408      3328       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1280      1024       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2944      1920       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1664      1792       256       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2304      1664         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1920      2048       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1408      2016       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1376      2176       640       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2432      1920       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      3328       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      2176       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      3456      1792       512      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2176      2048       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2304      2176       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2176      2176       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1792      1920       256       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1792      1408       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2688      2816       512       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1536      1408       384       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1920      1792       384       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1664      1792       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2272      2048       512       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1536      2688      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2560      2560       512       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1792      1536       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1920      2816       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2304      1024       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159616
Bmin_bank_accesses = 0!
chip skew: 6784/3200 = 2.12
number of bytes accessed:
dram[0]:      2560      1280       768       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1792      2048       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2560      2816       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1536      2048       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1920       128       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1408      3328       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1280      1024       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2944      1920       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1664      1792       256       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2304      1664         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1920      2048       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1408      2016       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1376      2176       640       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2432      1920       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      3328       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      2176       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      3456      1792       512      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2176      2048       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2304      2176       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2176      2176       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1792      1920       256       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1792      1408       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2688      2816       512       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1536      1408       384       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1920      1792       384       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1664      1792       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2272      2048       512       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1536      2688      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2560      2560       512       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1792      1536       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1920      2816       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2304      1024       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159616
min_bank_accesses = 0!
chip skew: 6784/3200 = 2.12
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         21        21       194       210    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         21        21       114       303    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         22        21       154       148    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         22        22       239       145    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         22        22       241       227    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         22        21       365       255    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         19        25       125       313    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         21        20       517       307    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         21        21       236       131    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         20        20    none         384    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         21        23       151       187    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         21        22       362       133    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         21        21       461       124    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         22        21       129       257    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         20        22       157       123    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         22        24       265       112    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         20        19       128       180    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         19        20       165       269    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         19        18       149       263    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         20        20       303       131    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         20        19       302       202    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         19        18       157       119    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         19        17       135       336    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         21        18       136       157    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         18        20       417       132    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         19        19       123       536    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         18        19       225       141    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         21        20       252       145    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         21        19       115       145    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         19        19       144       362    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         20        20       134       336    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         19        18       150       122    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        582       587       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        562       594       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        596       593       501       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        606       585       502       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        585       593       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        591       586       501       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        557       592       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        592       565       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        586       600       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        589       551         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        592       596       503       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        582       588       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        588       564       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        597       583       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        588       592       503       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        593       590       503       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        526       532       436       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        535       525       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        516       530       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        525       541       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        528       535       436       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        533       520       437       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        532       507       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        535       543       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        528       529       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        535       535       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        493       528       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        532       528       439       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        523       528       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        518       525       438       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        531       535       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        527       531       438       440         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=493705 n_nop=493533 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001361
n_activity=2825 dram_eff=0.2379
bk0: 80a 493631i bk1: 40a 493665i bk2: 24a 493655i bk3: 24a 493651i bk4: 0a 493701i bk5: 0a 493701i bk6: 0a 493702i bk7: 0a 493704i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493706i bk12: 0a 493706i bk13: 0a 493706i bk14: 0a 493708i bk15: 0a 493708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001361 
total_CMD = 493705 
util_bw = 672 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 492856 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493533 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000348 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000125581
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=493705 n_nop=493561 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001134
n_activity=2617 dram_eff=0.214
bk0: 56a 493670i bk1: 64a 493645i bk2: 8a 493668i bk3: 12a 493671i bk4: 0a 493701i bk5: 0a 493702i bk6: 0a 493703i bk7: 0a 493704i bk8: 0a 493704i bk9: 0a 493704i bk10: 0a 493706i bk11: 0a 493707i bk12: 0a 493707i bk13: 0a 493707i bk14: 0a 493707i bk15: 0a 493707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006644
Bank_Level_Parallism_Col = 1.006734
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006734 

BW Util details:
bwutil = 0.001134 
total_CMD = 493705 
util_bw = 560 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 493014 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493561 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.72241e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=493705 n_nop=493505 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001588
n_activity=3430 dram_eff=0.2286
bk0: 80a 493632i bk1: 88a 493658i bk2: 16a 493679i bk3: 12a 493671i bk4: 0a 493702i bk5: 0a 493703i bk6: 0a 493703i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493706i bk14: 0a 493706i bk15: 0a 493707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018970
Bank_Level_Parallism_Col = 1.016393
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016393 

BW Util details:
bwutil = 0.001588 
total_CMD = 493705 
util_bw = 784 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 492789 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493505 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.63315e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=493705 n_nop=493557 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001167
n_activity=2273 dram_eff=0.2534
bk0: 48a 493654i bk1: 64a 493635i bk2: 16a 493663i bk3: 16a 493612i bk4: 0a 493702i bk5: 0a 493704i bk6: 0a 493704i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493706i bk14: 0a 493706i bk15: 0a 493706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020513
Bank_Level_Parallism_Col = 1.020725
Bank_Level_Parallism_Ready = 1.006944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020725 

BW Util details:
bwutil = 0.001167 
total_CMD = 493705 
util_bw = 576 
Wasted_Col = 159 
Wasted_Row = 0 
Idle = 492970 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493557 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000300 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000840583
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=493705 n_nop=493573 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001037
n_activity=2311 dram_eff=0.2215
bk0: 48a 493663i bk1: 60a 493630i bk2: 4a 493679i bk3: 16a 493654i bk4: 0a 493703i bk5: 0a 493704i bk6: 0a 493704i bk7: 0a 493704i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493706i bk11: 0a 493706i bk12: 0a 493706i bk13: 0a 493706i bk14: 0a 493706i bk15: 0a 493706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001037 
total_CMD = 493705 
util_bw = 512 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 493046 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493573 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00018027
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=493705 n_nop=493533 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001361
n_activity=2859 dram_eff=0.235
bk0: 44a 493669i bk1: 104a 493624i bk2: 8a 493674i bk3: 12a 493663i bk4: 0a 493702i bk5: 0a 493702i bk6: 0a 493702i bk7: 0a 493703i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493706i bk13: 0a 493706i bk14: 0a 493707i bk15: 0a 493708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008451
Bank_Level_Parallism_Col = 1.008547
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008547 

BW Util details:
bwutil = 0.001361 
total_CMD = 493705 
util_bw = 672 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 492886 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493533 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000348 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000147862
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=493705 n_nop=493601 n_act=4 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008102
n_activity=1887 dram_eff=0.212
bk0: 40a 493672i bk1: 32a 493665i bk2: 20a 493657i bk3: 8a 493657i bk4: 0a 493701i bk5: 0a 493702i bk6: 0a 493703i bk7: 0a 493704i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493707i bk13: 0a 493707i bk14: 0a 493707i bk15: 0a 493707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003759
Bank_Level_Parallism_Col = 1.003817
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003817 

BW Util details:
bwutil = 0.000810 
total_CMD = 493705 
util_bw = 400 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 493169 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493601 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 100 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000176219
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=493705 n_nop=493533 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001361
n_activity=2904 dram_eff=0.2314
bk0: 92a 493655i bk1: 60a 493653i bk2: 4a 493662i bk3: 12a 493670i bk4: 0a 493702i bk5: 0a 493703i bk6: 0a 493703i bk7: 0a 493704i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493706i bk13: 0a 493706i bk14: 0a 493706i bk15: 0a 493707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080745
Bank_Level_Parallism_Col = 1.078370
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078370 

BW Util details:
bwutil = 0.001361 
total_CMD = 493705 
util_bw = 672 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 492926 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493533 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000348 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.0255e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=493705 n_nop=493569 n_act=4 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001069
n_activity=2391 dram_eff=0.2208
bk0: 52a 493648i bk1: 56a 493657i bk2: 8a 493680i bk3: 16a 493654i bk4: 0a 493702i bk5: 0a 493703i bk6: 0a 493703i bk7: 0a 493704i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493706i bk15: 0a 493708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001069 
total_CMD = 493705 
util_bw = 528 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 493030 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493569 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000267 
Either_Row_CoL_Bus_Util = 0.000275 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.06375e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=493705 n_nop=493570 n_act=3 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001069
n_activity=2327 dram_eff=0.2269
bk0: 72a 493644i bk1: 52a 493669i bk2: 0a 493704i bk3: 8a 493664i bk4: 0a 493702i bk5: 0a 493702i bk6: 0a 493702i bk7: 0a 493704i bk8: 0a 493704i bk9: 0a 493704i bk10: 0a 493706i bk11: 0a 493707i bk12: 0a 493707i bk13: 0a 493707i bk14: 0a 493707i bk15: 0a 493707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001069 
total_CMD = 493705 
util_bw = 528 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 493068 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493570 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 132 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000267 
Either_Row_CoL_Bus_Util = 0.000273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.11476e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=493705 n_nop=493549 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001232
n_activity=2902 dram_eff=0.2095
bk0: 60a 493655i bk1: 64a 493670i bk2: 20a 493675i bk3: 8a 493675i bk4: 0a 493703i bk5: 0a 493704i bk6: 0a 493704i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493706i bk15: 0a 493707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001232 
total_CMD = 493705 
util_bw = 608 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 492971 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493549 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000316 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=493705 n_nop=493562 n_act=4 n_pre=0 n_ref_event=0 n_req=139 n_rd=139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001126
n_activity=2491 dram_eff=0.2232
bk0: 44a 493670i bk1: 63a 493663i bk2: 20a 493625i bk3: 12a 493673i bk4: 0a 493702i bk5: 0a 493703i bk6: 0a 493704i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493706i bk14: 0a 493706i bk15: 0a 493707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971223
Row_Buffer_Locality_read = 0.971223
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001126 
total_CMD = 493705 
util_bw = 556 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 492999 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493562 
Read = 139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 139 
total_req = 139 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 139 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000151913
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=493705 n_nop=493550 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001223
n_activity=2522 dram_eff=0.2395
bk0: 43a 493666i bk1: 68a 493637i bk2: 20a 493666i bk3: 20a 493625i bk4: 0a 493702i bk5: 0a 493702i bk6: 0a 493702i bk7: 0a 493704i bk8: 0a 493704i bk9: 0a 493704i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493706i bk13: 0a 493707i bk14: 0a 493708i bk15: 0a 493708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001223 
total_CMD = 493705 
util_bw = 604 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 492937 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493550 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000306 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000429406
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=493705 n_nop=493537 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001329
n_activity=2795 dram_eff=0.2347
bk0: 76a 493640i bk1: 60a 493635i bk2: 16a 493662i bk3: 12a 493662i bk4: 0a 493702i bk5: 0a 493703i bk6: 0a 493703i bk7: 0a 493704i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493706i bk11: 0a 493706i bk12: 0a 493706i bk13: 0a 493706i bk14: 0a 493706i bk15: 0a 493707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024129
Bank_Level_Parallism_Col = 1.024390
Bank_Level_Parallism_Ready = 1.006098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024390 

BW Util details:
bwutil = 0.001329 
total_CMD = 493705 
util_bw = 656 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 492897 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493537 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000332 
Either_Row_CoL_Bus_Util = 0.000340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000176219
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=493705 n_nop=493509 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001556
n_activity=3272 dram_eff=0.2347
bk0: 68a 493656i bk1: 104a 493639i bk2: 12a 493677i bk3: 8a 493655i bk4: 0a 493702i bk5: 0a 493703i bk6: 0a 493703i bk7: 0a 493704i bk8: 0a 493704i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493707i bk12: 0a 493707i bk13: 0a 493707i bk14: 0a 493707i bk15: 0a 493707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.052486
Bank_Level_Parallism_Col = 1.041783
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041783 

BW Util details:
bwutil = 0.001556 
total_CMD = 493705 
util_bw = 768 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 492811 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493509 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000389 
Either_Row_CoL_Bus_Util = 0.000397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000172168
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=493705 n_nop=493529 n_act=4 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001394
n_activity=2796 dram_eff=0.2461
bk0: 84a 493620i bk1: 68a 493625i bk2: 12a 493667i bk3: 8a 493660i bk4: 0a 493702i bk5: 0a 493702i bk6: 0a 493702i bk7: 0a 493704i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493706i bk12: 0a 493706i bk13: 0a 493706i bk14: 0a 493707i bk15: 0a 493707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024390
Bank_Level_Parallism_Col = 1.022113
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022113 

BW Util details:
bwutil = 0.001394 
total_CMD = 493705 
util_bw = 688 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 492854 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493529 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 172 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000348 
Either_Row_CoL_Bus_Util = 0.000356 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000204576
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=493705 n_nop=493489 n_act=4 n_pre=0 n_ref_event=0 n_req=212 n_rd=212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004294
n_activity=3277 dram_eff=0.06469
bk0: 108a 493665i bk1: 56a 493683i bk2: 16a 493677i bk3: 32a 493656i bk4: 0a 493705i bk5: 0a 493705i bk6: 0a 493705i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493705i bk15: 0a 493705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.981132
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050898
Bank_Level_Parallism_Col = 1.048338
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048338 

BW Util details:
bwutil = 0.000429 
total_CMD = 493705 
util_bw = 212 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 493371 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493489 
Read = 212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 212 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 212 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000309902
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=493705 n_nop=493533 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003403
n_activity=2796 dram_eff=0.06009
bk0: 68a 493683i bk1: 64a 493671i bk2: 24a 493683i bk3: 12a 493674i bk4: 0a 493705i bk5: 0a 493705i bk6: 0a 493705i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493705i bk15: 0a 493705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003623
Bank_Level_Parallism_Col = 1.003676
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003676 

BW Util details:
bwutil = 0.000340 
total_CMD = 493705 
util_bw = 168 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 493429 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493533 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000348 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.2918e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=493705 n_nop=493525 n_act=4 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003565
n_activity=2880 dram_eff=0.06111
bk0: 72a 493683i bk1: 68a 493683i bk2: 16a 493683i bk3: 20a 493673i bk4: 0a 493705i bk5: 0a 493705i bk6: 0a 493705i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493705i bk15: 0a 493705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011070
Bank_Level_Parallism_Col = 1.011236
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011236 

BW Util details:
bwutil = 0.000356 
total_CMD = 493705 
util_bw = 176 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 493434 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493525 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 176 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000356 
Either_Row_CoL_Bus_Util = 0.000365 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.82295e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=493705 n_nop=493537 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003322
n_activity=2627 dram_eff=0.06243
bk0: 68a 493682i bk1: 68a 493671i bk2: 8a 493677i bk3: 20a 493683i bk4: 0a 493705i bk5: 0a 493705i bk6: 0a 493705i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493705i bk15: 0a 493705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000332 
total_CMD = 493705 
util_bw = 164 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 493434 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493537 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000332 
Either_Row_CoL_Bus_Util = 0.000340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.01275e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=493705 n_nop=493549 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003079
n_activity=2516 dram_eff=0.06041
bk0: 56a 493683i bk1: 60a 493680i bk2: 8a 493677i bk3: 28a 493674i bk4: 0a 493705i bk5: 0a 493705i bk6: 0a 493705i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493705i bk15: 0a 493705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 493705 
util_bw = 152 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 493447 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493549 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000316 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000188372
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=493705 n_nop=493573 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002593
n_activity=2439 dram_eff=0.05248
bk0: 56a 493680i bk1: 44a 493683i bk2: 16a 493683i bk3: 12a 493683i bk4: 0a 493705i bk5: 0a 493705i bk6: 0a 493705i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493705i bk15: 0a 493705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000259 
total_CMD = 493705 
util_bw = 128 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 493486 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493573 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=493705 n_nop=493505 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000397
n_activity=3158 dram_eff=0.06206
bk0: 84a 493683i bk1: 88a 493665i bk2: 16a 493683i bk3: 8a 493674i bk4: 0a 493705i bk5: 0a 493705i bk6: 0a 493705i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493705i bk15: 0a 493705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000397 
total_CMD = 493705 
util_bw = 196 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 493394 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493505 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000103301
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=493705 n_nop=493573 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002593
n_activity=2241 dram_eff=0.05712
bk0: 48a 493680i bk1: 44a 493677i bk2: 12a 493683i bk3: 24a 493683i bk4: 0a 493705i bk5: 0a 493705i bk6: 0a 493705i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493705i bk15: 0a 493705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000259 
total_CMD = 493705 
util_bw = 128 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 493480 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493573 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.0255e-06
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=493705 n_nop=493557 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002917
n_activity=2358 dram_eff=0.06107
bk0: 60a 493683i bk1: 56a 493677i bk2: 12a 493677i bk3: 16a 493683i bk4: 0a 493705i bk5: 0a 493705i bk6: 0a 493705i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493705i bk15: 0a 493705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004115
Bank_Level_Parallism_Col = 1.004184
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004184 

BW Util details:
bwutil = 0.000292 
total_CMD = 493705 
util_bw = 144 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 493462 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493557 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000300 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000149887
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=493705 n_nop=493581 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002431
n_activity=2163 dram_eff=0.05548
bk0: 52a 493683i bk1: 56a 493674i bk2: 8a 493683i bk3: 4a 493674i bk4: 0a 493705i bk5: 0a 493705i bk6: 0a 493705i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493705i bk15: 0a 493705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000243 
total_CMD = 493705 
util_bw = 120 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 493479 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493581 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000243 
Either_Row_CoL_Bus_Util = 0.000251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.9122e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=493705 n_nop=493535 n_act=4 n_pre=0 n_ref_event=0 n_req=166 n_rd=166 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003362
n_activity=2768 dram_eff=0.05997
bk0: 71a 493674i bk1: 64a 493681i bk2: 16a 493683i bk3: 15a 493683i bk4: 0a 493705i bk5: 0a 493705i bk6: 0a 493705i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493705i bk15: 0a 493705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072875
Bank_Level_Parallism_Col = 1.061475
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061475 

BW Util details:
bwutil = 0.000336 
total_CMD = 493705 
util_bw = 166 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 493458 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493535 
Read = 166 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 166 
total_req = 166 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 166 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000336 
Either_Row_CoL_Bus_Util = 0.000344 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=493705 n_nop=493521 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003646
n_activity=2947 dram_eff=0.06108
bk0: 48a 493683i bk1: 84a 493674i bk2: 32a 493677i bk3: 16a 493683i bk4: 0a 493705i bk5: 0a 493705i bk6: 0a 493705i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493705i bk15: 0a 493705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000365 
total_CMD = 493705 
util_bw = 180 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 493422 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493521 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000365 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.89945e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=493705 n_nop=493522 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003646
n_activity=2924 dram_eff=0.06156
bk0: 80a 493674i bk1: 80a 493667i bk2: 16a 493677i bk3: 4a 493680i bk4: 0a 493705i bk5: 0a 493705i bk6: 0a 493705i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493705i bk15: 0a 493705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006667
Bank_Level_Parallism_Col = 1.003367
Bank_Level_Parallism_Ready = 1.005556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003367 

BW Util details:
bwutil = 0.000365 
total_CMD = 493705 
util_bw = 180 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 493405 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493522 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000365 
Either_Row_CoL_Bus_Util = 0.000371 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.005464 
queue_avg = 0.000122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00012153
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=493705 n_nop=493577 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002512
n_activity=2342 dram_eff=0.05295
bk0: 56a 493683i bk1: 48a 493683i bk2: 12a 493683i bk3: 8a 493674i bk4: 0a 493705i bk5: 0a 493705i bk6: 0a 493705i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493705i bk15: 0a 493705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000251 
total_CMD = 493705 
util_bw = 124 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 493484 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493577 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.9122e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=493705 n_nop=493521 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003646
n_activity=2692 dram_eff=0.06686
bk0: 60a 493680i bk1: 88a 493674i bk2: 16a 493683i bk3: 16a 493668i bk4: 0a 493705i bk5: 0a 493705i bk6: 0a 493705i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493705i bk15: 0a 493705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.084559
Bank_Level_Parallism_Col = 1.070632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070632 

BW Util details:
bwutil = 0.000365 
total_CMD = 493705 
util_bw = 180 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 493433 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493521 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000365 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000155964
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=493705 n_nop=493577 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002512
n_activity=2200 dram_eff=0.05636
bk0: 72a 493677i bk1: 32a 493683i bk2: 12a 493668i bk3: 8a 493675i bk4: 0a 493705i bk5: 0a 493705i bk6: 0a 493705i bk7: 0a 493705i bk8: 0a 493705i bk9: 0a 493705i bk10: 0a 493705i bk11: 0a 493705i bk12: 0a 493705i bk13: 0a 493705i bk14: 0a 493705i bk15: 0a 493705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004167
Bank_Level_Parallism_Col = 1.004237
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004237 

BW Util details:
bwutil = 0.000251 
total_CMD = 493705 
util_bw = 124 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 493465 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 493705 
n_nop = 493577 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0003018

========= L2 cache stats =========
L2_cache_bank[0]: Access = 676, Miss = 92, Miss_rate = 0.136, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 793, Miss = 108, Miss_rate = 0.136, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 280, Miss = 60, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 516, Miss = 88, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 84, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 631, Miss = 132, Miss_rate = 0.209, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 717, Miss = 84, Miss_rate = 0.117, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 276, Miss = 60, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 560, Miss = 73, Miss_rate = 0.130, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 239, Miss = 68, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 641, Miss = 96, Miss_rate = 0.150, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 397, Miss = 76, Miss_rate = 0.191, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 509, Miss = 53, Miss_rate = 0.104, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 267, Miss = 68, Miss_rate = 0.255, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 435, Miss = 76, Miss_rate = 0.175, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 573, Miss = 96, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 424, Miss = 80, Miss_rate = 0.189, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 277, Miss = 64, Miss_rate = 0.231, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 123, Miss = 80, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 477, Miss = 53, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 354, Miss = 76, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 451, Miss = 96, Miss_rate = 0.213, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 448, Miss = 65, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 905, Miss = 97, Miss_rate = 0.107, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[24]: Access = 425, Miss = 95, Miss_rate = 0.224, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 1255, Miss = 82, Miss_rate = 0.065, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 284, Miss = 96, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 624, Miss = 92, Miss_rate = 0.147, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 369, Miss = 120, Miss_rate = 0.325, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 292, Miss = 80, Miss_rate = 0.274, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 554, Miss = 68, Miss_rate = 0.123, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 261, Miss = 116, Miss_rate = 0.444, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 15237
L2_total_cache_misses = 2674
L2_total_cache_miss_rate = 0.1755
L2_total_cache_pending_hits = 31
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3975
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8557
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 165
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6426
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8811
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31027
icnt_total_pkts_simt_to_mem=31027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31027
Req_Network_cycles = 111497
Req_Network_injected_packets_per_cycle =       0.2783 
Req_Network_conflicts_per_cycle =       0.0245
Req_Network_conflicts_per_cycle_util =       0.2057
Req_Bank_Level_Parallism =       2.3330
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0127
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0043

Reply_Network_injected_packets_num = 31027
Reply_Network_cycles = 111497
Reply_Network_injected_packets_per_cycle =        0.2783
Reply_Network_conflicts_per_cycle =        0.0404
Reply_Network_conflicts_per_cycle_util =       0.3209
Reply_Bank_Level_Parallism =       2.2108
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0010
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0060
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 73173 (inst/sec)
gpgpu_simulation_rate = 7433 (cycle/sec)
gpgpu_silicon_slowdown = 152293x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
kernel_stream_id = 0
gpu_sim_cycle = 8617
gpu_sim_insn = 64165
gpu_ipc =       7.4463
gpu_tot_sim_cycle = 120114
gpu_tot_sim_insn = 1161761
gpu_tot_ipc =       9.6722
gpu_tot_issued_cta = 104
gpu_occupancy = 20.4539% 
gpu_tot_occupancy = 20.2711% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1561
partiton_level_parallism_total  =       0.2695
partiton_level_parallism_util =       2.4104
partiton_level_parallism_util_total  =       2.3361
L2_BW  =       5.6541 GB/Sec
L2_BW_total  =       9.7628 GB/Sec
gpu_total_sim_rate=72610

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 8
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[4]: Access = 1866, Miss = 671, Miss_rate = 0.360, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2111, Miss = 736, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 10
	L1D_cache_core[6]: Access = 1761, Miss = 614, Miss_rate = 0.349, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2182, Miss = 766, Miss_rate = 0.351, Pending_hits = 16, Reservation_fails = 17
	L1D_cache_core[8]: Access = 1818, Miss = 667, Miss_rate = 0.367, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2434, Miss = 786, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 21
	L1D_cache_core[10]: Access = 424, Miss = 235, Miss_rate = 0.554, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 443, Miss = 237, Miss_rate = 0.535, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1060, Miss_rate = 0.190, Pending_hits = 93, Reservation_fails = 378
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 80, Reservation_fails = 214
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 93, Reservation_fails = 304
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 80, Reservation_fails = 255
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 86, Reservation_fails = 237
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 74, Reservation_fails = 247
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 81, Reservation_fails = 239
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 81, Reservation_fails = 238
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 87, Reservation_fails = 254
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 89, Reservation_fails = 306
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 102, Reservation_fails = 289
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 96, Reservation_fails = 335
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 102, Reservation_fails = 295
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 85, Reservation_fails = 328
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 105, Reservation_fails = 265
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 112, Reservation_fails = 307
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90225
	L1D_total_cache_misses = 22989
	L1D_total_cache_miss_rate = 0.2548
	L1D_total_cache_pending_hits = 1602
	L1D_total_cache_reservation_fails = 4567
	L1D_cache_data_port_util = 0.195
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1578
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4481
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 86
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 4955680
gpgpu_n_tot_w_icount = 154865
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14368
gpgpu_n_mem_write_global = 18004
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17097
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44698	W0_Idle:336675	W0_Scoreboard:826550	W1:39878	W2:18305	W3:12151	W4:7773	W5:5175	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:215	W32:18873
single_issue_nums: WS0:40544	WS1:38877	WS2:38062	WS3:37382	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114944 {8:14368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720160 {40:18004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 574720 {40:14368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144032 {8:18004,}
maxmflatency = 606 
max_icnt2mem_latency = 155 
maxmrqlatency = 9 
max_icnt2sh_latency = 34 
averagemflatency = 276 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4887 	25 	75 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25506 	6084 	782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29523 	2492 	357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	31033 	1076 	217 	44 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	71 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5793      5806      5544      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6584      5813      5544     10719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5811      5806      5552      7197         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5795      6300      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6314      5808      9443      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6382      5811     13057      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6376      5794      5544      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5817      5814      5552     13730         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5804      6308      8770      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6315      6376         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9033      6363      8162      8097         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6367      5800      5544      7254         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5804      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5807      5839      7132      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5816      5808      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5803      5807      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5742      6233      5488      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6016      5749      5488      5496         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5746      6244      5488      5494         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5740      5754      5488      7253         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5751      6304      5480      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5740      6245      6747      7033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      9055      6247      7059      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5729      6246      7134      9821         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6312      5729      5480      7068         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6247      6298      7204      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5730      5731      5488      6936         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5742      5729      5480      7009         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5743      5748      5480      7110         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5746      6324      7260      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5741      5740      7187      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5751      6302      5480      5498         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 80.000000 40.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 56.000000 64.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 80.000000 88.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 48.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 60.000000  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 44.000000 104.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 40.000000 32.000000 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 92.000000 60.000000  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000  8.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 72.000000 52.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 64.000000 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 44.000000 64.000000 20.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 44.000000 68.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 76.000000 60.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 68.000000 104.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 84.000000 68.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 108.000000 56.000000 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 64.000000 24.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 72.000000 68.000000 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000  8.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 56.000000 60.000000  8.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 56.000000 44.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 84.000000 88.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 48.000000 44.000000 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 60.000000 56.000000 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 52.000000 56.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 72.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 48.000000 84.000000 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 80.000000 80.000000 16.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 56.000000 48.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 60.000000 88.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 72.000000 32.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/127 = 39.299213
number of bytes read:
dram[0]:      2560      1280       768       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1792      2048       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2560      2816       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1536      2048       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1920       128       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1408      3328       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1280      1024       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2944      1920       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1664      1792       256       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2304      1664         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1920      2048       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1408      2048       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408      2176       640       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2432      1920       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      3328       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      2176       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      3456      1792       512      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2176      2048       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2304      2176       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2176      2176       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1792      1920       256       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1792      1408       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2688      2816       512       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1536      1408       384       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1920      1792       384       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1664      1792       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2304      2048       512       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1536      2688      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2560      2560       512       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1792      1536       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1920      2816       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2304      1024       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159712
Bmin_bank_accesses = 0!
chip skew: 6784/3200 = 2.12
number of bytes accessed:
dram[0]:      2560      1280       768       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1792      2048       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2560      2816       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1536      2048       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1920       128       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1408      3328       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1280      1024       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2944      1920       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1664      1792       256       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2304      1664         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1920      2048       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1408      2048       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408      2176       640       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2432      1920       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      3328       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      2176       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      3456      1792       512      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2176      2048       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2304      2176       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2176      2176       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1792      1920       256       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1792      1408       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2688      2816       512       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1536      1408       384       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1920      1792       384       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1664      1792       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2304      2048       512       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1536      2688      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2560      2560       512       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1792      1536       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1920      2816       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2304      1024       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159712
min_bank_accesses = 0!
chip skew: 6784/3200 = 2.12
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         23        22       194       216    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         22        22       120       312    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         23        22       165       148    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         23        23       252       164    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         23        23       281       227    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         22        22       380       260    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         20        26       128       313    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         21        21       517       318    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         22        22       267       135    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         21        20    none         396    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         22        23       158       208    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         22        23       362       133    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         21        22       469       129    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         23        21       129       257    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         21        23       173       131    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         23        25       265       118    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         21        20       132       202    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         20        21       180       269    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         20        19       161       287    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         21        21       303       131    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         21        19       309       208    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         20        20       165       119    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         20        18       135       336    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         21        18       137       161    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         19        21       427       132    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         19        20       123       536    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         19        20       228       141    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         22        21       259       146    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         22        19       119       145    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         20        20       144       379    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         21        21       134       336    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         20        19       174       129    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        582       587       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        562       594       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        596       593       501       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        606       585       502       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        585       593       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        591       586       501       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        557       592       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        592       565       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        586       600       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        589       551         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        592       596       503       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        582       588       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        588       564       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        597       583       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        588       592       503       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        593       590       503       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        526       532       436       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        535       525       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        516       530       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        525       541       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        528       535       436       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        533       520       437       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        532       507       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        535       543       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        528       529       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        535       535       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        493       528       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        532       528       439       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        523       528       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        518       525       438       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        531       535       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        527       531       438       440         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531862 n_nop=531690 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001263
n_activity=2825 dram_eff=0.2379
bk0: 80a 531788i bk1: 40a 531822i bk2: 24a 531812i bk3: 24a 531808i bk4: 0a 531858i bk5: 0a 531858i bk6: 0a 531859i bk7: 0a 531861i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531863i bk12: 0a 531863i bk13: 0a 531863i bk14: 0a 531865i bk15: 0a 531865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001263 
total_CMD = 531862 
util_bw = 672 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 531013 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531690 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000316 
Either_Row_CoL_Bus_Util = 0.000323 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000116572
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531862 n_nop=531718 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001053
n_activity=2617 dram_eff=0.214
bk0: 56a 531827i bk1: 64a 531802i bk2: 8a 531825i bk3: 12a 531828i bk4: 0a 531858i bk5: 0a 531859i bk6: 0a 531860i bk7: 0a 531861i bk8: 0a 531861i bk9: 0a 531861i bk10: 0a 531863i bk11: 0a 531864i bk12: 0a 531864i bk13: 0a 531864i bk14: 0a 531864i bk15: 0a 531864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006644
Bank_Level_Parallism_Col = 1.006734
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006734 

BW Util details:
bwutil = 0.001053 
total_CMD = 531862 
util_bw = 560 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 531171 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531718 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000263 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.0249e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531862 n_nop=531662 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001474
n_activity=3430 dram_eff=0.2286
bk0: 80a 531789i bk1: 88a 531815i bk2: 16a 531836i bk3: 12a 531828i bk4: 0a 531859i bk5: 0a 531860i bk6: 0a 531860i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531863i bk14: 0a 531863i bk15: 0a 531864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018970
Bank_Level_Parallism_Col = 1.016393
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016393 

BW Util details:
bwutil = 0.001474 
total_CMD = 531862 
util_bw = 784 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 530946 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531662 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000369 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.44424e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531862 n_nop=531714 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001083
n_activity=2273 dram_eff=0.2534
bk0: 48a 531811i bk1: 64a 531792i bk2: 16a 531820i bk3: 16a 531769i bk4: 0a 531859i bk5: 0a 531861i bk6: 0a 531861i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531863i bk14: 0a 531863i bk15: 0a 531863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020513
Bank_Level_Parallism_Col = 1.020725
Bank_Level_Parallism_Ready = 1.006944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020725 

BW Util details:
bwutil = 0.001083 
total_CMD = 531862 
util_bw = 576 
Wasted_Col = 159 
Wasted_Row = 0 
Idle = 531127 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531714 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000780278
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531862 n_nop=531730 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009627
n_activity=2311 dram_eff=0.2215
bk0: 48a 531820i bk1: 60a 531787i bk2: 4a 531836i bk3: 16a 531811i bk4: 0a 531860i bk5: 0a 531861i bk6: 0a 531861i bk7: 0a 531861i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531863i bk11: 0a 531863i bk12: 0a 531863i bk13: 0a 531863i bk14: 0a 531863i bk15: 0a 531863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000963 
total_CMD = 531862 
util_bw = 512 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 531203 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531730 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000241 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000167337
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531862 n_nop=531690 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001263
n_activity=2859 dram_eff=0.235
bk0: 44a 531826i bk1: 104a 531781i bk2: 8a 531831i bk3: 12a 531820i bk4: 0a 531859i bk5: 0a 531859i bk6: 0a 531859i bk7: 0a 531860i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531863i bk13: 0a 531863i bk14: 0a 531864i bk15: 0a 531865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008451
Bank_Level_Parallism_Col = 1.008547
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008547 

BW Util details:
bwutil = 0.001263 
total_CMD = 531862 
util_bw = 672 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 531043 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531690 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000316 
Either_Row_CoL_Bus_Util = 0.000323 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000137254
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531862 n_nop=531758 n_act=4 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007521
n_activity=1887 dram_eff=0.212
bk0: 40a 531829i bk1: 32a 531822i bk2: 20a 531814i bk3: 8a 531814i bk4: 0a 531858i bk5: 0a 531859i bk6: 0a 531860i bk7: 0a 531861i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531864i bk13: 0a 531864i bk14: 0a 531864i bk15: 0a 531864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003759
Bank_Level_Parallism_Col = 1.003817
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003817 

BW Util details:
bwutil = 0.000752 
total_CMD = 531862 
util_bw = 400 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 531326 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531758 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 100 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000163576
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531862 n_nop=531690 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001263
n_activity=2904 dram_eff=0.2314
bk0: 92a 531812i bk1: 60a 531810i bk2: 4a 531819i bk3: 12a 531827i bk4: 0a 531859i bk5: 0a 531860i bk6: 0a 531860i bk7: 0a 531861i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531863i bk13: 0a 531863i bk14: 0a 531863i bk15: 0a 531864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080745
Bank_Level_Parallism_Col = 1.078370
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078370 

BW Util details:
bwutil = 0.001263 
total_CMD = 531862 
util_bw = 672 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 531083 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531690 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000316 
Either_Row_CoL_Bus_Util = 0.000323 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.88019e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531862 n_nop=531726 n_act=4 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009927
n_activity=2391 dram_eff=0.2208
bk0: 52a 531805i bk1: 56a 531814i bk2: 8a 531837i bk3: 16a 531811i bk4: 0a 531859i bk5: 0a 531860i bk6: 0a 531860i bk7: 0a 531861i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531863i bk15: 0a 531865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000993 
total_CMD = 531862 
util_bw = 528 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 531187 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531726 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.70047e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531862 n_nop=531727 n_act=3 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009927
n_activity=2327 dram_eff=0.2269
bk0: 72a 531801i bk1: 52a 531826i bk2: 0a 531861i bk3: 8a 531821i bk4: 0a 531859i bk5: 0a 531859i bk6: 0a 531859i bk7: 0a 531861i bk8: 0a 531861i bk9: 0a 531861i bk10: 0a 531863i bk11: 0a 531864i bk12: 0a 531864i bk13: 0a 531864i bk14: 0a 531864i bk15: 0a 531864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000993 
total_CMD = 531862 
util_bw = 528 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 531225 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531727 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 132 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000254 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.46084e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531862 n_nop=531706 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001143
n_activity=2902 dram_eff=0.2095
bk0: 60a 531812i bk1: 64a 531827i bk2: 20a 531832i bk3: 8a 531832i bk4: 0a 531860i bk5: 0a 531861i bk6: 0a 531861i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531863i bk15: 0a 531864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001143 
total_CMD = 531862 
util_bw = 608 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 531128 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531706 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000293 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531862 n_nop=531718 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001053
n_activity=2513 dram_eff=0.2228
bk0: 44a 531827i bk1: 64a 531820i bk2: 20a 531782i bk3: 12a 531830i bk4: 0a 531859i bk5: 0a 531860i bk6: 0a 531861i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531863i bk14: 0a 531863i bk15: 0a 531864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001053 
total_CMD = 531862 
util_bw = 560 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 531152 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531718 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000263 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000141014
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531862 n_nop=531706 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001143
n_activity=2544 dram_eff=0.239
bk0: 44a 531823i bk1: 68a 531794i bk2: 20a 531823i bk3: 20a 531782i bk4: 0a 531859i bk5: 0a 531859i bk6: 0a 531859i bk7: 0a 531861i bk8: 0a 531861i bk9: 0a 531861i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531863i bk13: 0a 531864i bk14: 0a 531865i bk15: 0a 531865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001143 
total_CMD = 531862 
util_bw = 608 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 531090 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531706 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000293 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0003986
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531862 n_nop=531694 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001233
n_activity=2795 dram_eff=0.2347
bk0: 76a 531797i bk1: 60a 531792i bk2: 16a 531819i bk3: 12a 531819i bk4: 0a 531859i bk5: 0a 531860i bk6: 0a 531860i bk7: 0a 531861i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531863i bk11: 0a 531863i bk12: 0a 531863i bk13: 0a 531863i bk14: 0a 531863i bk15: 0a 531864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024129
Bank_Level_Parallism_Col = 1.024390
Bank_Level_Parallism_Ready = 1.006098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024390 

BW Util details:
bwutil = 0.001233 
total_CMD = 531862 
util_bw = 656 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 531054 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531694 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000316 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000163576
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531862 n_nop=531666 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001444
n_activity=3272 dram_eff=0.2347
bk0: 68a 531813i bk1: 104a 531796i bk2: 12a 531834i bk3: 8a 531812i bk4: 0a 531859i bk5: 0a 531860i bk6: 0a 531860i bk7: 0a 531861i bk8: 0a 531861i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531864i bk12: 0a 531864i bk13: 0a 531864i bk14: 0a 531864i bk15: 0a 531864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.052486
Bank_Level_Parallism_Col = 1.041783
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041783 

BW Util details:
bwutil = 0.001444 
total_CMD = 531862 
util_bw = 768 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 530968 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531666 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000361 
Either_Row_CoL_Bus_Util = 0.000369 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000159816
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=531862 n_nop=531686 n_act=4 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001294
n_activity=2796 dram_eff=0.2461
bk0: 84a 531777i bk1: 68a 531782i bk2: 12a 531824i bk3: 8a 531817i bk4: 0a 531859i bk5: 0a 531859i bk6: 0a 531859i bk7: 0a 531861i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531863i bk12: 0a 531863i bk13: 0a 531863i bk14: 0a 531864i bk15: 0a 531864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024390
Bank_Level_Parallism_Col = 1.022113
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022113 

BW Util details:
bwutil = 0.001294 
total_CMD = 531862 
util_bw = 688 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 531011 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531686 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 172 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000323 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000189899
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531862 n_nop=531646 n_act=4 n_pre=0 n_ref_event=0 n_req=212 n_rd=212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003986
n_activity=3277 dram_eff=0.06469
bk0: 108a 531822i bk1: 56a 531840i bk2: 16a 531834i bk3: 32a 531813i bk4: 0a 531862i bk5: 0a 531862i bk6: 0a 531862i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531862i bk15: 0a 531862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.981132
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050898
Bank_Level_Parallism_Col = 1.048338
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048338 

BW Util details:
bwutil = 0.000399 
total_CMD = 531862 
util_bw = 212 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 531528 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531646 
Read = 212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 212 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 212 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000287669
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531862 n_nop=531690 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003159
n_activity=2796 dram_eff=0.06009
bk0: 68a 531840i bk1: 64a 531828i bk2: 24a 531840i bk3: 12a 531831i bk4: 0a 531862i bk5: 0a 531862i bk6: 0a 531862i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531862i bk15: 0a 531862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003623
Bank_Level_Parallism_Col = 1.003676
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003676 

BW Util details:
bwutil = 0.000316 
total_CMD = 531862 
util_bw = 168 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 531586 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531690 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000316 
Either_Row_CoL_Bus_Util = 0.000323 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=6.76867e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531862 n_nop=531682 n_act=4 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003309
n_activity=2880 dram_eff=0.06111
bk0: 72a 531840i bk1: 68a 531840i bk2: 16a 531840i bk3: 20a 531830i bk4: 0a 531862i bk5: 0a 531862i bk6: 0a 531862i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531862i bk15: 0a 531862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011070
Bank_Level_Parallism_Col = 1.011236
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011236 

BW Util details:
bwutil = 0.000331 
total_CMD = 531862 
util_bw = 176 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 531591 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531682 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 176 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000331 
Either_Row_CoL_Bus_Util = 0.000338 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.69217e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531862 n_nop=531694 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003084
n_activity=2627 dram_eff=0.06243
bk0: 68a 531839i bk1: 68a 531828i bk2: 8a 531834i bk3: 20a 531840i bk4: 0a 531862i bk5: 0a 531862i bk6: 0a 531862i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531862i bk15: 0a 531862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 531862 
util_bw = 164 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 531591 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531694 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000316 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.40093e-06
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531862 n_nop=531706 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002858
n_activity=2516 dram_eff=0.06041
bk0: 56a 531840i bk1: 60a 531837i bk2: 8a 531834i bk3: 28a 531831i bk4: 0a 531862i bk5: 0a 531862i bk6: 0a 531862i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531862i bk15: 0a 531862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000286 
total_CMD = 531862 
util_bw = 152 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 531604 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531706 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000293 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000174857
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531862 n_nop=531730 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002407
n_activity=2439 dram_eff=0.05248
bk0: 56a 531837i bk1: 44a 531840i bk2: 16a 531840i bk3: 12a 531840i bk4: 0a 531862i bk5: 0a 531862i bk6: 0a 531862i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531862i bk15: 0a 531862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000241 
total_CMD = 531862 
util_bw = 128 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 531643 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531730 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000241 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531862 n_nop=531662 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003685
n_activity=3158 dram_eff=0.06206
bk0: 84a 531840i bk1: 88a 531822i bk2: 16a 531840i bk3: 8a 531831i bk4: 0a 531862i bk5: 0a 531862i bk6: 0a 531862i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531862i bk15: 0a 531862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000369 
total_CMD = 531862 
util_bw = 196 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 531551 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531662 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000369 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.58895e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531862 n_nop=531730 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002407
n_activity=2241 dram_eff=0.05712
bk0: 48a 531837i bk1: 44a 531834i bk2: 12a 531840i bk3: 24a 531840i bk4: 0a 531862i bk5: 0a 531862i bk6: 0a 531862i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531862i bk15: 0a 531862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000241 
total_CMD = 531862 
util_bw = 128 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 531637 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531730 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000241 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.88019e-06
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531862 n_nop=531714 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002707
n_activity=2358 dram_eff=0.06107
bk0: 60a 531840i bk1: 56a 531834i bk2: 12a 531834i bk3: 16a 531840i bk4: 0a 531862i bk5: 0a 531862i bk6: 0a 531862i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531862i bk15: 0a 531862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004115
Bank_Level_Parallism_Col = 1.004184
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004184 

BW Util details:
bwutil = 0.000271 
total_CMD = 531862 
util_bw = 144 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 531619 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531714 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000139134
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531862 n_nop=531738 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002256
n_activity=2163 dram_eff=0.05548
bk0: 52a 531840i bk1: 56a 531831i bk2: 8a 531840i bk3: 4a 531831i bk4: 0a 531862i bk5: 0a 531862i bk6: 0a 531862i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531862i bk15: 0a 531862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000226 
total_CMD = 531862 
util_bw = 120 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 531636 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531738 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.27282e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531862 n_nop=531691 n_act=4 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000314
n_activity=2789 dram_eff=0.05988
bk0: 72a 531831i bk1: 64a 531838i bk2: 16a 531840i bk3: 15a 531840i bk4: 0a 531862i bk5: 0a 531862i bk6: 0a 531862i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531862i bk15: 0a 531862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976048
Row_Buffer_Locality_read = 0.976048
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072581
Bank_Level_Parallism_Col = 1.061224
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061224 

BW Util details:
bwutil = 0.000314 
total_CMD = 531862 
util_bw = 167 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 531614 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531691 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 167 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000314 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531862 n_nop=531678 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003384
n_activity=2947 dram_eff=0.06108
bk0: 48a 531840i bk1: 84a 531831i bk2: 32a 531834i bk3: 16a 531840i bk4: 0a 531862i bk5: 0a 531862i bk6: 0a 531862i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531862i bk15: 0a 531862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000338 
total_CMD = 531862 
util_bw = 180 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 531579 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531678 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000338 
Either_Row_CoL_Bus_Util = 0.000346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.33273e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531862 n_nop=531679 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003384
n_activity=2924 dram_eff=0.06156
bk0: 80a 531831i bk1: 80a 531824i bk2: 16a 531834i bk3: 4a 531837i bk4: 0a 531862i bk5: 0a 531862i bk6: 0a 531862i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531862i bk15: 0a 531862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006667
Bank_Level_Parallism_Col = 1.003367
Bank_Level_Parallism_Ready = 1.005556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003367 

BW Util details:
bwutil = 0.000338 
total_CMD = 531862 
util_bw = 180 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 531562 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531679 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000338 
Either_Row_CoL_Bus_Util = 0.000344 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.005464 
queue_avg = 0.000113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000112811
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531862 n_nop=531734 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002331
n_activity=2342 dram_eff=0.05295
bk0: 56a 531840i bk1: 48a 531840i bk2: 12a 531840i bk3: 8a 531831i bk4: 0a 531862i bk5: 0a 531862i bk6: 0a 531862i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531862i bk15: 0a 531862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000233 
total_CMD = 531862 
util_bw = 124 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 531641 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531734 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000233 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.27282e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531862 n_nop=531678 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003384
n_activity=2692 dram_eff=0.06686
bk0: 60a 531837i bk1: 88a 531831i bk2: 16a 531840i bk3: 16a 531825i bk4: 0a 531862i bk5: 0a 531862i bk6: 0a 531862i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531862i bk15: 0a 531862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.084559
Bank_Level_Parallism_Col = 1.070632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070632 

BW Util details:
bwutil = 0.000338 
total_CMD = 531862 
util_bw = 180 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 531590 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531678 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000338 
Either_Row_CoL_Bus_Util = 0.000346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000144774
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=531862 n_nop=531734 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002331
n_activity=2200 dram_eff=0.05636
bk0: 72a 531834i bk1: 32a 531840i bk2: 12a 531825i bk3: 8a 531832i bk4: 0a 531862i bk5: 0a 531862i bk6: 0a 531862i bk7: 0a 531862i bk8: 0a 531862i bk9: 0a 531862i bk10: 0a 531862i bk11: 0a 531862i bk12: 0a 531862i bk13: 0a 531862i bk14: 0a 531862i bk15: 0a 531862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004167
Bank_Level_Parallism_Col = 1.004237
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004237 

BW Util details:
bwutil = 0.000233 
total_CMD = 531862 
util_bw = 124 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 531622 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531862 
n_nop = 531734 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000233 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000280148

========= L2 cache stats =========
L2_cache_bank[0]: Access = 695, Miss = 92, Miss_rate = 0.132, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 814, Miss = 108, Miss_rate = 0.133, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 300, Miss = 60, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 534, Miss = 88, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 214, Miss = 84, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 670, Miss = 132, Miss_rate = 0.197, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 773, Miss = 84, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 309, Miss = 60, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 564, Miss = 73, Miss_rate = 0.129, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 271, Miss = 68, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 677, Miss = 96, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 407, Miss = 76, Miss_rate = 0.187, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 513, Miss = 53, Miss_rate = 0.103, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 281, Miss = 68, Miss_rate = 0.242, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 439, Miss = 76, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 599, Miss = 96, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 459, Miss = 80, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 292, Miss = 64, Miss_rate = 0.219, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 132, Miss = 80, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 495, Miss = 53, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 382, Miss = 76, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 481, Miss = 96, Miss_rate = 0.200, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 454, Miss = 65, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 912, Miss = 98, Miss_rate = 0.107, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[24]: Access = 447, Miss = 96, Miss_rate = 0.215, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 1278, Miss = 82, Miss_rate = 0.064, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 293, Miss = 96, Miss_rate = 0.328, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 629, Miss = 92, Miss_rate = 0.146, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 387, Miss = 120, Miss_rate = 0.310, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 321, Miss = 80, Miss_rate = 0.249, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 568, Miss = 68, Miss_rate = 0.120, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 280, Miss = 116, Miss_rate = 0.414, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 15870
L2_total_cache_misses = 2676
L2_total_cache_miss_rate = 0.1686
L2_total_cache_pending_hits = 31
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1898
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 165
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8870
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32372
icnt_total_pkts_simt_to_mem=32372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32372
Req_Network_cycles = 120114
Req_Network_injected_packets_per_cycle =       0.2695 
Req_Network_conflicts_per_cycle =       0.0234
Req_Network_conflicts_per_cycle_util =       0.2028
Req_Bank_Level_Parallism =       2.3361
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0120
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0042

Reply_Network_injected_packets_num = 32372
Reply_Network_cycles = 120114
Reply_Network_injected_packets_per_cycle =        0.2695
Reply_Network_conflicts_per_cycle =        0.0375
Reply_Network_conflicts_per_cycle_util =       0.3086
Reply_Bank_Level_Parallism =       2.2186
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0009
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0059
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 72610 (inst/sec)
gpgpu_simulation_rate = 7507 (cycle/sec)
gpgpu_silicon_slowdown = 150792x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
kernel_stream_id = 0
gpu_sim_cycle = 5575
gpu_sim_insn = 49174
gpu_ipc =       8.8204
gpu_tot_sim_cycle = 125689
gpu_tot_sim_insn = 1210935
gpu_tot_ipc =       9.6344
gpu_tot_issued_cta = 112
gpu_occupancy = 27.6805% 
gpu_tot_occupancy = 20.3384% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0244
partiton_level_parallism_total  =       0.2586
partiton_level_parallism_util =       4.6897
partiton_level_parallism_util_total  =       2.3411
L2_BW  =       0.8837 GB/Sec
L2_BW_total  =       9.3689 GB/Sec
gpu_total_sim_rate=71231

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 8
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[4]: Access = 1866, Miss = 671, Miss_rate = 0.360, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2111, Miss = 736, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 10
	L1D_cache_core[6]: Access = 1761, Miss = 614, Miss_rate = 0.349, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2182, Miss = 766, Miss_rate = 0.351, Pending_hits = 16, Reservation_fails = 17
	L1D_cache_core[8]: Access = 1818, Miss = 667, Miss_rate = 0.367, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2434, Miss = 786, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 21
	L1D_cache_core[10]: Access = 424, Miss = 235, Miss_rate = 0.554, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 443, Miss = 237, Miss_rate = 0.535, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[12]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 120, Miss = 86, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 170, Miss = 108, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 191, Miss = 119, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5587, Miss = 1076, Miss_rate = 0.193, Pending_hits = 93, Reservation_fails = 378
	L1D_cache_core[19]: Access = 5146, Miss = 1053, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 214
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 93, Reservation_fails = 304
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 80, Reservation_fails = 255
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 86, Reservation_fails = 237
	L1D_cache_core[23]: Access = 5124, Miss = 1027, Miss_rate = 0.200, Pending_hits = 74, Reservation_fails = 247
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 81, Reservation_fails = 239
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 81, Reservation_fails = 238
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 87, Reservation_fails = 254
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 89, Reservation_fails = 306
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 102, Reservation_fails = 289
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 96, Reservation_fails = 335
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 102, Reservation_fails = 295
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 85, Reservation_fails = 328
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 105, Reservation_fails = 265
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 112, Reservation_fails = 307
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90361
	L1D_total_cache_misses = 23123
	L1D_total_cache_miss_rate = 0.2559
	L1D_total_cache_pending_hits = 1602
	L1D_total_cache_reservation_fails = 4567
	L1D_cache_data_port_util = 0.194
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1578
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4481
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 86
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 5009696
gpgpu_n_tot_w_icount = 156553
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14496
gpgpu_n_mem_write_global = 18012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17097
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45324	W0_Idle:338910	W0_Scoreboard:834469	W1:39902	W2:18305	W3:12151	W4:7773	W5:5175	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:217	W32:20407
single_issue_nums: WS0:40960	WS1:39305	WS2:38490	WS3:37798	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115968 {8:14496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720480 {40:18012,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 579840 {40:14496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144096 {8:18012,}
maxmflatency = 606 
max_icnt2mem_latency = 155 
maxmrqlatency = 9 
max_icnt2sh_latency = 34 
averagemflatency = 275 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4887 	25 	75 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25642 	6084 	782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29659 	2492 	357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	31169 	1076 	217 	44 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	73 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5793      5806      5544      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6584      5813      5544     10719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5811      5806      5552      7197         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5795      6300      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6314      5808      9443      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6382      5811     13057      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6376      5794      5544      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5817      5814      5552     13730         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5804      6308      8770      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6315      6376         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9033      6363      8162      8097         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6367      5800      5544      7254         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5804      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5807      5839      7132      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5816      5808      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5803      5807      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5742      6233      5488      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6016      5749      5488      5496         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5746      6244      5488      5494         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5740      5754      5488      7253         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5751      6304      5480      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5740      6245      6747      7033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      9055      6247      7059      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5729      6246      7134      9821         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6312      5729      5480      7068         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6247      6298      7204      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5730      5731      5488      6936         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5742      5729      5480      7009         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5743      5748      5480      7110         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5746      6324      7260      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5741      5740      7187      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5751      6302      5480      5498         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 80.000000 40.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 56.000000 64.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 80.000000 88.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 48.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 60.000000  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 44.000000 104.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 40.000000 32.000000 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 92.000000 60.000000  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000  8.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 72.000000 52.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 64.000000 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 44.000000 64.000000 20.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 44.000000 68.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 76.000000 60.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 68.000000 104.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 84.000000 68.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 108.000000 56.000000 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 64.000000 24.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 72.000000 68.000000 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000  8.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 56.000000 60.000000  8.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 56.000000 44.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 84.000000 88.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 48.000000 44.000000 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 60.000000 56.000000 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 52.000000 56.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 72.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 48.000000 84.000000 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 80.000000 80.000000 16.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 56.000000 48.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 60.000000 88.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 72.000000 32.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/127 = 39.299213
number of bytes read:
dram[0]:      2560      1280       768       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1792      2048       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2560      2816       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1536      2048       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1920       128       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1408      3328       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1280      1024       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2944      1920       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1664      1792       256       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2304      1664         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1920      2048       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1408      2048       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408      2176       640       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2432      1920       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      3328       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      2176       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      3456      1792       512      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2176      2048       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2304      2176       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2176      2176       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1792      1920       256       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1792      1408       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2688      2816       512       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1536      1408       384       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1920      1792       384       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1664      1792       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2304      2048       512       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1536      2688      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2560      2560       512       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1792      1536       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1920      2816       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2304      1024       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159712
Bmin_bank_accesses = 0!
chip skew: 6784/3200 = 2.12
number of bytes accessed:
dram[0]:      2560      1280       768       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1792      2048       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2560      2816       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1536      2048       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1920       128       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1408      3328       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1280      1024       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2944      1920       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1664      1792       256       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2304      1664         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1920      2048       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1408      2048       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408      2176       640       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2432      1920       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      3328       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      2176       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      3456      1792       512      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2176      2048       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2304      2176       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2176      2176       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1792      1920       256       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1792      1408       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2688      2816       512       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1536      1408       384       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1920      1792       384       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1664      1792       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2304      2048       512       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1536      2688      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2560      2560       512       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1792      1536       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1920      2816       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2304      1024       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159712
min_bank_accesses = 0!
chip skew: 6784/3200 = 2.12
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         23        22       195       217    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         22        22       120       314    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         23        22       165       148    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         23        23       254       164    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         23        23       281       229    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         22        22       384       262    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         20        26       128       317    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         21        21       524       321    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         22        22       267       135    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         21        20    none         400    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         22        23       158       208    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         22        23       367       133    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         21        22       471       129    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         23        21       129       260    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         21        23       173       131    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         23        25       268       118    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         21        20       132       202    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         20        21       180       272    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         20        19       161       289    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         21        21       306       131    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         21        19       313       210    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         20        20       165       119    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         20        18       135       340    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         21        18       137       161    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         19        21       432       132    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         19        20       123       543    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         19        20       230       141    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         22        21       261       146    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         22        19       119       145    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         20        20       144       383    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         21        21       134       339    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         20        19       174       129    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        582       587       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        562       594       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        596       593       501       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        606       585       502       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        585       593       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        591       586       501       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        557       592       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        592       565       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        586       600       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        589       551         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        592       596       503       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        582       588       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        588       564       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        597       583       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        588       592       503       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        593       590       503       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        526       532       436       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        535       525       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        516       530       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        525       541       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        528       535       436       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        533       520       437       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        532       507       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        535       543       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        528       529       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        535       535       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        493       528       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        532       528       439       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        523       528       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        518       525       438       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        531       535       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        527       531       438       440         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=556548 n_nop=556376 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001207
n_activity=2825 dram_eff=0.2379
bk0: 80a 556474i bk1: 40a 556508i bk2: 24a 556498i bk3: 24a 556494i bk4: 0a 556544i bk5: 0a 556544i bk6: 0a 556545i bk7: 0a 556547i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556549i bk12: 0a 556549i bk13: 0a 556549i bk14: 0a 556551i bk15: 0a 556551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001207 
total_CMD = 556548 
util_bw = 672 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 555699 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556376 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000309 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000111401
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=556548 n_nop=556404 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001006
n_activity=2617 dram_eff=0.214
bk0: 56a 556513i bk1: 64a 556488i bk2: 8a 556511i bk3: 12a 556514i bk4: 0a 556544i bk5: 0a 556545i bk6: 0a 556546i bk7: 0a 556547i bk8: 0a 556547i bk9: 0a 556547i bk10: 0a 556549i bk11: 0a 556550i bk12: 0a 556550i bk13: 0a 556550i bk14: 0a 556550i bk15: 0a 556550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006644
Bank_Level_Parallism_Col = 1.006734
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006734 

BW Util details:
bwutil = 0.001006 
total_CMD = 556548 
util_bw = 560 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 555857 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556404 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000252 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.62459e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=556548 n_nop=556348 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001409
n_activity=3430 dram_eff=0.2286
bk0: 80a 556475i bk1: 88a 556501i bk2: 16a 556522i bk3: 12a 556514i bk4: 0a 556545i bk5: 0a 556546i bk6: 0a 556546i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556549i bk14: 0a 556549i bk15: 0a 556550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018970
Bank_Level_Parallism_Col = 1.016393
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016393 

BW Util details:
bwutil = 0.001409 
total_CMD = 556548 
util_bw = 784 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 555632 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556348 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.33583e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=556548 n_nop=556400 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001035
n_activity=2273 dram_eff=0.2534
bk0: 48a 556497i bk1: 64a 556478i bk2: 16a 556506i bk3: 16a 556455i bk4: 0a 556545i bk5: 0a 556547i bk6: 0a 556547i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556549i bk14: 0a 556549i bk15: 0a 556549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020513
Bank_Level_Parallism_Col = 1.020725
Bank_Level_Parallism_Ready = 1.006944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020725 

BW Util details:
bwutil = 0.001035 
total_CMD = 556548 
util_bw = 576 
Wasted_Col = 159 
Wasted_Row = 0 
Idle = 555813 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556400 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000745668
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=556548 n_nop=556416 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00092
n_activity=2311 dram_eff=0.2215
bk0: 48a 556506i bk1: 60a 556473i bk2: 4a 556522i bk3: 16a 556497i bk4: 0a 556546i bk5: 0a 556547i bk6: 0a 556547i bk7: 0a 556547i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556549i bk11: 0a 556549i bk12: 0a 556549i bk13: 0a 556549i bk14: 0a 556549i bk15: 0a 556549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000920 
total_CMD = 556548 
util_bw = 512 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 555889 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556416 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000159914
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=556548 n_nop=556376 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001207
n_activity=2859 dram_eff=0.235
bk0: 44a 556512i bk1: 104a 556467i bk2: 8a 556517i bk3: 12a 556506i bk4: 0a 556545i bk5: 0a 556545i bk6: 0a 556545i bk7: 0a 556546i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556549i bk13: 0a 556549i bk14: 0a 556550i bk15: 0a 556551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008451
Bank_Level_Parallism_Col = 1.008547
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008547 

BW Util details:
bwutil = 0.001207 
total_CMD = 556548 
util_bw = 672 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 555729 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556376 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000309 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000131166
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=556548 n_nop=556444 n_act=4 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007187
n_activity=1887 dram_eff=0.212
bk0: 40a 556515i bk1: 32a 556508i bk2: 20a 556500i bk3: 8a 556500i bk4: 0a 556544i bk5: 0a 556545i bk6: 0a 556546i bk7: 0a 556547i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556550i bk13: 0a 556550i bk14: 0a 556550i bk15: 0a 556550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003759
Bank_Level_Parallism_Col = 1.003817
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003817 

BW Util details:
bwutil = 0.000719 
total_CMD = 556548 
util_bw = 400 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 556012 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556444 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 100 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000156321
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=556548 n_nop=556376 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001207
n_activity=2904 dram_eff=0.2314
bk0: 92a 556498i bk1: 60a 556496i bk2: 4a 556505i bk3: 12a 556513i bk4: 0a 556545i bk5: 0a 556546i bk6: 0a 556546i bk7: 0a 556547i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556549i bk13: 0a 556549i bk14: 0a 556549i bk15: 0a 556550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080745
Bank_Level_Parallism_Col = 1.078370
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078370 

BW Util details:
bwutil = 0.001207 
total_CMD = 556548 
util_bw = 672 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 555769 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556376 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000309 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.79679e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=556548 n_nop=556412 n_act=4 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009487
n_activity=2391 dram_eff=0.2208
bk0: 52a 556491i bk1: 56a 556500i bk2: 8a 556523i bk3: 16a 556497i bk4: 0a 556545i bk5: 0a 556546i bk6: 0a 556546i bk7: 0a 556547i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556549i bk15: 0a 556551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000949 
total_CMD = 556548 
util_bw = 528 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 555873 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556412 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.49198e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=556548 n_nop=556413 n_act=3 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009487
n_activity=2327 dram_eff=0.2269
bk0: 72a 556487i bk1: 52a 556512i bk2: 0a 556547i bk3: 8a 556507i bk4: 0a 556545i bk5: 0a 556545i bk6: 0a 556545i bk7: 0a 556547i bk8: 0a 556547i bk9: 0a 556547i bk10: 0a 556549i bk11: 0a 556550i bk12: 0a 556550i bk13: 0a 556550i bk14: 0a 556550i bk15: 0a 556550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000949 
total_CMD = 556548 
util_bw = 528 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 555911 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556413 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 132 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.08556e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=556548 n_nop=556392 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001092
n_activity=2902 dram_eff=0.2095
bk0: 60a 556498i bk1: 64a 556513i bk2: 20a 556518i bk3: 8a 556518i bk4: 0a 556546i bk5: 0a 556547i bk6: 0a 556547i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556549i bk15: 0a 556550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001092 
total_CMD = 556548 
util_bw = 608 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 555814 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556392 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=556548 n_nop=556404 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001006
n_activity=2513 dram_eff=0.2228
bk0: 44a 556513i bk1: 64a 556506i bk2: 20a 556468i bk3: 12a 556516i bk4: 0a 556545i bk5: 0a 556546i bk6: 0a 556547i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556549i bk14: 0a 556549i bk15: 0a 556550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001006 
total_CMD = 556548 
util_bw = 560 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 555838 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556404 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000252 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000134759
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=556548 n_nop=556392 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001092
n_activity=2544 dram_eff=0.239
bk0: 44a 556509i bk1: 68a 556480i bk2: 20a 556509i bk3: 20a 556468i bk4: 0a 556545i bk5: 0a 556545i bk6: 0a 556545i bk7: 0a 556547i bk8: 0a 556547i bk9: 0a 556547i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556549i bk13: 0a 556550i bk14: 0a 556551i bk15: 0a 556551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001092 
total_CMD = 556548 
util_bw = 608 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 555776 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556392 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00038092
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=556548 n_nop=556380 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=2795 dram_eff=0.2347
bk0: 76a 556483i bk1: 60a 556478i bk2: 16a 556505i bk3: 12a 556505i bk4: 0a 556545i bk5: 0a 556546i bk6: 0a 556546i bk7: 0a 556547i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556549i bk11: 0a 556549i bk12: 0a 556549i bk13: 0a 556549i bk14: 0a 556549i bk15: 0a 556550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024129
Bank_Level_Parallism_Col = 1.024390
Bank_Level_Parallism_Ready = 1.006098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024390 

BW Util details:
bwutil = 0.001179 
total_CMD = 556548 
util_bw = 656 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 555740 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556380 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000156321
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=556548 n_nop=556352 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00138
n_activity=3272 dram_eff=0.2347
bk0: 68a 556499i bk1: 104a 556482i bk2: 12a 556520i bk3: 8a 556498i bk4: 0a 556545i bk5: 0a 556546i bk6: 0a 556546i bk7: 0a 556547i bk8: 0a 556547i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556550i bk12: 0a 556550i bk13: 0a 556550i bk14: 0a 556550i bk15: 0a 556550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.052486
Bank_Level_Parallism_Col = 1.041783
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041783 

BW Util details:
bwutil = 0.001380 
total_CMD = 556548 
util_bw = 768 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 555654 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556352 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000345 
Either_Row_CoL_Bus_Util = 0.000352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000152727
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=556548 n_nop=556372 n_act=4 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001236
n_activity=2796 dram_eff=0.2461
bk0: 84a 556463i bk1: 68a 556468i bk2: 12a 556510i bk3: 8a 556503i bk4: 0a 556545i bk5: 0a 556545i bk6: 0a 556545i bk7: 0a 556547i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556549i bk12: 0a 556549i bk13: 0a 556549i bk14: 0a 556550i bk15: 0a 556550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024390
Bank_Level_Parallism_Col = 1.022113
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022113 

BW Util details:
bwutil = 0.001236 
total_CMD = 556548 
util_bw = 688 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 555697 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556372 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 172 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000309 
Either_Row_CoL_Bus_Util = 0.000316 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000181476
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=556548 n_nop=556332 n_act=4 n_pre=0 n_ref_event=0 n_req=212 n_rd=212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003809
n_activity=3277 dram_eff=0.06469
bk0: 108a 556508i bk1: 56a 556526i bk2: 16a 556520i bk3: 32a 556499i bk4: 0a 556548i bk5: 0a 556548i bk6: 0a 556548i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556548i bk15: 0a 556548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.981132
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050898
Bank_Level_Parallism_Col = 1.048338
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048338 

BW Util details:
bwutil = 0.000381 
total_CMD = 556548 
util_bw = 212 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 556214 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556332 
Read = 212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 212 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 212 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000381 
Either_Row_CoL_Bus_Util = 0.000388 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000274909
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=556548 n_nop=556376 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003019
n_activity=2796 dram_eff=0.06009
bk0: 68a 556526i bk1: 64a 556514i bk2: 24a 556526i bk3: 12a 556517i bk4: 0a 556548i bk5: 0a 556548i bk6: 0a 556548i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556548i bk15: 0a 556548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003623
Bank_Level_Parallism_Col = 1.003676
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003676 

BW Util details:
bwutil = 0.000302 
total_CMD = 556548 
util_bw = 168 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 556272 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556376 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000309 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=6.46844e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=556548 n_nop=556368 n_act=4 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003162
n_activity=2880 dram_eff=0.06111
bk0: 72a 556526i bk1: 68a 556526i bk2: 16a 556526i bk3: 20a 556516i bk4: 0a 556548i bk5: 0a 556548i bk6: 0a 556548i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556548i bk15: 0a 556548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011070
Bank_Level_Parallism_Col = 1.011236
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011236 

BW Util details:
bwutil = 0.000316 
total_CMD = 556548 
util_bw = 176 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 556277 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556368 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 176 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000316 
Either_Row_CoL_Bus_Util = 0.000323 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.61711e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=556548 n_nop=556380 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002947
n_activity=2627 dram_eff=0.06243
bk0: 68a 556525i bk1: 68a 556514i bk2: 8a 556520i bk3: 20a 556526i bk4: 0a 556548i bk5: 0a 556548i bk6: 0a 556548i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556548i bk15: 0a 556548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000295 
total_CMD = 556548 
util_bw = 164 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 556277 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556380 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.98395e-06
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=556548 n_nop=556392 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002731
n_activity=2516 dram_eff=0.06041
bk0: 56a 556526i bk1: 60a 556523i bk2: 8a 556520i bk3: 28a 556517i bk4: 0a 556548i bk5: 0a 556548i bk6: 0a 556548i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556548i bk15: 0a 556548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 556548 
util_bw = 152 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 556290 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556392 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000167101
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=556548 n_nop=556416 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00023
n_activity=2439 dram_eff=0.05248
bk0: 56a 556523i bk1: 44a 556526i bk2: 16a 556526i bk3: 12a 556526i bk4: 0a 556548i bk5: 0a 556548i bk6: 0a 556548i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556548i bk15: 0a 556548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000230 
total_CMD = 556548 
util_bw = 128 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 556329 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556416 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=556548 n_nop=556348 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003522
n_activity=3158 dram_eff=0.06206
bk0: 84a 556526i bk1: 88a 556508i bk2: 16a 556526i bk3: 8a 556517i bk4: 0a 556548i bk5: 0a 556548i bk6: 0a 556548i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556548i bk15: 0a 556548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000352 
total_CMD = 556548 
util_bw = 196 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 556237 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556348 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.16363e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=556548 n_nop=556416 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00023
n_activity=2241 dram_eff=0.05712
bk0: 48a 556523i bk1: 44a 556520i bk2: 12a 556526i bk3: 24a 556526i bk4: 0a 556548i bk5: 0a 556548i bk6: 0a 556548i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556548i bk15: 0a 556548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000230 
total_CMD = 556548 
util_bw = 128 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 556323 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556416 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.79679e-06
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=556548 n_nop=556400 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002587
n_activity=2358 dram_eff=0.06107
bk0: 60a 556526i bk1: 56a 556520i bk2: 12a 556520i bk3: 16a 556526i bk4: 0a 556548i bk5: 0a 556548i bk6: 0a 556548i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556548i bk15: 0a 556548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004115
Bank_Level_Parallism_Col = 1.004184
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004184 

BW Util details:
bwutil = 0.000259 
total_CMD = 556548 
util_bw = 144 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 556305 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556400 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000132962
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=556548 n_nop=556424 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002156
n_activity=2163 dram_eff=0.05548
bk0: 52a 556526i bk1: 56a 556517i bk2: 8a 556526i bk3: 4a 556517i bk4: 0a 556548i bk5: 0a 556548i bk6: 0a 556548i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556548i bk15: 0a 556548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000216 
total_CMD = 556548 
util_bw = 120 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 556322 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556424 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000216 
Either_Row_CoL_Bus_Util = 0.000223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.90588e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=556548 n_nop=556377 n_act=4 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003001
n_activity=2789 dram_eff=0.05988
bk0: 72a 556517i bk1: 64a 556524i bk2: 16a 556526i bk3: 15a 556526i bk4: 0a 556548i bk5: 0a 556548i bk6: 0a 556548i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556548i bk15: 0a 556548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976048
Row_Buffer_Locality_read = 0.976048
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072581
Bank_Level_Parallism_Col = 1.061224
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061224 

BW Util details:
bwutil = 0.000300 
total_CMD = 556548 
util_bw = 167 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 556300 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556377 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 167 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000300 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=556548 n_nop=556364 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003234
n_activity=2947 dram_eff=0.06108
bk0: 48a 556526i bk1: 84a 556517i bk2: 32a 556520i bk3: 16a 556526i bk4: 0a 556548i bk5: 0a 556548i bk6: 0a 556548i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556548i bk15: 0a 556548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000323 
total_CMD = 556548 
util_bw = 180 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 556265 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556364 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000323 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.00748e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=556548 n_nop=556365 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003234
n_activity=2924 dram_eff=0.06156
bk0: 80a 556517i bk1: 80a 556510i bk2: 16a 556520i bk3: 4a 556523i bk4: 0a 556548i bk5: 0a 556548i bk6: 0a 556548i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556548i bk15: 0a 556548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006667
Bank_Level_Parallism_Col = 1.003367
Bank_Level_Parallism_Ready = 1.005556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003367 

BW Util details:
bwutil = 0.000323 
total_CMD = 556548 
util_bw = 180 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 556248 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556365 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000323 
Either_Row_CoL_Bus_Util = 0.000329 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.005464 
queue_avg = 0.000108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000107807
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=556548 n_nop=556420 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002228
n_activity=2342 dram_eff=0.05295
bk0: 56a 556526i bk1: 48a 556526i bk2: 12a 556526i bk3: 8a 556517i bk4: 0a 556548i bk5: 0a 556548i bk6: 0a 556548i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556548i bk15: 0a 556548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000223 
total_CMD = 556548 
util_bw = 124 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 556327 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556420 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000223 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.90588e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=556548 n_nop=556364 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003234
n_activity=2692 dram_eff=0.06686
bk0: 60a 556523i bk1: 88a 556517i bk2: 16a 556526i bk3: 16a 556511i bk4: 0a 556548i bk5: 0a 556548i bk6: 0a 556548i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556548i bk15: 0a 556548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.084559
Bank_Level_Parallism_Col = 1.070632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070632 

BW Util details:
bwutil = 0.000323 
total_CMD = 556548 
util_bw = 180 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 556276 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556364 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000323 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000138353
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=556548 n_nop=556420 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002228
n_activity=2200 dram_eff=0.05636
bk0: 72a 556520i bk1: 32a 556526i bk2: 12a 556511i bk3: 8a 556518i bk4: 0a 556548i bk5: 0a 556548i bk6: 0a 556548i bk7: 0a 556548i bk8: 0a 556548i bk9: 0a 556548i bk10: 0a 556548i bk11: 0a 556548i bk12: 0a 556548i bk13: 0a 556548i bk14: 0a 556548i bk15: 0a 556548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004167
Bank_Level_Parallism_Col = 1.004237
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004237 

BW Util details:
bwutil = 0.000223 
total_CMD = 556548 
util_bw = 124 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 556308 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 556548 
n_nop = 556420 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000223 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000267722

========= L2 cache stats =========
L2_cache_bank[0]: Access = 699, Miss = 92, Miss_rate = 0.132, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 818, Miss = 108, Miss_rate = 0.132, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 300, Miss = 60, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 538, Miss = 88, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 214, Miss = 84, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 670, Miss = 132, Miss_rate = 0.197, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 777, Miss = 84, Miss_rate = 0.108, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 309, Miss = 60, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 568, Miss = 73, Miss_rate = 0.129, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 271, Miss = 68, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 681, Miss = 96, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 411, Miss = 76, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 517, Miss = 53, Miss_rate = 0.103, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 281, Miss = 68, Miss_rate = 0.242, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 443, Miss = 76, Miss_rate = 0.172, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 604, Miss = 96, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 459, Miss = 80, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 292, Miss = 64, Miss_rate = 0.219, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 132, Miss = 80, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 499, Miss = 53, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 382, Miss = 76, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 481, Miss = 96, Miss_rate = 0.200, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 458, Miss = 65, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 921, Miss = 98, Miss_rate = 0.106, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[24]: Access = 447, Miss = 96, Miss_rate = 0.215, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 1284, Miss = 82, Miss_rate = 0.064, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 293, Miss = 96, Miss_rate = 0.328, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 633, Miss = 92, Miss_rate = 0.145, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 388, Miss = 120, Miss_rate = 0.309, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 321, Miss = 80, Miss_rate = 0.249, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 572, Miss = 68, Miss_rate = 0.119, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 280, Miss = 116, Miss_rate = 0.414, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 15943
L2_total_cache_misses = 2676
L2_total_cache_miss_rate = 0.1678
L2_total_cache_pending_hits = 31
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4615
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1898
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8621
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 165
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8875
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32508
icnt_total_pkts_simt_to_mem=32508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32508
Req_Network_cycles = 125689
Req_Network_injected_packets_per_cycle =       0.2586 
Req_Network_conflicts_per_cycle =       0.0224
Req_Network_conflicts_per_cycle_util =       0.2029
Req_Bank_Level_Parallism =       2.3411
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0114
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0040

Reply_Network_injected_packets_num = 32508
Reply_Network_cycles = 125689
Reply_Network_injected_packets_per_cycle =        0.2586
Reply_Network_conflicts_per_cycle =        0.0358
Reply_Network_conflicts_per_cycle_util =       0.3080
Reply_Bank_Level_Parallism =       2.2235
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0009
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0056
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 71231 (inst/sec)
gpgpu_simulation_rate = 7393 (cycle/sec)
gpgpu_silicon_slowdown = 153117x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
kernel_stream_id = 0
gpu_sim_cycle = 6491
gpu_sim_insn = 49218
gpu_ipc =       7.5825
gpu_tot_sim_cycle = 132180
gpu_tot_sim_insn = 1260153
gpu_tot_ipc =       9.5336
gpu_tot_issued_cta = 120
gpu_occupancy = 19.2349% 
gpu_tot_occupancy = 20.3236% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0211
partiton_level_parallism_total  =       0.2470
partiton_level_parallism_util =       4.2812
partiton_level_parallism_util_total  =       2.3455
L2_BW  =       0.7645 GB/Sec
L2_BW_total  =       8.9464 GB/Sec
gpu_total_sim_rate=70008

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 8
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[4]: Access = 1866, Miss = 671, Miss_rate = 0.360, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2111, Miss = 736, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 10
	L1D_cache_core[6]: Access = 1761, Miss = 614, Miss_rate = 0.349, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2182, Miss = 766, Miss_rate = 0.351, Pending_hits = 16, Reservation_fails = 17
	L1D_cache_core[8]: Access = 1818, Miss = 667, Miss_rate = 0.367, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2434, Miss = 786, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 21
	L1D_cache_core[10]: Access = 424, Miss = 235, Miss_rate = 0.554, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 443, Miss = 237, Miss_rate = 0.535, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[12]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 120, Miss = 86, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 170, Miss = 108, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 191, Miss = 119, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5587, Miss = 1076, Miss_rate = 0.193, Pending_hits = 93, Reservation_fails = 378
	L1D_cache_core[19]: Access = 5146, Miss = 1053, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 214
	L1D_cache_core[20]: Access = 5675, Miss = 1110, Miss_rate = 0.196, Pending_hits = 93, Reservation_fails = 304
	L1D_cache_core[21]: Access = 4856, Miss = 992, Miss_rate = 0.204, Pending_hits = 80, Reservation_fails = 255
	L1D_cache_core[22]: Access = 5011, Miss = 1017, Miss_rate = 0.203, Pending_hits = 86, Reservation_fails = 237
	L1D_cache_core[23]: Access = 5140, Miss = 1043, Miss_rate = 0.203, Pending_hits = 74, Reservation_fails = 247
	L1D_cache_core[24]: Access = 4702, Miss = 988, Miss_rate = 0.210, Pending_hits = 81, Reservation_fails = 239
	L1D_cache_core[25]: Access = 4875, Miss = 1017, Miss_rate = 0.209, Pending_hits = 81, Reservation_fails = 238
	L1D_cache_core[26]: Access = 132, Miss = 92, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 132, Miss = 92, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 87, Reservation_fails = 254
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 89, Reservation_fails = 306
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 102, Reservation_fails = 289
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 96, Reservation_fails = 335
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 102, Reservation_fails = 295
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 85, Reservation_fails = 328
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 105, Reservation_fails = 265
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 112, Reservation_fails = 307
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90501
	L1D_total_cache_misses = 23258
	L1D_total_cache_miss_rate = 0.2570
	L1D_total_cache_pending_hits = 1602
	L1D_total_cache_reservation_fails = 4567
	L1D_cache_data_port_util = 0.191
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1578
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4481
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 86
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 5066304
gpgpu_n_tot_w_icount = 158322
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14631
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17097
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45976	W0_Idle:345218	W0_Scoreboard:844241	W1:39970	W2:18305	W3:12151	W4:7773	W5:5175	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:21941
single_issue_nums: WS0:41376	WS1:39761	WS2:38971	WS3:38214	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117048 {8:14631,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 585240 {40:14631,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 606 
max_icnt2mem_latency = 155 
maxmrqlatency = 9 
max_icnt2sh_latency = 34 
averagemflatency = 275 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4887 	25 	75 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25779 	6084 	782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29796 	2492 	357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	31306 	1076 	217 	44 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5793      5806      5544      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6584      5813      5544     10719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5811      5806      5552      7197         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5795      6300      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6314      5808      9443      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6382      5811     13057      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6376      5794      5544      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5817      5814      5552     13730         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5804      6308      8770      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6315      6376         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9033      6363      8162      8097         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6367      5800      5544      7254         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5804      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5807      5839      7132      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5816      5808      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5803      5807      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5742      6233      5488      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6016      5749      5488      5496         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5746      6244      5488      5494         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5740      5754      5488      7253         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5751      6304      5480      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5740      6245      6747      7033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      9055      6247      7059      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5729      6246      7134      9821         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6312      5729      5480      7068         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6247      6298      7204      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5730      5731      5488      6936         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5742      5729      5480      7009         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5743      5748      5480      7110         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5746      6324      7260      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5741      5740      7187      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5751      6302      5480      5498         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 80.000000 40.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 56.000000 64.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 80.000000 88.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 48.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 60.000000  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 44.000000 104.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 40.000000 32.000000 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 92.000000 60.000000  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000  8.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 72.000000 52.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 64.000000 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 44.000000 64.000000 20.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 44.000000 68.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 76.000000 60.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 68.000000 104.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 84.000000 68.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 108.000000 56.000000 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 64.000000 24.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 72.000000 68.000000 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000  8.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 56.000000 60.000000  8.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 56.000000 44.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 84.000000 88.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 48.000000 44.000000 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 60.000000 56.000000 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 52.000000 56.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 72.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 48.000000 84.000000 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 80.000000 80.000000 16.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 56.000000 48.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 60.000000 88.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 72.000000 32.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/127 = 39.299213
number of bytes read:
dram[0]:      2560      1280       768       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1792      2048       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2560      2816       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1536      2048       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1920       128       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1408      3328       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1280      1024       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2944      1920       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1664      1792       256       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2304      1664         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1920      2048       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1408      2048       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408      2176       640       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2432      1920       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      3328       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      2176       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      3456      1792       512      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2176      2048       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2304      2176       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2176      2176       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1792      1920       256       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1792      1408       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2688      2816       512       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1536      1408       384       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1920      1792       384       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1664      1792       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2304      2048       512       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1536      2688      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2560      2560       512       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1792      1536       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1920      2816       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2304      1024       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159712
Bmin_bank_accesses = 0!
chip skew: 6784/3200 = 2.12
number of bytes accessed:
dram[0]:      2560      1280       768       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1792      2048       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2560      2816       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1536      2048       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1920       128       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1408      3328       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1280      1024       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2944      1920       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1664      1792       256       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2304      1664         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1920      2048       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1408      2048       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408      2176       640       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2432      1920       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      3328       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      2176       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      3456      1792       512      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2176      2048       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2304      2176       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2176      2176       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1792      1920       256       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1792      1408       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2688      2816       512       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1536      1408       384       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1920      1792       384       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1664      1792       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2304      2048       512       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1536      2688      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2560      2560       512       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1792      1536       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1920      2816       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2304      1024       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159712
min_bank_accesses = 0!
chip skew: 6784/3200 = 2.12
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         23        22       195       218    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         22        22       124       314    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         23        22       167       148    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         23        23       258       170    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         23        23       281       229    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         22        22       384       264    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         20        26       129       317    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         21        21       524       321    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         22        22       267       137    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         21        20    none         400    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         22        23       158       208    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         22        23       367       133    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         21        22       471       132    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         23        21       129       260    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         21        23       176       134    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         23        25       268       122    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         21        20       133       205    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         20        21       181       272    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         20        19       163       291    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         21        21       306       131    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         21        19       317       211    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         20        20       165       119    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         20        18       135       340    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         21        18       137       161    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         19        21       432       132    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         19        20       123       543    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         19        20       232       141    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         22        21       263       146    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         22        19       121       145    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         20        20       144       383    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         21        21       134       339    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         20        19       178       132    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        582       587       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        562       594       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        596       593       501       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        606       585       502       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        585       593       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        591       586       501       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        557       592       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        592       565       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        586       600       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        589       551         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        592       596       503       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        582       588       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        588       564       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        597       583       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        588       592       503       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        593       590       503       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        526       532       436       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        535       525       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        516       530       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        525       541       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        528       535       436       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        533       520       437       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        532       507       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        535       543       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        528       529       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        535       535       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        493       528       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        532       528       439       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        523       528       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        518       525       438       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        531       535       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        527       531       438       440         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=585291 n_nop=585119 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001148
n_activity=2825 dram_eff=0.2379
bk0: 80a 585217i bk1: 40a 585251i bk2: 24a 585241i bk3: 24a 585237i bk4: 0a 585287i bk5: 0a 585287i bk6: 0a 585288i bk7: 0a 585290i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585292i bk12: 0a 585292i bk13: 0a 585292i bk14: 0a 585294i bk15: 0a 585294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001148 
total_CMD = 585291 
util_bw = 672 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 584442 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585119 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00010593
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=585291 n_nop=585147 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009568
n_activity=2617 dram_eff=0.214
bk0: 56a 585256i bk1: 64a 585231i bk2: 8a 585254i bk3: 12a 585257i bk4: 0a 585287i bk5: 0a 585288i bk6: 0a 585289i bk7: 0a 585290i bk8: 0a 585290i bk9: 0a 585290i bk10: 0a 585292i bk11: 0a 585293i bk12: 0a 585293i bk13: 0a 585293i bk14: 0a 585293i bk15: 0a 585293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006644
Bank_Level_Parallism_Col = 1.006734
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006734 

BW Util details:
bwutil = 0.000957 
total_CMD = 585291 
util_bw = 560 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 584600 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585147 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000239 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.20105e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=585291 n_nop=585091 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00134
n_activity=3430 dram_eff=0.2286
bk0: 80a 585218i bk1: 88a 585244i bk2: 16a 585265i bk3: 12a 585257i bk4: 0a 585288i bk5: 0a 585289i bk6: 0a 585289i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585292i bk14: 0a 585292i bk15: 0a 585293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018970
Bank_Level_Parallism_Col = 1.016393
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016393 

BW Util details:
bwutil = 0.001340 
total_CMD = 585291 
util_bw = 784 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 584375 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585091 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000335 
Either_Row_CoL_Bus_Util = 0.000342 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.22112e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=585291 n_nop=585143 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009841
n_activity=2273 dram_eff=0.2534
bk0: 48a 585240i bk1: 64a 585221i bk2: 16a 585249i bk3: 16a 585198i bk4: 0a 585288i bk5: 0a 585290i bk6: 0a 585290i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585292i bk14: 0a 585292i bk15: 0a 585292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020513
Bank_Level_Parallism_Col = 1.020725
Bank_Level_Parallism_Ready = 1.006944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020725 

BW Util details:
bwutil = 0.000984 
total_CMD = 585291 
util_bw = 576 
Wasted_Col = 159 
Wasted_Row = 0 
Idle = 584556 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585143 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000709049
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=585291 n_nop=585159 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008748
n_activity=2311 dram_eff=0.2215
bk0: 48a 585249i bk1: 60a 585216i bk2: 4a 585265i bk3: 16a 585240i bk4: 0a 585289i bk5: 0a 585290i bk6: 0a 585290i bk7: 0a 585290i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585292i bk11: 0a 585292i bk12: 0a 585292i bk13: 0a 585292i bk14: 0a 585292i bk15: 0a 585292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000875 
total_CMD = 585291 
util_bw = 512 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 584632 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585159 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000152061
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=585291 n_nop=585119 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001148
n_activity=2859 dram_eff=0.235
bk0: 44a 585255i bk1: 104a 585210i bk2: 8a 585260i bk3: 12a 585249i bk4: 0a 585288i bk5: 0a 585288i bk6: 0a 585288i bk7: 0a 585289i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585292i bk13: 0a 585292i bk14: 0a 585293i bk15: 0a 585294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008451
Bank_Level_Parallism_Col = 1.008547
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008547 

BW Util details:
bwutil = 0.001148 
total_CMD = 585291 
util_bw = 672 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 584472 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585119 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000124724
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=585291 n_nop=585187 n_act=4 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006834
n_activity=1887 dram_eff=0.212
bk0: 40a 585258i bk1: 32a 585251i bk2: 20a 585243i bk3: 8a 585243i bk4: 0a 585287i bk5: 0a 585288i bk6: 0a 585289i bk7: 0a 585290i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585293i bk13: 0a 585293i bk14: 0a 585293i bk15: 0a 585293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003759
Bank_Level_Parallism_Col = 1.003817
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003817 

BW Util details:
bwutil = 0.000683 
total_CMD = 585291 
util_bw = 400 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 584755 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585187 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 100 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000148644
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=585291 n_nop=585119 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001148
n_activity=2904 dram_eff=0.2314
bk0: 92a 585241i bk1: 60a 585239i bk2: 4a 585248i bk3: 12a 585256i bk4: 0a 585288i bk5: 0a 585289i bk6: 0a 585289i bk7: 0a 585290i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585292i bk13: 0a 585292i bk14: 0a 585292i bk15: 0a 585293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080745
Bank_Level_Parallism_Col = 1.078370
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078370 

BW Util details:
bwutil = 0.001148 
total_CMD = 585291 
util_bw = 672 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 584512 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585119 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.70855e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=585291 n_nop=585155 n_act=4 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009021
n_activity=2391 dram_eff=0.2208
bk0: 52a 585234i bk1: 56a 585243i bk2: 8a 585266i bk3: 16a 585240i bk4: 0a 585288i bk5: 0a 585289i bk6: 0a 585289i bk7: 0a 585290i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585292i bk15: 0a 585294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000902 
total_CMD = 585291 
util_bw = 528 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 584616 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585155 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.27138e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=585291 n_nop=585156 n_act=3 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009021
n_activity=2327 dram_eff=0.2269
bk0: 72a 585230i bk1: 52a 585255i bk2: 0a 585290i bk3: 8a 585250i bk4: 0a 585288i bk5: 0a 585288i bk6: 0a 585288i bk7: 0a 585290i bk8: 0a 585290i bk9: 0a 585290i bk10: 0a 585292i bk11: 0a 585293i bk12: 0a 585293i bk13: 0a 585293i bk14: 0a 585293i bk15: 0a 585293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000902 
total_CMD = 585291 
util_bw = 528 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 584654 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585156 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 132 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000226 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.68848e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=585291 n_nop=585135 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001039
n_activity=2902 dram_eff=0.2095
bk0: 60a 585241i bk1: 64a 585256i bk2: 20a 585261i bk3: 8a 585261i bk4: 0a 585289i bk5: 0a 585290i bk6: 0a 585290i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585292i bk15: 0a 585293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001039 
total_CMD = 585291 
util_bw = 608 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 584557 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585135 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=585291 n_nop=585147 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009568
n_activity=2513 dram_eff=0.2228
bk0: 44a 585256i bk1: 64a 585249i bk2: 20a 585211i bk3: 12a 585259i bk4: 0a 585288i bk5: 0a 585289i bk6: 0a 585290i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585292i bk14: 0a 585292i bk15: 0a 585293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000957 
total_CMD = 585291 
util_bw = 560 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 584581 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585147 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000239 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000128141
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=585291 n_nop=585135 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001039
n_activity=2544 dram_eff=0.239
bk0: 44a 585252i bk1: 68a 585223i bk2: 20a 585252i bk3: 20a 585211i bk4: 0a 585288i bk5: 0a 585288i bk6: 0a 585288i bk7: 0a 585290i bk8: 0a 585290i bk9: 0a 585290i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585292i bk13: 0a 585293i bk14: 0a 585294i bk15: 0a 585294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001039 
total_CMD = 585291 
util_bw = 608 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 584519 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585135 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000362213
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=585291 n_nop=585123 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001121
n_activity=2795 dram_eff=0.2347
bk0: 76a 585226i bk1: 60a 585221i bk2: 16a 585248i bk3: 12a 585248i bk4: 0a 585288i bk5: 0a 585289i bk6: 0a 585289i bk7: 0a 585290i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585292i bk11: 0a 585292i bk12: 0a 585292i bk13: 0a 585292i bk14: 0a 585292i bk15: 0a 585293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024129
Bank_Level_Parallism_Col = 1.024390
Bank_Level_Parallism_Ready = 1.006098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024390 

BW Util details:
bwutil = 0.001121 
total_CMD = 585291 
util_bw = 656 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 584483 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585123 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000280 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000148644
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=585291 n_nop=585095 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001312
n_activity=3272 dram_eff=0.2347
bk0: 68a 585242i bk1: 104a 585225i bk2: 12a 585263i bk3: 8a 585241i bk4: 0a 585288i bk5: 0a 585289i bk6: 0a 585289i bk7: 0a 585290i bk8: 0a 585290i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585293i bk12: 0a 585293i bk13: 0a 585293i bk14: 0a 585293i bk15: 0a 585293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.052486
Bank_Level_Parallism_Col = 1.041783
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041783 

BW Util details:
bwutil = 0.001312 
total_CMD = 585291 
util_bw = 768 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 584397 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585095 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000328 
Either_Row_CoL_Bus_Util = 0.000335 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000145227
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=585291 n_nop=585115 n_act=4 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001175
n_activity=2796 dram_eff=0.2461
bk0: 84a 585206i bk1: 68a 585211i bk2: 12a 585253i bk3: 8a 585246i bk4: 0a 585288i bk5: 0a 585288i bk6: 0a 585288i bk7: 0a 585290i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585292i bk12: 0a 585292i bk13: 0a 585292i bk14: 0a 585293i bk15: 0a 585293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024390
Bank_Level_Parallism_Col = 1.022113
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022113 

BW Util details:
bwutil = 0.001175 
total_CMD = 585291 
util_bw = 688 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 584440 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585115 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 172 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000301 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000172564
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=585291 n_nop=585075 n_act=4 n_pre=0 n_ref_event=0 n_req=212 n_rd=212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003622
n_activity=3277 dram_eff=0.06469
bk0: 108a 585251i bk1: 56a 585269i bk2: 16a 585263i bk3: 32a 585242i bk4: 0a 585291i bk5: 0a 585291i bk6: 0a 585291i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585291i bk15: 0a 585291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.981132
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050898
Bank_Level_Parallism_Col = 1.048338
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048338 

BW Util details:
bwutil = 0.000362 
total_CMD = 585291 
util_bw = 212 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 584957 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585075 
Read = 212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 212 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 212 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000362 
Either_Row_CoL_Bus_Util = 0.000369 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000261408
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=585291 n_nop=585119 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000287
n_activity=2796 dram_eff=0.06009
bk0: 68a 585269i bk1: 64a 585257i bk2: 24a 585269i bk3: 12a 585260i bk4: 0a 585291i bk5: 0a 585291i bk6: 0a 585291i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585291i bk15: 0a 585291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003623
Bank_Level_Parallism_Col = 1.003676
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003676 

BW Util details:
bwutil = 0.000287 
total_CMD = 585291 
util_bw = 168 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 585015 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585119 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=6.15079e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=585291 n_nop=585111 n_act=4 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003007
n_activity=2880 dram_eff=0.06111
bk0: 72a 585269i bk1: 68a 585269i bk2: 16a 585269i bk3: 20a 585259i bk4: 0a 585291i bk5: 0a 585291i bk6: 0a 585291i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585291i bk15: 0a 585291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011070
Bank_Level_Parallism_Col = 1.011236
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011236 

BW Util details:
bwutil = 0.000301 
total_CMD = 585291 
util_bw = 176 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 585020 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585111 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 176 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000308 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.5377e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=585291 n_nop=585123 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002802
n_activity=2627 dram_eff=0.06243
bk0: 68a 585268i bk1: 68a 585257i bk2: 8a 585263i bk3: 20a 585269i bk4: 0a 585291i bk5: 0a 585291i bk6: 0a 585291i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585291i bk15: 0a 585291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000280 
total_CMD = 585291 
util_bw = 164 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 585020 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585123 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000280 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.54276e-06
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=585291 n_nop=585135 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002597
n_activity=2516 dram_eff=0.06041
bk0: 56a 585269i bk1: 60a 585266i bk2: 8a 585263i bk3: 28a 585260i bk4: 0a 585291i bk5: 0a 585291i bk6: 0a 585291i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585291i bk15: 0a 585291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000260 
total_CMD = 585291 
util_bw = 152 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 585033 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585135 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000158895
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=585291 n_nop=585159 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002187
n_activity=2439 dram_eff=0.05248
bk0: 56a 585266i bk1: 44a 585269i bk2: 16a 585269i bk3: 12a 585269i bk4: 0a 585291i bk5: 0a 585291i bk6: 0a 585291i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585291i bk15: 0a 585291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000219 
total_CMD = 585291 
util_bw = 128 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 585072 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585159 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=585291 n_nop=585091 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003349
n_activity=3158 dram_eff=0.06206
bk0: 84a 585269i bk1: 88a 585251i bk2: 16a 585269i bk3: 8a 585260i bk4: 0a 585291i bk5: 0a 585291i bk6: 0a 585291i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585291i bk15: 0a 585291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000335 
total_CMD = 585291 
util_bw = 196 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 584980 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585091 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000335 
Either_Row_CoL_Bus_Util = 0.000342 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.71361e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=585291 n_nop=585159 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002187
n_activity=2241 dram_eff=0.05712
bk0: 48a 585266i bk1: 44a 585263i bk2: 12a 585269i bk3: 24a 585269i bk4: 0a 585291i bk5: 0a 585291i bk6: 0a 585291i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585291i bk15: 0a 585291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000219 
total_CMD = 585291 
util_bw = 128 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 585066 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585159 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.70855e-06
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=585291 n_nop=585143 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000246
n_activity=2358 dram_eff=0.06107
bk0: 60a 585269i bk1: 56a 585263i bk2: 12a 585263i bk3: 16a 585269i bk4: 0a 585291i bk5: 0a 585291i bk6: 0a 585291i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585291i bk15: 0a 585291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004115
Bank_Level_Parallism_Col = 1.004184
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004184 

BW Util details:
bwutil = 0.000246 
total_CMD = 585291 
util_bw = 144 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 585048 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585143 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000126433
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=585291 n_nop=585167 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000205
n_activity=2163 dram_eff=0.05548
bk0: 52a 585269i bk1: 56a 585260i bk2: 8a 585269i bk3: 4a 585260i bk4: 0a 585291i bk5: 0a 585291i bk6: 0a 585291i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585291i bk15: 0a 585291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000205 
total_CMD = 585291 
util_bw = 120 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 585065 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585167 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000205 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.51763e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=585291 n_nop=585120 n_act=4 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002853
n_activity=2789 dram_eff=0.05988
bk0: 72a 585260i bk1: 64a 585267i bk2: 16a 585269i bk3: 15a 585269i bk4: 0a 585291i bk5: 0a 585291i bk6: 0a 585291i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585291i bk15: 0a 585291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976048
Row_Buffer_Locality_read = 0.976048
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072581
Bank_Level_Parallism_Col = 1.061224
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061224 

BW Util details:
bwutil = 0.000285 
total_CMD = 585291 
util_bw = 167 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 585043 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585120 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 167 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=585291 n_nop=585107 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003075
n_activity=2947 dram_eff=0.06108
bk0: 48a 585269i bk1: 84a 585260i bk2: 32a 585263i bk3: 16a 585269i bk4: 0a 585291i bk5: 0a 585291i bk6: 0a 585291i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585291i bk15: 0a 585291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 585291 
util_bw = 180 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 585008 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585107 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.66335e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=585291 n_nop=585108 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003075
n_activity=2924 dram_eff=0.06156
bk0: 80a 585260i bk1: 80a 585253i bk2: 16a 585263i bk3: 4a 585266i bk4: 0a 585291i bk5: 0a 585291i bk6: 0a 585291i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585291i bk15: 0a 585291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006667
Bank_Level_Parallism_Col = 1.003367
Bank_Level_Parallism_Ready = 1.005556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003367 

BW Util details:
bwutil = 0.000308 
total_CMD = 585291 
util_bw = 180 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 584991 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585108 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.005464 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000102513
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=585291 n_nop=585163 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002119
n_activity=2342 dram_eff=0.05295
bk0: 56a 585269i bk1: 48a 585269i bk2: 12a 585269i bk3: 8a 585260i bk4: 0a 585291i bk5: 0a 585291i bk6: 0a 585291i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585291i bk15: 0a 585291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000212 
total_CMD = 585291 
util_bw = 124 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 585070 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585163 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.51763e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=585291 n_nop=585107 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003075
n_activity=2692 dram_eff=0.06686
bk0: 60a 585266i bk1: 88a 585260i bk2: 16a 585269i bk3: 16a 585254i bk4: 0a 585291i bk5: 0a 585291i bk6: 0a 585291i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585291i bk15: 0a 585291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.084559
Bank_Level_Parallism_Col = 1.070632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070632 

BW Util details:
bwutil = 0.000308 
total_CMD = 585291 
util_bw = 180 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 585019 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585107 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000131558
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=585291 n_nop=585163 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002119
n_activity=2200 dram_eff=0.05636
bk0: 72a 585263i bk1: 32a 585269i bk2: 12a 585254i bk3: 8a 585261i bk4: 0a 585291i bk5: 0a 585291i bk6: 0a 585291i bk7: 0a 585291i bk8: 0a 585291i bk9: 0a 585291i bk10: 0a 585291i bk11: 0a 585291i bk12: 0a 585291i bk13: 0a 585291i bk14: 0a 585291i bk15: 0a 585291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004167
Bank_Level_Parallism_Col = 1.004237
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004237 

BW Util details:
bwutil = 0.000212 
total_CMD = 585291 
util_bw = 124 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 585051 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 585291 
n_nop = 585163 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000254574

========= L2 cache stats =========
L2_cache_bank[0]: Access = 703, Miss = 92, Miss_rate = 0.131, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 818, Miss = 108, Miss_rate = 0.132, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 300, Miss = 60, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 542, Miss = 88, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 214, Miss = 84, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 675, Miss = 132, Miss_rate = 0.196, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 793, Miss = 84, Miss_rate = 0.106, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 313, Miss = 60, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 568, Miss = 73, Miss_rate = 0.129, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 271, Miss = 68, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 685, Miss = 96, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 411, Miss = 76, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 517, Miss = 53, Miss_rate = 0.103, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 285, Miss = 68, Miss_rate = 0.239, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 443, Miss = 76, Miss_rate = 0.172, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 604, Miss = 96, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 459, Miss = 80, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 296, Miss = 64, Miss_rate = 0.216, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 132, Miss = 80, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 499, Miss = 53, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 382, Miss = 76, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 481, Miss = 96, Miss_rate = 0.200, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 458, Miss = 65, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 921, Miss = 98, Miss_rate = 0.106, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[24]: Access = 455, Miss = 96, Miss_rate = 0.211, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 1284, Miss = 82, Miss_rate = 0.064, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 293, Miss = 96, Miss_rate = 0.328, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 633, Miss = 92, Miss_rate = 0.145, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 393, Miss = 120, Miss_rate = 0.305, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 326, Miss = 80, Miss_rate = 0.245, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 576, Miss = 68, Miss_rate = 0.118, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 280, Miss = 116, Miss_rate = 0.414, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 16010
L2_total_cache_misses = 2676
L2_total_cache_miss_rate = 0.1671
L2_total_cache_pending_hits = 31
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4681
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1898
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8622
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 165
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7134
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8876
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32645
icnt_total_pkts_simt_to_mem=32645
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32645
Req_Network_cycles = 132180
Req_Network_injected_packets_per_cycle =       0.2470 
Req_Network_conflicts_per_cycle =       0.0214
Req_Network_conflicts_per_cycle_util =       0.2028
Req_Bank_Level_Parallism =       2.3455
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0109
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0039

Reply_Network_injected_packets_num = 32645
Reply_Network_cycles = 132180
Reply_Network_injected_packets_per_cycle =        0.2470
Reply_Network_conflicts_per_cycle =        0.0341
Reply_Network_conflicts_per_cycle_util =       0.3073
Reply_Bank_Level_Parallism =       2.2280
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0054
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 70008 (inst/sec)
gpgpu_simulation_rate = 7343 (cycle/sec)
gpgpu_silicon_slowdown = 154160x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
kernel_stream_id = 0
gpu_sim_cycle = 5325
gpu_sim_insn = 49152
gpu_ipc =       9.2304
gpu_tot_sim_cycle = 137505
gpu_tot_sim_insn = 1309305
gpu_tot_ipc =       9.5219
gpu_tot_issued_cta = 128
gpu_occupancy = 32.5467% 
gpu_tot_occupancy = 20.4147% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0240
partiton_level_parallism_total  =       0.2383
partiton_level_parallism_util =       5.8182
partiton_level_parallism_util_total  =       2.3510
L2_BW  =       0.8707 GB/Sec
L2_BW_total  =       8.6336 GB/Sec
gpu_total_sim_rate=72739

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 8
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 13, Reservation_fails = 20
	L1D_cache_core[4]: Access = 1866, Miss = 671, Miss_rate = 0.360, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2111, Miss = 736, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 10
	L1D_cache_core[6]: Access = 1761, Miss = 614, Miss_rate = 0.349, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2182, Miss = 766, Miss_rate = 0.351, Pending_hits = 16, Reservation_fails = 17
	L1D_cache_core[8]: Access = 1818, Miss = 667, Miss_rate = 0.367, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2434, Miss = 786, Miss_rate = 0.323, Pending_hits = 19, Reservation_fails = 21
	L1D_cache_core[10]: Access = 424, Miss = 235, Miss_rate = 0.554, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 443, Miss = 237, Miss_rate = 0.535, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[12]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 120, Miss = 86, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 170, Miss = 108, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 191, Miss = 119, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5587, Miss = 1076, Miss_rate = 0.193, Pending_hits = 93, Reservation_fails = 378
	L1D_cache_core[19]: Access = 5146, Miss = 1053, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 214
	L1D_cache_core[20]: Access = 5675, Miss = 1110, Miss_rate = 0.196, Pending_hits = 93, Reservation_fails = 304
	L1D_cache_core[21]: Access = 4856, Miss = 992, Miss_rate = 0.204, Pending_hits = 80, Reservation_fails = 255
	L1D_cache_core[22]: Access = 5011, Miss = 1017, Miss_rate = 0.203, Pending_hits = 86, Reservation_fails = 237
	L1D_cache_core[23]: Access = 5140, Miss = 1043, Miss_rate = 0.203, Pending_hits = 74, Reservation_fails = 247
	L1D_cache_core[24]: Access = 4702, Miss = 988, Miss_rate = 0.210, Pending_hits = 81, Reservation_fails = 239
	L1D_cache_core[25]: Access = 4875, Miss = 1017, Miss_rate = 0.209, Pending_hits = 81, Reservation_fails = 238
	L1D_cache_core[26]: Access = 132, Miss = 92, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 132, Miss = 92, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 148, Miss = 100, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 128, Miss = 90, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 148, Miss = 100, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 140, Miss = 96, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 299, Miss = 168, Miss_rate = 0.562, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 533, Miss = 267, Miss_rate = 0.501, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3637, Miss = 895, Miss_rate = 0.246, Pending_hits = 87, Reservation_fails = 254
	L1D_cache_core[35]: Access = 3682, Miss = 918, Miss_rate = 0.249, Pending_hits = 89, Reservation_fails = 306
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 102, Reservation_fails = 289
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 96, Reservation_fails = 335
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 102, Reservation_fails = 295
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 85, Reservation_fails = 328
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 105, Reservation_fails = 265
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 112, Reservation_fails = 307
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90629
	L1D_total_cache_misses = 23386
	L1D_total_cache_miss_rate = 0.2580
	L1D_total_cache_pending_hits = 1602
	L1D_total_cache_reservation_fails = 4567
	L1D_cache_data_port_util = 0.190
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1578
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4481
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 86
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 5119552
gpgpu_n_tot_w_icount = 159986
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14759
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17097
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:46599	W0_Idle:345529	W0_Scoreboard:852111	W1:39970	W2:18305	W3:12151	W4:7773	W5:5175	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:23477
single_issue_nums: WS0:41792	WS1:40177	WS2:39387	WS3:38630	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118072 {8:14759,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 590360 {40:14759,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 606 
max_icnt2mem_latency = 155 
maxmrqlatency = 9 
max_icnt2sh_latency = 34 
averagemflatency = 275 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4887 	25 	75 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25907 	6084 	782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29924 	2492 	357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	31434 	1076 	217 	44 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5793      5806      5544      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6584      5813      5544     10719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5811      5806      5552      7197         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5795      6300      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6314      5808      9443      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6382      5811     13057      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6376      5794      5544      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5817      5814      5552     13730         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5804      6308      8770      5558         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6315      6376         0      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      9033      6363      8162      8097         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6367      5800      5544      7254         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5804      5544      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5807      5839      7132      5560         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5816      5808      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5803      5807      5552      5554         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5742      6233      5488      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6016      5749      5488      5496         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5746      6244      5488      5494         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5740      5754      5488      7253         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5751      6304      5480      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5740      6245      6747      7033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      9055      6247      7059      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5729      6246      7134      9821         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6312      5729      5480      7068         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6247      6298      7204      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5730      5731      5488      6936         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5742      5729      5480      7009         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5743      5748      5480      7110         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5746      6324      7260      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5741      5740      7187      5490         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5751      6302      5480      5498         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 80.000000 40.000000 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 56.000000 64.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 80.000000 88.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 48.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 60.000000  4.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 44.000000 104.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 40.000000 32.000000 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 92.000000 60.000000  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000  8.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 72.000000 52.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 64.000000 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 44.000000 64.000000 20.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 44.000000 68.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 76.000000 60.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 68.000000 104.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 84.000000 68.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 108.000000 56.000000 16.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 64.000000 24.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 72.000000 68.000000 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000  8.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 56.000000 60.000000  8.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 56.000000 44.000000 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 84.000000 88.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 48.000000 44.000000 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 60.000000 56.000000 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 52.000000 56.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 72.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 48.000000 84.000000 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 80.000000 80.000000 16.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 56.000000 48.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 60.000000 88.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 72.000000 32.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/127 = 39.299213
number of bytes read:
dram[0]:      2560      1280       768       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1792      2048       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2560      2816       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1536      2048       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1920       128       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1408      3328       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1280      1024       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2944      1920       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1664      1792       256       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2304      1664         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1920      2048       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1408      2048       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408      2176       640       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2432      1920       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      3328       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      2176       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      3456      1792       512      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2176      2048       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2304      2176       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2176      2176       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1792      1920       256       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1792      1408       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2688      2816       512       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1536      1408       384       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1920      1792       384       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1664      1792       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2304      2048       512       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1536      2688      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2560      2560       512       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1792      1536       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1920      2816       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2304      1024       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 159712
Bmin_bank_accesses = 0!
chip skew: 6784/3200 = 2.12
number of bytes accessed:
dram[0]:      2560      1280       768       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1792      2048       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2560      2816       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1536      2048       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1536      1920       128       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1408      3328       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1280      1024       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2944      1920       128       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1664      1792       256       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2304      1664         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1920      2048       640       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1408      2048       640       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408      2176       640       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2432      1920       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2176      3328       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      2688      2176       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      3456      1792       512      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      2176      2048       768       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      2304      2176       512       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      2176      2176       256       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1792      1920       256       896         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      1792      1408       512       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      2688      2816       512       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      1536      1408       384       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1920      1792       384       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1664      1792       256       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      2304      2048       512       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1536      2688      1024       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      2560      2560       512       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1792      1536       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1920      2816       512       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      2304      1024       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 159712
min_bank_accesses = 0!
chip skew: 6784/3200 = 2.12
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         23        22       197       219    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         22        22       124       316    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         23        22       167       148    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         23        23       259       170    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         23        23       281       231    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         22        22       388       267    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         20        26       129       321    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         21        21       532       324    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         22        22       267       137    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         21        20    none         404    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         22        23       158       208    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         22        23       371       133    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         21        22       472       132    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         23        21       129       262    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         21        23       176       134    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         23        25       270       122    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         21        20       133       205    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         20        21       181       274    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         20        19       163       292    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         21        21       310       131    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         21        19       320       212    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         20        20       165       119    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         20        18       135       344    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         21        18       137       161    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         19        21       437       132    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         19        20       123       551    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         19        20       234       141    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         22        21       264       146    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         22        19       121       145    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         20        20       144       387    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         21        21       134       343    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         20        19       178       132    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        582       587       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        562       594       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        596       593       501       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        606       585       502       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        585       593       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        591       586       501       505         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        557       592       502       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        592       565       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        586       600       501       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        589       551         0       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        592       596       503       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        582       588       503       502         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        588       564       502       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        597       583       501       501         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        588       592       503       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        593       590       503       504         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        526       532       436       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        535       525       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        516       530       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        525       541       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        528       535       436       445         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        533       520       437       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        532       507       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        535       543       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        528       529       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        535       535       436       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        493       528       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        532       528       439       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        523       528       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        518       525       438       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        531       535       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        527       531       438       440         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=608869 n_nop=608697 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001104
n_activity=2825 dram_eff=0.2379
bk0: 80a 608795i bk1: 40a 608829i bk2: 24a 608819i bk3: 24a 608815i bk4: 0a 608865i bk5: 0a 608865i bk6: 0a 608866i bk7: 0a 608868i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608870i bk12: 0a 608870i bk13: 0a 608870i bk14: 0a 608872i bk15: 0a 608872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001104 
total_CMD = 608869 
util_bw = 672 
Wasted_Col = 177 
Wasted_Row = 0 
Idle = 608020 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608697 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000276 
Either_Row_CoL_Bus_Util = 0.000282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000101828
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=608869 n_nop=608725 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009197
n_activity=2617 dram_eff=0.214
bk0: 56a 608834i bk1: 64a 608809i bk2: 8a 608832i bk3: 12a 608835i bk4: 0a 608865i bk5: 0a 608866i bk6: 0a 608867i bk7: 0a 608868i bk8: 0a 608868i bk9: 0a 608868i bk10: 0a 608870i bk11: 0a 608871i bk12: 0a 608871i bk13: 0a 608871i bk14: 0a 608871i bk15: 0a 608871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006644
Bank_Level_Parallism_Col = 1.006734
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006734 

BW Util details:
bwutil = 0.000920 
total_CMD = 608869 
util_bw = 560 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 608178 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608725 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.88347e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=608869 n_nop=608669 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001288
n_activity=3430 dram_eff=0.2286
bk0: 80a 608796i bk1: 88a 608822i bk2: 16a 608843i bk3: 12a 608835i bk4: 0a 608866i bk5: 0a 608867i bk6: 0a 608867i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608870i bk14: 0a 608870i bk15: 0a 608871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018970
Bank_Level_Parallism_Col = 1.016393
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016393 

BW Util details:
bwutil = 0.001288 
total_CMD = 608869 
util_bw = 784 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 607953 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608669 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000322 
Either_Row_CoL_Bus_Util = 0.000328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.13511e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=608869 n_nop=608721 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000946
n_activity=2273 dram_eff=0.2534
bk0: 48a 608818i bk1: 64a 608799i bk2: 16a 608827i bk3: 16a 608776i bk4: 0a 608866i bk5: 0a 608868i bk6: 0a 608868i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608870i bk14: 0a 608870i bk15: 0a 608870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020513
Bank_Level_Parallism_Col = 1.020725
Bank_Level_Parallism_Ready = 1.006944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020725 

BW Util details:
bwutil = 0.000946 
total_CMD = 608869 
util_bw = 576 
Wasted_Col = 159 
Wasted_Row = 0 
Idle = 608134 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608721 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000681592
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=608869 n_nop=608737 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008409
n_activity=2311 dram_eff=0.2215
bk0: 48a 608827i bk1: 60a 608794i bk2: 4a 608843i bk3: 16a 608818i bk4: 0a 608867i bk5: 0a 608868i bk6: 0a 608868i bk7: 0a 608868i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608870i bk11: 0a 608870i bk12: 0a 608870i bk13: 0a 608870i bk14: 0a 608870i bk15: 0a 608870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000841 
total_CMD = 608869 
util_bw = 512 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 608210 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608737 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000146173
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=608869 n_nop=608697 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001104
n_activity=2859 dram_eff=0.235
bk0: 44a 608833i bk1: 104a 608788i bk2: 8a 608838i bk3: 12a 608827i bk4: 0a 608866i bk5: 0a 608866i bk6: 0a 608866i bk7: 0a 608867i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608870i bk13: 0a 608870i bk14: 0a 608871i bk15: 0a 608872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008451
Bank_Level_Parallism_Col = 1.008547
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008547 

BW Util details:
bwutil = 0.001104 
total_CMD = 608869 
util_bw = 672 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 608050 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608697 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000276 
Either_Row_CoL_Bus_Util = 0.000282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000119894
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=608869 n_nop=608765 n_act=4 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000657
n_activity=1887 dram_eff=0.212
bk0: 40a 608836i bk1: 32a 608829i bk2: 20a 608821i bk3: 8a 608821i bk4: 0a 608865i bk5: 0a 608866i bk6: 0a 608867i bk7: 0a 608868i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608871i bk13: 0a 608871i bk14: 0a 608871i bk15: 0a 608871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003759
Bank_Level_Parallism_Col = 1.003817
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003817 

BW Util details:
bwutil = 0.000657 
total_CMD = 608869 
util_bw = 400 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 608333 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608765 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 100 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000142888
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=608869 n_nop=608697 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001104
n_activity=2904 dram_eff=0.2314
bk0: 92a 608819i bk1: 60a 608817i bk2: 4a 608826i bk3: 12a 608834i bk4: 0a 608866i bk5: 0a 608867i bk6: 0a 608867i bk7: 0a 608868i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608870i bk13: 0a 608870i bk14: 0a 608870i bk15: 0a 608871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080745
Bank_Level_Parallism_Col = 1.078370
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078370 

BW Util details:
bwutil = 0.001104 
total_CMD = 608869 
util_bw = 672 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 608090 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608697 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000276 
Either_Row_CoL_Bus_Util = 0.000282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.64239e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=608869 n_nop=608733 n_act=4 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008672
n_activity=2391 dram_eff=0.2208
bk0: 52a 608812i bk1: 56a 608821i bk2: 8a 608844i bk3: 16a 608818i bk4: 0a 608866i bk5: 0a 608867i bk6: 0a 608867i bk7: 0a 608868i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608870i bk15: 0a 608872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000867 
total_CMD = 608869 
util_bw = 528 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 608194 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608733 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.10597e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=608869 n_nop=608734 n_act=3 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008672
n_activity=2327 dram_eff=0.2269
bk0: 72a 608808i bk1: 52a 608833i bk2: 0a 608868i bk3: 8a 608828i bk4: 0a 608866i bk5: 0a 608866i bk6: 0a 608866i bk7: 0a 608868i bk8: 0a 608868i bk9: 0a 608868i bk10: 0a 608870i bk11: 0a 608871i bk12: 0a 608871i bk13: 0a 608871i bk14: 0a 608871i bk15: 0a 608871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000867 
total_CMD = 608869 
util_bw = 528 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 608232 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608734 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 132 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.39075e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=608869 n_nop=608713 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009986
n_activity=2902 dram_eff=0.2095
bk0: 60a 608819i bk1: 64a 608834i bk2: 20a 608839i bk3: 8a 608839i bk4: 0a 608867i bk5: 0a 608868i bk6: 0a 608868i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608870i bk15: 0a 608871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000999 
total_CMD = 608869 
util_bw = 608 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 608135 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608713 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=608869 n_nop=608725 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009197
n_activity=2513 dram_eff=0.2228
bk0: 44a 608834i bk1: 64a 608827i bk2: 20a 608789i bk3: 12a 608837i bk4: 0a 608866i bk5: 0a 608867i bk6: 0a 608868i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608870i bk14: 0a 608870i bk15: 0a 608871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000920 
total_CMD = 608869 
util_bw = 560 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 608159 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608725 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000123179
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=608869 n_nop=608713 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009986
n_activity=2544 dram_eff=0.239
bk0: 44a 608830i bk1: 68a 608801i bk2: 20a 608830i bk3: 20a 608789i bk4: 0a 608866i bk5: 0a 608866i bk6: 0a 608866i bk7: 0a 608868i bk8: 0a 608868i bk9: 0a 608868i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608870i bk13: 0a 608871i bk14: 0a 608872i bk15: 0a 608872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000999 
total_CMD = 608869 
util_bw = 608 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 608097 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608713 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000348187
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=608869 n_nop=608701 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001077
n_activity=2795 dram_eff=0.2347
bk0: 76a 608804i bk1: 60a 608799i bk2: 16a 608826i bk3: 12a 608826i bk4: 0a 608866i bk5: 0a 608867i bk6: 0a 608867i bk7: 0a 608868i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608870i bk11: 0a 608870i bk12: 0a 608870i bk13: 0a 608870i bk14: 0a 608870i bk15: 0a 608871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024129
Bank_Level_Parallism_Col = 1.024390
Bank_Level_Parallism_Ready = 1.006098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024390 

BW Util details:
bwutil = 0.001077 
total_CMD = 608869 
util_bw = 656 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 608061 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608701 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000269 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000142888
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=608869 n_nop=608673 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001261
n_activity=3272 dram_eff=0.2347
bk0: 68a 608820i bk1: 104a 608803i bk2: 12a 608841i bk3: 8a 608819i bk4: 0a 608866i bk5: 0a 608867i bk6: 0a 608867i bk7: 0a 608868i bk8: 0a 608868i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608871i bk12: 0a 608871i bk13: 0a 608871i bk14: 0a 608871i bk15: 0a 608871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.052486
Bank_Level_Parallism_Col = 1.041783
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041783 

BW Util details:
bwutil = 0.001261 
total_CMD = 608869 
util_bw = 768 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 607975 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608673 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000315 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000139603
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=608869 n_nop=608693 n_act=4 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00113
n_activity=2796 dram_eff=0.2461
bk0: 84a 608784i bk1: 68a 608789i bk2: 12a 608831i bk3: 8a 608824i bk4: 0a 608866i bk5: 0a 608866i bk6: 0a 608866i bk7: 0a 608868i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608870i bk12: 0a 608870i bk13: 0a 608870i bk14: 0a 608871i bk15: 0a 608871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024390
Bank_Level_Parallism_Col = 1.022113
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022113 

BW Util details:
bwutil = 0.001130 
total_CMD = 608869 
util_bw = 688 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 608018 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608693 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 172 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000165881
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=608869 n_nop=608653 n_act=4 n_pre=0 n_ref_event=0 n_req=212 n_rd=212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003482
n_activity=3277 dram_eff=0.06469
bk0: 108a 608829i bk1: 56a 608847i bk2: 16a 608841i bk3: 32a 608820i bk4: 0a 608869i bk5: 0a 608869i bk6: 0a 608869i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608869i bk15: 0a 608869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.981132
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050898
Bank_Level_Parallism_Col = 1.048338
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048338 

BW Util details:
bwutil = 0.000348 
total_CMD = 608869 
util_bw = 212 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 608535 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608653 
Read = 212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 212 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 212 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000348 
Either_Row_CoL_Bus_Util = 0.000355 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000251286
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=608869 n_nop=608697 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002759
n_activity=2796 dram_eff=0.06009
bk0: 68a 608847i bk1: 64a 608835i bk2: 24a 608847i bk3: 12a 608838i bk4: 0a 608869i bk5: 0a 608869i bk6: 0a 608869i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608869i bk15: 0a 608869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003623
Bank_Level_Parallism_Col = 1.003676
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003676 

BW Util details:
bwutil = 0.000276 
total_CMD = 608869 
util_bw = 168 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 608593 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608697 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000276 
Either_Row_CoL_Bus_Util = 0.000282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=5.9126e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=608869 n_nop=608689 n_act=4 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002891
n_activity=2880 dram_eff=0.06111
bk0: 72a 608847i bk1: 68a 608847i bk2: 16a 608847i bk3: 20a 608837i bk4: 0a 608869i bk5: 0a 608869i bk6: 0a 608869i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608869i bk15: 0a 608869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011070
Bank_Level_Parallism_Col = 1.011236
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011236 

BW Util details:
bwutil = 0.000289 
total_CMD = 608869 
util_bw = 176 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 608598 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608689 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 176 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000289 
Either_Row_CoL_Bus_Util = 0.000296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.47815e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=608869 n_nop=608701 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002694
n_activity=2627 dram_eff=0.06243
bk0: 68a 608846i bk1: 68a 608835i bk2: 8a 608841i bk3: 20a 608847i bk4: 0a 608869i bk5: 0a 608869i bk6: 0a 608869i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608869i bk15: 0a 608869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000269 
total_CMD = 608869 
util_bw = 164 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 608598 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608701 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000269 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.21195e-06
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=608869 n_nop=608713 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002496
n_activity=2516 dram_eff=0.06041
bk0: 56a 608847i bk1: 60a 608844i bk2: 8a 608841i bk3: 28a 608838i bk4: 0a 608869i bk5: 0a 608869i bk6: 0a 608869i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608869i bk15: 0a 608869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000250 
total_CMD = 608869 
util_bw = 152 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 608611 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608713 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000152742
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=608869 n_nop=608737 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002102
n_activity=2439 dram_eff=0.05248
bk0: 56a 608844i bk1: 44a 608847i bk2: 16a 608847i bk3: 12a 608847i bk4: 0a 608869i bk5: 0a 608869i bk6: 0a 608869i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608869i bk15: 0a 608869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000210 
total_CMD = 608869 
util_bw = 128 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 608650 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608737 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=608869 n_nop=608669 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003219
n_activity=3158 dram_eff=0.06206
bk0: 84a 608847i bk1: 88a 608829i bk2: 16a 608847i bk3: 8a 608838i bk4: 0a 608869i bk5: 0a 608869i bk6: 0a 608869i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608869i bk15: 0a 608869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000322 
total_CMD = 608869 
util_bw = 196 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 608558 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608669 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000322 
Either_Row_CoL_Bus_Util = 0.000328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.37619e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=608869 n_nop=608737 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002102
n_activity=2241 dram_eff=0.05712
bk0: 48a 608844i bk1: 44a 608841i bk2: 12a 608847i bk3: 24a 608847i bk4: 0a 608869i bk5: 0a 608869i bk6: 0a 608869i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608869i bk15: 0a 608869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000210 
total_CMD = 608869 
util_bw = 128 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 608644 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608737 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.64239e-06
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=608869 n_nop=608721 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002365
n_activity=2358 dram_eff=0.06107
bk0: 60a 608847i bk1: 56a 608841i bk2: 12a 608841i bk3: 16a 608847i bk4: 0a 608869i bk5: 0a 608869i bk6: 0a 608869i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608869i bk15: 0a 608869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004115
Bank_Level_Parallism_Col = 1.004184
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004184 

BW Util details:
bwutil = 0.000237 
total_CMD = 608869 
util_bw = 144 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 608626 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608721 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000121537
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=608869 n_nop=608745 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001971
n_activity=2163 dram_eff=0.05548
bk0: 52a 608847i bk1: 56a 608838i bk2: 8a 608847i bk3: 4a 608838i bk4: 0a 608869i bk5: 0a 608869i bk6: 0a 608869i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608869i bk15: 0a 608869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000197 
total_CMD = 608869 
util_bw = 120 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 608643 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608745 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.22651e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=608869 n_nop=608698 n_act=4 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002743
n_activity=2789 dram_eff=0.05988
bk0: 72a 608838i bk1: 64a 608845i bk2: 16a 608847i bk3: 15a 608847i bk4: 0a 608869i bk5: 0a 608869i bk6: 0a 608869i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608869i bk15: 0a 608869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976048
Row_Buffer_Locality_read = 0.976048
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072581
Bank_Level_Parallism_Col = 1.061224
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061224 

BW Util details:
bwutil = 0.000274 
total_CMD = 608869 
util_bw = 167 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 608621 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608698 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 167 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000274 
Either_Row_CoL_Bus_Util = 0.000281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=608869 n_nop=608685 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002956
n_activity=2947 dram_eff=0.06108
bk0: 48a 608847i bk1: 84a 608838i bk2: 32a 608841i bk3: 16a 608847i bk4: 0a 608869i bk5: 0a 608869i bk6: 0a 608869i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608869i bk15: 0a 608869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000296 
total_CMD = 608869 
util_bw = 180 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 608586 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608685 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000296 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.40532e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=608869 n_nop=608686 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002956
n_activity=2924 dram_eff=0.06156
bk0: 80a 608838i bk1: 80a 608831i bk2: 16a 608841i bk3: 4a 608844i bk4: 0a 608869i bk5: 0a 608869i bk6: 0a 608869i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608869i bk15: 0a 608869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006667
Bank_Level_Parallism_Col = 1.003367
Bank_Level_Parallism_Ready = 1.005556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003367 

BW Util details:
bwutil = 0.000296 
total_CMD = 608869 
util_bw = 180 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 608569 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608686 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000296 
Either_Row_CoL_Bus_Util = 0.000301 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.005464 
queue_avg = 0.000099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.85434e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=608869 n_nop=608741 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=2342 dram_eff=0.05295
bk0: 56a 608847i bk1: 48a 608847i bk2: 12a 608847i bk3: 8a 608838i bk4: 0a 608869i bk5: 0a 608869i bk6: 0a 608869i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608869i bk15: 0a 608869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000204 
total_CMD = 608869 
util_bw = 124 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 608648 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608741 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.22651e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=608869 n_nop=608685 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002956
n_activity=2692 dram_eff=0.06686
bk0: 60a 608844i bk1: 88a 608838i bk2: 16a 608847i bk3: 16a 608832i bk4: 0a 608869i bk5: 0a 608869i bk6: 0a 608869i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608869i bk15: 0a 608869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.084559
Bank_Level_Parallism_Col = 1.070632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070632 

BW Util details:
bwutil = 0.000296 
total_CMD = 608869 
util_bw = 180 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 608597 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608685 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000296 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000126464
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=608869 n_nop=608741 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002037
n_activity=2200 dram_eff=0.05636
bk0: 72a 608841i bk1: 32a 608847i bk2: 12a 608832i bk3: 8a 608839i bk4: 0a 608869i bk5: 0a 608869i bk6: 0a 608869i bk7: 0a 608869i bk8: 0a 608869i bk9: 0a 608869i bk10: 0a 608869i bk11: 0a 608869i bk12: 0a 608869i bk13: 0a 608869i bk14: 0a 608869i bk15: 0a 608869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004167
Bank_Level_Parallism_Col = 1.004237
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004237 

BW Util details:
bwutil = 0.000204 
total_CMD = 608869 
util_bw = 124 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 608629 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 608869 
n_nop = 608741 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000244716

========= L2 cache stats =========
L2_cache_bank[0]: Access = 707, Miss = 92, Miss_rate = 0.130, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 822, Miss = 108, Miss_rate = 0.131, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 300, Miss = 60, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 546, Miss = 88, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 214, Miss = 84, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 675, Miss = 132, Miss_rate = 0.196, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 797, Miss = 84, Miss_rate = 0.105, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 313, Miss = 60, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 572, Miss = 73, Miss_rate = 0.128, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 271, Miss = 68, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 689, Miss = 96, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 415, Miss = 76, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 521, Miss = 53, Miss_rate = 0.102, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 285, Miss = 68, Miss_rate = 0.239, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 447, Miss = 76, Miss_rate = 0.170, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[15]: Access = 608, Miss = 96, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 459, Miss = 80, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 296, Miss = 64, Miss_rate = 0.216, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 132, Miss = 80, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 503, Miss = 53, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 382, Miss = 76, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 481, Miss = 96, Miss_rate = 0.200, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 462, Miss = 65, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 929, Miss = 98, Miss_rate = 0.105, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[24]: Access = 455, Miss = 96, Miss_rate = 0.211, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 1288, Miss = 82, Miss_rate = 0.064, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 293, Miss = 96, Miss_rate = 0.328, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 637, Miss = 92, Miss_rate = 0.144, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 393, Miss = 120, Miss_rate = 0.305, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 326, Miss = 80, Miss_rate = 0.245, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 580, Miss = 68, Miss_rate = 0.117, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 280, Miss = 116, Miss_rate = 0.414, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 16078
L2_total_cache_misses = 2676
L2_total_cache_miss_rate = 0.1664
L2_total_cache_pending_hits = 31
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1898
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8622
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 165
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8876
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32773
icnt_total_pkts_simt_to_mem=32773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32773
Req_Network_cycles = 137505
Req_Network_injected_packets_per_cycle =       0.2383 
Req_Network_conflicts_per_cycle =       0.0206
Req_Network_conflicts_per_cycle_util =       0.2029
Req_Bank_Level_Parallism =       2.3510
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0105
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0037

Reply_Network_injected_packets_num = 32773
Reply_Network_cycles = 137505
Reply_Network_injected_packets_per_cycle =        0.2383
Reply_Network_conflicts_per_cycle =        0.0327
Reply_Network_conflicts_per_cycle_util =       0.3069
Reply_Bank_Level_Parallism =       2.2334
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0052
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 72739 (inst/sec)
gpgpu_simulation_rate = 7639 (cycle/sec)
gpgpu_silicon_slowdown = 148186x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

