
         Lattice Mapping Report File for Design Module 'UniboardTop'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HC -t TQFP144 -s 6 -oc Commercial
     Uniboard_impl1.ngd -o Uniboard_impl1_map.ncd -pr Uniboard_impl1.prf -mp
     Uniboard_impl1.mrp -lpf
     /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l -
     OSURC Rover
     2016/electrical/uniboard/software/hdl/impl1/Uniboard_impl1_synplify.lpf
     -lpf /home/nick/Desktop/nickfolder/documents/projects/in-progress/project
     5l - OSURC Rover 2016/electrical/uniboard/software/hdl/Uniboard.lpf -c 0
     -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HCTQFP144
Target Performance:   6
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.4.1.213
Mapped on:  12/29/15  12:03:16

Design Summary
--------------

   Number of registers:    101 out of  7209 (1%)
      PFU registers:          100 out of  6864 (1%)
      PIO registers:            1 out of   345 (0%)
   Number of SLICEs:        82 out of  3432 (2%)
      SLICEs as Logic/ROM:     82 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         34 out of  3432 (1%)
   Number of LUT4s:        162 out of  6864 (2%)
      Number of logic LUTs:       94
      Number of distributed RAM:   0 (0 LUT4s)
      Number of ripple logic:     34 (68 LUT4s)
      Number of shift registers:   0
   Number of PIO sites used: 47 + 4(JTAG) out of 115 (44%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

                                    Page 1




Design:  UniboardTop                                   Date:  12/29/15  12:03:16

Design Summary (cont)
---------------------
   Number of clocks:  1
     Net clk_12MHz_c: 63 loads, 63 rising, 0 falling (Driver: PIO clk_12MHz )
   Number of Clock Enables:  13
     Net un1_state[0]23_RNI6BM11: 1 loads, 0 LSLICEs
     Net reset4_i: 1 loads, 1 LSLICEs
     Net protocol_interface/un1_state[0]16_1_i_0[0]: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_output/clk_o_RNI3MOPC: 2 loads, 2 LSLICEs
     Net protocol_interface/uart_input/rdata_4__RNO: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/un1_state[0]23_2: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/un1_state[0]23_3: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/un1_state[0]23_8: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/un1_state[0]23_4: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/un1_state[0]23_5: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/un1_state[0]23_6: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/un1_state_2_i: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/drdy_2_sqmuxa: 4 loads, 4 LSLICEs
   Number of LSRs:  4
     Net debug_c[6]: 2 loads, 2 LSLICEs
     Net protocol_interface/uart_output/fb: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_output/baud_gen/count[0]2: 2 loads, 2 LSLICEs
     Net protocol_interface/uart_input/baud_reset: 19 loads, 19 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net protocol_interface/uart_input/baud_reset: 20 loads
     Net debug_c[6]: 18 loads
     Net uart_rx_c: 16 loads
     Net protocol_interface/uart_input/state[1]: 14 loads
     Net protocol_interface/uart_input/state[3]: 14 loads
     Net protocol_interface/uart_input/state[2]: 13 loads
     Net protocol_interface/uart_input/state[0]: 11 loads
     Net protocol_interface/uart_input/state[4]: 9 loads
     Net protocol_interface/uart_input/state[5]: 9 loads
     Net protocol_interface/uart_output/state[2]: 8 loads




   Number of warnings:  21
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: IO buffer missing for top level port Stepper_X_nFault...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port Stepper_Y_nFault...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port Stepper_Z_nFault...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port Stepper_A_nFault...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port limit[3:0](3)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port limit[3:0](2)...logic will
     be discarded.

                                    Page 2




Design:  UniboardTop                                   Date:  12/29/15  12:03:16

Design Errors/Warnings (cont)
-----------------------------
WARNING - map: IO buffer missing for top level port limit[3:0](1)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port limit[3:0](0)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port encoder_ra...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port encoder_rb...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port encoder_ri...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port encoder_la...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port encoder_lb...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port encoder_li...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port rc_ch1...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port rc_ch2...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port rc_ch3...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port rc_ch4...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port rc_ch7...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port rc_ch8...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port pause...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| uart_tx             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_rx             | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| debug[8]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| debug[7]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| debug[6]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| debug[5]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| debug[4]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| debug[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| debug[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  UniboardTop                                   Date:  12/29/15  12:03:16

IO (PIO) Attributes (cont)
--------------------------
| debug[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| debug[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| motor_pwm_r         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| motor_pwm_l         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| signal_light        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| expansion5          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| expansion4          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| expansion3          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| expansion2          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| expansion1          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_A_En        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_A_M2        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_A_M1        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_A_M0        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_A_Dir       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_A_Step      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_Z_En        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_Z_M2        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_Z_M1        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_Z_M0        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_Z_Dir       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_Z_Step      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_Y_En        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_Y_M2        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_Y_M1        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_Y_M0        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_Y_Dir       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_Y_Step      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 4




Design:  UniboardTop                                   Date:  12/29/15  12:03:16

IO (PIO) Attributes (cont)
--------------------------
| Stepper_X_En        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_X_M2        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_X_M1        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_X_M0        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_X_Dir       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Stepper_X_Step      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk_12MHz           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| status_led[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| status_led[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| status_led[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block protocol_interface/GND undriven or does not drive anything - clipped.
Block protocol_interface/VCC undriven or does not drive anything - clipped.
Block protocol_interface/uart_input/VCC undriven or does not drive anything -
     clipped.
Block protocol_interface/uart_input/GND undriven or does not drive anything -
     clipped.
Block protocol_interface/uart_output/GND undriven or does not drive anything -
     clipped.
Block protocol_interface/uart_output/VCC undriven or does not drive anything -
     clipped.
Signal protocol_interface/uart_input/baud_gen/GND undriven or does not drive
     anything - clipped.
Signal protocol_interface/uart_output/baud_gen/GND undriven or does not drive
     anything - clipped.
Signal protocol_interface/uart_input/baud_gen/un129_count_s_31_0_S1_0 undriven
     or does not drive anything - clipped.
Signal protocol_interface/uart_input/baud_gen/un129_count_s_31_0_COUT_0 undriven
     or does not drive anything - clipped.
Signal protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S1_0 undriven
     or does not drive anything - clipped.
Signal protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S0_0 undriven
     or does not drive anything - clipped.
Signal protocol_interface/uart_input/baud_gen/N_1 undriven or does not drive
     anything - clipped.
Signal protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S1 undriven
     or does not drive anything - clipped.
Signal protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S0 undriven
     or does not drive anything - clipped.
Signal protocol_interface/uart_output/baud_gen/N_1 undriven or does not drive
     anything - clipped.
Signal protocol_interface/uart_output/baud_gen/un129_count_s_31_0_S1 undriven or

                                    Page 5




Design:  UniboardTop                                   Date:  12/29/15  12:03:16

Removed logic (cont)
--------------------
     does not drive anything - clipped.
Signal protocol_interface/uart_output/baud_gen/un129_count_s_31_0_COUT undriven
     or does not drive anything - clipped.
Block protocol_interface/uart_input/baud_gen/GND was optimized away.
Block protocol_interface/uart_output/baud_gen/GND was optimized away.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 182 MB
        






































                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights
     reserved.
