// Seed: 1694483811
module module_0;
  assign module_2.id_1 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    input  wire id_2,
    output tri  id_3,
    input  wor  id_4
);
  assign id_1 = id_4;
  supply1 id_6;
  always if (id_4) id_1 = id_6;
  assign id_3 = -1'b0 - "";
  logic [7:0][-1 'b0] id_7, id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    input wand id_1,
    output tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    input tri0 id_6
);
  parameter id_8 = 1;
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
