$date
	Thu Jul 25 18:05:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dummy_dut $end
$var wire 1 ! clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
$end
#500
0!
#1000
1!
#1500
0!
#2000
1!
#2500
0!
#3000
1!
#3500
0!
#4000
1!
#4500
0!
#5000
1!
#5500
0!
#6000
1!
#6500
0!
#7000
1!
#7500
0!
#8000
1!
#8500
0!
#9000
1!
#9500
0!
#10002
1!
#10502
0!
#11002
1!
#11502
0!
#12002
1!
#12502
0!
#13002
1!
#13502
0!
#14002
1!
#14502
0!
#15002
1!
#15502
0!
#16002
1!
#16502
0!
#17002
1!
#17502
0!
#18002
1!
#18502
0!
#19002
1!
#19502
0!
#20004
