\hypertarget{fpga_8h_source}{}\doxysection{fpga.\+h}
\label{fpga_8h_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/libleguan/include/peripherals/external/fpga.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/libleguan/include/peripherals/external/fpga.h}}
\mbox{\hyperlink{fpga_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00001}00001\ \ \textcolor{comment}{/*\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00002}00002\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ \ \_\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00003}00003\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ |\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00004}00004\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ |\ |\ \ \ \ \ \_\_\_\ \ \_\_\ \_\ \_\ \ \ \_\ \ \_\_\ \_\ \_\ \_\_\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00005}00005\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ |\ |\ \ \ \ /\ \_\ \(\backslash\)/\ \_`\ |\ |\ |\ |/\ \_`\ |\ '\_\ \(\backslash\)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00006}00006\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ |\ |\_\_\_|\ \ \_\_/\ (\_|\ |\ |\_|\ |\ (\_|\ |\ |\ |\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00007}00007\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ \(\backslash\)\_\_\_\_\_/\(\backslash\)\_\_\_|\(\backslash\)\_\_,\ |\(\backslash\)\_\_,\_|\(\backslash\)\_\_,\_|\_|\ |\_|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00008}00008\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ =============\ \_\_/\ |\ ==================\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00009}00009\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\_\_\_/\ \ \ \ \ \ \ \ \ \ \ BFH\ 2021\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00010}00010\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00011}00011\ \textcolor{comment}{\ \ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00012}00012\ \textcolor{comment}{\ \ *\ This\ software\ can\ be\ used\ by\ students\ and\ other\ personal\ of\ the\ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00013}00013\ \textcolor{comment}{\ \ *\ Bern\ University\ of\ Applied\ Sciences\ under\ the\ terms\ of\ the\ MIT\ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00014}00014\ \textcolor{comment}{\ \ *\ license.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00015}00015\ \textcolor{comment}{\ \ *\ For\ other\ persons\ this\ software\ is\ under\ the\ terms\ of\ the\ GNU\ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00016}00016\ \textcolor{comment}{\ \ *\ General\ Public\ License\ version\ 2.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00017}00017\ \textcolor{comment}{\ \ *\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00018}00018\ \textcolor{comment}{\ \ *\ Copyright\ \&copy;\ 2021,\ Bern\ University\ of\ Applied\ Sciences.\ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00019}00019\ \textcolor{comment}{\ \ *\ All\ rights\ reserved.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00020}00020\ \textcolor{comment}{\ \ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ *\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00028}00028\ \textcolor{preprocessor}{\#pragma\ once}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00030}00030\ \textcolor{preprocessor}{\#if\ defined(\_\_cplusplus)}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00031}00031\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00032}00032\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00033}00033\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00034}00034\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00035}00035\ \textcolor{comment}{/*\ Includes\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00036}00036\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{types_8h}{common/types.h}}"{}}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00037}00037\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{attributes_8h}{common/attributes.h}}"{}}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00038}00038\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{mmio_8h}{common/mmio.h}}"{}}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00039}00039\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{color_8h}{common/color.h}}"{}}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00040}00040\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00041}00041\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00042}00042\ \textcolor{comment}{/*\ Macros\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00043}\mbox{\hyperlink{fpga_8h_acba2f920ad5d6b06d75e3d000c41f26e}{00043}}\ \textcolor{preprocessor}{\#define\ FPGA\_BASE\_ADDRESS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xC8000000}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00044}00044\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00045}\mbox{\hyperlink{fpga_8h_abace4ae0469107c97405019fb48c4866}{00045}}\ \textcolor{preprocessor}{\#define\ FPGA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MMIO\_MAP(FPGA\_BASE\_ADDRESS,\ FPGA\_MemoryMap\_t)}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00046}00046\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00047}00047\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00048}\mbox{\hyperlink{fpga_8h_a237d2b477f9af5c33d971a5d1c720033}{00048}}\ \textcolor{preprocessor}{\#define\ FPGA\_RGB\_LED\_MATRIX\_WIDTH\ \ \ \ \ \ \ 11}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00049}\mbox{\hyperlink{fpga_8h_a2a49bf4e4301f1b64ff4bbfd4eb6a66e}{00049}}\ \textcolor{preprocessor}{\#define\ FPGA\_RGB\_LED\_MATRIX\_HEIGHT\ \ \ \ \ \ 10}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00050}00050\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00051}00051\ \textcolor{comment}{/*\ Types\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00052}00052\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00053}\mbox{\hyperlink{fpga_8h_a97eb69ba466592c0ae94a825ed04ba3a}{00053}}\ \textcolor{keyword}{typedef}\ \mbox{\hyperlink{struct_b_g_r1__t}{BGR1\_t}}\ \mbox{\hyperlink{fpga_8h_a97eb69ba466592c0ae94a825ed04ba3a}{FPGA\_MatrixColor\_t}};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00054}00054\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00055}\mbox{\hyperlink{struct_p_a_c_k_e_d}{00055}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_p_a_c_k_e_d}{PACKED}}\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00056}\mbox{\hyperlink{struct_p_a_c_k_e_d_a430b3974b333353c923d97f4ec62ffe7}{00056}}\ \ \ \ \ uint16\_t\ \mbox{\hyperlink{struct_p_a_c_k_e_d_a430b3974b333353c923d97f4ec62ffe7}{all}};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00057}\mbox{\hyperlink{fpga_8h_a3d455b2ee342f3cf74dd3a95347769ed}{00057}}\ \}\ \mbox{\hyperlink{fpga_8h_a3d455b2ee342f3cf74dd3a95347769ed}{FPGA\_Packed7SegmentRegister\_t}};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00058}00058\ \textcolor{keyword}{static\_assert}(\textcolor{keyword}{sizeof}(\mbox{\hyperlink{fpga_8h_a3d455b2ee342f3cf74dd3a95347769ed}{FPGA\_Packed7SegmentRegister\_t}})\ ==\ \textcolor{keyword}{sizeof}(\mbox{\hyperlink{types_8h_a1daf700d608b9b747dd2ed7ab3966fd9}{reg16\_t}}),\ \textcolor{stringliteral}{"{}FPGA\_Packed7SegmentRegister\_t\ type\ definition\ invalid!"{}});}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00059}00059\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00060}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d}{00060}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d}{LEGUAN\_PACKED}}\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00061}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_af61f8246015db4f0a85a942ac747131e}{00061}}\ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_af61f8246015db4f0a85a942ac747131e}{all}}\ :\ 4;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00062}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a4a9dc609d75542e855d8bec369b5c6eb}{00062}}\ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a4a9dc609d75542e855d8bec369b5c6eb}{padding}};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00063}\mbox{\hyperlink{fpga_8h_ad0ed9c1099184e8b254ff243a5c4d03a}{00063}}\ \}\ \mbox{\hyperlink{fpga_8h_ad0ed9c1099184e8b254ff243a5c4d03a}{FPGA\_DecimalPointRegister\_t}};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00064}00064\ \textcolor{keyword}{static\_assert}(\textcolor{keyword}{sizeof}(\mbox{\hyperlink{fpga_8h_ad0ed9c1099184e8b254ff243a5c4d03a}{FPGA\_DecimalPointRegister\_t}})\ ==\ \textcolor{keyword}{sizeof}(\mbox{\hyperlink{types_8h_a1daf700d608b9b747dd2ed7ab3966fd9}{reg16\_t}}),\ \textcolor{stringliteral}{"{}FPGA\_DecimalPointRegister\_t\ type\ definition\ invalid!"{}});}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00065}00065\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00066}00066\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d}{LEGUAN\_PACKED}}\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00067}00067\ \ \ \ \ \textcolor{keyword}{union\ }\{}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00068}00068\ \ \ \ \ \ \ \ \ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00069}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a13c55db9873865d7f42018d9165d904d}{00069}}\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a13c55db9873865d7f42018d9165d904d}{\_1}}\ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00070}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_ac048cae1b5b61e5e1e85717cf526003d}{00070}}\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_ac048cae1b5b61e5e1e85717cf526003d}{\_2}}\ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00071}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a03aeefdff8b8c1b04da1aaacc0726756}{00071}}\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a03aeefdff8b8c1b04da1aaacc0726756}{\_3}}\ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00072}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a86b09164d2bf1026990154029b394cd8}{00072}}\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a86b09164d2bf1026990154029b394cd8}{\_4}}\ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00073}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a3c57504b405892ba9d6727b3a8a0457a}{00073}}\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a3c57504b405892ba9d6727b3a8a0457a}{\_5}}\ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00074}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_ae63bb3f24c4219a8497d2f5496de7214}{00074}}\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_ae63bb3f24c4219a8497d2f5496de7214}{\_6}}\ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00075}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a6cc8c428c95090d8237cfce6d342068a}{00075}}\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a6cc8c428c95090d8237cfce6d342068a}{\_7}}\ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00076}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a60251287402f91f79cd8656b86d66046}{00076}}\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a60251287402f91f79cd8656b86d66046}{\_8}}\ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00077}00077\ \ \ \ \ \ \ \ \ \};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00078}00078\ \ \ \ \ \ \ \ \ uint8\_t\ all;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00079}00079\ \ \ \ \ \};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00080}\mbox{\hyperlink{fpga_8h_a365db8785663ec52d718ee83d116b773}{00080}}\ \}\ \mbox{\hyperlink{fpga_8h_a365db8785663ec52d718ee83d116b773}{FPGA\_DIPSwitchRegister\_t}};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00081}00081\ \textcolor{keyword}{static\_assert}(\textcolor{keyword}{sizeof}(\mbox{\hyperlink{fpga_8h_a365db8785663ec52d718ee83d116b773}{FPGA\_DIPSwitchRegister\_t}})\ ==\ \textcolor{keyword}{sizeof}(uint8\_t),\ \textcolor{stringliteral}{"{}FPGA\_DIPSwitchRegister\_t\ type\ definition\ invalid!"{}});}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00082}00082\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00083}00083\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d}{LEGUAN\_PACKED}}\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00084}00084\ \ \ \ \ \textcolor{keyword}{union\ }\{}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00085}00085\ \ \ \ \ \ \ \ \ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00086}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a036d5a5fb352ba27d7553e0db10c4be6}{00086}}\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a036d5a5fb352ba27d7553e0db10c4be6}{button\_0}}\ \ \ \ \ \ \ \ \ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00087}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_aa483a81f03f4380bbaa2ba311ccf8751}{00087}}\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_aa483a81f03f4380bbaa2ba311ccf8751}{button\_1}}\ \ \ \ \ \ \ \ \ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00088}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a24261bbb3e889c8142425874415b4e82}{00088}}\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a24261bbb3e889c8142425874415b4e82}{button\_2}}\ \ \ \ \ \ \ \ \ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00089}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a32c93943c7c910a3df38cf3fbc6a6b6a}{00089}}\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a32c93943c7c910a3df38cf3fbc6a6b6a}{button\_3}}\ \ \ \ \ \ \ \ \ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00090}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_ae30a920dbbc67dc31e6958cb4705f7c4}{00090}}\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_ae30a920dbbc67dc31e6958cb4705f7c4}{joystick\_north}}\ \ \ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00091}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_af4af0e605ffee0785ce2f661f0e45165}{00091}}\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_af4af0e605ffee0785ce2f661f0e45165}{joystick\_east}}\ \ \ \ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00092}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a0bbea66cefbbb16988c29fe26e54f9ae}{00092}}\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a0bbea66cefbbb16988c29fe26e54f9ae}{joystick\_south}}\ \ \ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00093}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a52f63e7b32737a14292157f8953818eb}{00093}}\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a52f63e7b32737a14292157f8953818eb}{joystick\_west}}\ \ \ \ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00094}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a2dcddf3dd546e4256b9b8d5df6c816f6}{00094}}\ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a2dcddf3dd546e4256b9b8d5df6c816f6}{joystick\_center}}\ \ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00095}00095\ \ \ \ \ \ \ \ \ \};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00096}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a430b3974b333353c923d97f4ec62ffe7}{00096}}\ \ \ \ \ \ \ \ \ uint16\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a430b3974b333353c923d97f4ec62ffe7}{all}};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00097}00097\ \ \ \ \ \};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00098}00098\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00099}\mbox{\hyperlink{fpga_8h_a13c0bdf679f391457889c656378549b4}{00099}}\ \}\ \mbox{\hyperlink{fpga_8h_a13c0bdf679f391457889c656378549b4}{FPGA\_Buttons\_t}};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00100}00100\ \textcolor{keyword}{static\_assert}(\textcolor{keyword}{sizeof}(\mbox{\hyperlink{fpga_8h_a13c0bdf679f391457889c656378549b4}{FPGA\_Buttons\_t}})\ ==\ \textcolor{keyword}{sizeof}(\mbox{\hyperlink{types_8h_a1daf700d608b9b747dd2ed7ab3966fd9}{reg16\_t}}),\ \textcolor{stringliteral}{"{}FPGA\_Buttons\_t\ type\ definition\ invalid!"{}});}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00101}00101\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00102}00102\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d}{LEGUAN\_PACKED}}\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00103}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_aaba24dc3c7ad26d451e9c2d1b98cf97a}{00103}}\ \ \ \ \ uint16\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_aaba24dc3c7ad26d451e9c2d1b98cf97a}{color\_mode}};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00104}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_ae04b696c82dc4fad6ab227c700268af2}{00104}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_ae04b696c82dc4fad6ab227c700268af2}{line\_index}};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00105}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a8cee5f86414680117fa7ab5eb167df44}{00105}}\ \ \ \ \ uint16\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a8cee5f86414680117fa7ab5eb167df44}{access\_mode}};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00106}\mbox{\hyperlink{fpga_8h_a7a191632e8d2e0ee39d9ae4899f26629}{00106}}\ \}\ \mbox{\hyperlink{fpga_8h_a7a191632e8d2e0ee39d9ae4899f26629}{FPGA\_RGBLineRegister\_t}};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00107}00107\ \textcolor{keyword}{static\_assert}(\textcolor{keyword}{sizeof}(\mbox{\hyperlink{fpga_8h_a7a191632e8d2e0ee39d9ae4899f26629}{FPGA\_RGBLineRegister\_t}})\ ==\ 8,\ \textcolor{stringliteral}{"{}FPGA\_RGBLineRegister\_t\ type\ definition\ invalid!"{}});}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00108}00108\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00109}00109\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d}{LEGUAN\_PACKED}}\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00110}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a4313c9563516f94387762ab05763456b}{00110}}\ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a4313c9563516f94387762ab05763456b}{b}}\ \ \ \ \ \ \ \ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00111}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a1673907d4d89d763bb7b94ec1eeb7b60}{00111}}\ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a1673907d4d89d763bb7b94ec1eeb7b60}{g}}\ \ \ \ \ \ \ \ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00112}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a4c5c6ceb8ed33456261fa907136e0c3a}{00112}}\ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a4c5c6ceb8ed33456261fa907136e0c3a}{r}}\ \ \ \ \ \ \ \ :\ 1;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00113}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a277246eaa19b960546694403ca3c8c99}{00113}}\ \ \ \ \ uint16\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a277246eaa19b960546694403ca3c8c99}{padding}}\ :\ 13;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00114}\mbox{\hyperlink{fpga_8h_a9ac0dcb85415f37a792edce257fe8a4f}{00114}}\ \}\ \mbox{\hyperlink{fpga_8h_a9ac0dcb85415f37a792edce257fe8a4f}{FPGA\_RGPPixelRegister\_t}};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00115}00115\ \textcolor{keyword}{static\_assert}(\textcolor{keyword}{sizeof}(\mbox{\hyperlink{fpga_8h_a9ac0dcb85415f37a792edce257fe8a4f}{FPGA\_RGPPixelRegister\_t}})\ ==\ \textcolor{keyword}{sizeof}(\mbox{\hyperlink{types_8h_a1daf700d608b9b747dd2ed7ab3966fd9}{reg16\_t}}),\ \textcolor{stringliteral}{"{}FPGA\_RGPPixelRegister\_t\ type\ definition\ invalid!"{}});}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00116}00116\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00117}00117\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d}{LEGUAN\_PACKED}}\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00118}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a23bcd9ec71baa5fbf76f727a63e047bb}{00118}}\ \ \ \ \ \mbox{\hyperlink{types_8h_a1daf700d608b9b747dd2ed7ab3966fd9}{reg16\_t}}\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a23bcd9ec71baa5fbf76f727a63e047bb}{reset}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x00\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00119}00119\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00120}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_ad800a419cf7eda84f56efbbb4cad77d9}{00120}}\ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_ad800a419cf7eda84f56efbbb4cad77d9}{padding\_x02}}[0x0E];\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x02\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00121}00121\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00122}00122\ \ \ \ \ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00123}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_ab4203c5f637f478bd99cc126fc00e459}{00123}}\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{types_8h_a1daf700d608b9b747dd2ed7ab3966fd9}{reg16\_t}}\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_ab4203c5f637f478bd99cc126fc00e459}{digits}}[4];\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x10\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00124}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a5d8a1a6d8c7a0e3daf498339dc683ead}{00124}}\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_p_a_c_k_e_d}{FPGA\_Packed7SegmentRegister\_t}}\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a5d8a1a6d8c7a0e3daf498339dc683ead}{hexadecimal}};\ \ \textcolor{comment}{/*\ 0x18\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00125}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_ac42a843e871700611f5288b0dbfb770d}{00125}}\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_p_a_c_k_e_d}{FPGA\_Packed7SegmentRegister\_t}}\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_ac42a843e871700611f5288b0dbfb770d}{bcd}};\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x1A\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00126}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a84ad4def9e75a4a9e08e1451cc8dad4a}{00126}}\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d}{FPGA\_DecimalPointRegister\_t}}\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a84ad4def9e75a4a9e08e1451cc8dad4a}{dp}};\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x1C\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00127}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a33eb3230b016763b0365cbc4b4b537d6}{00127}}\ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a33eb3230b016763b0365cbc4b4b537d6}{padding\_x1E}}[2];\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x1E\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00128}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_af052c7a7c475b8d5dad263a5bc89e77c}{00128}}\ \ \ \ \ \}\ seven\_segment;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00129}00129\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00130}00130\ \ \ \ \ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00131}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a5de8dee5493c7ae912d7b043bb48001e}{00131}}\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d}{FPGA\_DIPSwitchRegister\_t}}\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a5de8dee5493c7ae912d7b043bb48001e}{state\_right}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x20\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00132}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a0ca558052f4bd64c08065bd9f5d046b6}{00132}}\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d}{FPGA\_DIPSwitchRegister\_t}}\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a0ca558052f4bd64c08065bd9f5d046b6}{state\_left}};\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x21\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00133}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a4457b76ed90a958960906391e90b8882}{00133}}\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{types_8h_a1daf700d608b9b747dd2ed7ab3966fd9}{reg16\_t}}\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a4457b76ed90a958960906391e90b8882}{pressed\_irq}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x22\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00134}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_afa3351f7b0f659a8b019564baacf62de}{00134}}\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{types_8h_a1daf700d608b9b747dd2ed7ab3966fd9}{reg16\_t}}\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_afa3351f7b0f659a8b019564baacf62de}{released\_irq}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x24\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00135}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a4b2d140c4bc7fe18f1415984679423de}{00135}}\ \ \ \ \ \}\ dip\_switches;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00136}00136\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00137}00137\ \ \ \ \ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00138}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_af1e407df1abc57ac33832d44be5dbdeb}{00138}}\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d}{FPGA\_Buttons\_t}}\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_af1e407df1abc57ac33832d44be5dbdeb}{state}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x26\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00139}00139\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{types_8h_a1daf700d608b9b747dd2ed7ab3966fd9}{reg16\_t}}\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a4457b76ed90a958960906391e90b8882}{pressed\_irq}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x28\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00140}00140\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{types_8h_a1daf700d608b9b747dd2ed7ab3966fd9}{reg16\_t}}\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_afa3351f7b0f659a8b019564baacf62de}{released\_irq}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x2A\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00141}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a661979bfe56336875f164ec2f4828b8e}{00141}}\ \ \ \ \ \}\ buttons;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00142}00142\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00143}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a3fcf4129174c2d5fa1c492f22b99f374}{00143}}\ \ \ \ \ \mbox{\hyperlink{types_8h_a1daf700d608b9b747dd2ed7ab3966fd9}{reg16\_t}}\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a3fcf4129174c2d5fa1c492f22b99f374}{scanning\_divider}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x2C\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00144}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a4bfbec11dda05e77834616c64f0c9556}{00144}}\ \ \ \ \ \mbox{\hyperlink{types_8h_a1daf700d608b9b747dd2ed7ab3966fd9}{reg16\_t}}\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a4bfbec11dda05e77834616c64f0c9556}{irq\_generators}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x2E\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00145}00145\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00146}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a68bf4d0e435d8d8a7f19272d11747705}{00146}}\ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a68bf4d0e435d8d8a7f19272d11747705}{padding\_x30}}[0x400\ -\/\ 0x30];\ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x30\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00147}00147\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00148}00148\ \ \ \ \ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00149}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a55135666a2dd3892bd161930cb9b82c8}{00149}}\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d}{FPGA\_RGBLineRegister\_t}}\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a55135666a2dd3892bd161930cb9b82c8}{line}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x400\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00150}00150\ \ \ \ \ \ \ \ \ uint8\_t\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_a4a9dc609d75542e855d8bec369b5c6eb}{padding}}[0x600\ -\/\ 0x408];\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x408\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00151}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_aaddf5940c8b03995cc9931e88f36bc2a}{00151}}\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d}{FPGA\_RGPPixelRegister\_t}}\ \mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_aaddf5940c8b03995cc9931e88f36bc2a}{pixel}}[10][11];\ \ \ \ \ \ \textcolor{comment}{/*\ 0x600\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00152}\mbox{\hyperlink{struct_l_e_g_u_a_n___p_a_c_k_e_d_ab6019a71269eb2b38013a4e6bfadeacc}{00152}}\ \ \ \ \ \}\ rgb\_matrix;}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00153}00153\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0x6DC\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00154}\mbox{\hyperlink{fpga_8h_a268c1b810ceb126dcc92ea1f8f10e683}{00154}}\ \}\ \mbox{\hyperlink{fpga_8h_a268c1b810ceb126dcc92ea1f8f10e683}{FPGA\_MemoryMap\_t}};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00155}00155\ \textcolor{keyword}{static\_assert}(\textcolor{keyword}{sizeof}(\mbox{\hyperlink{fpga_8h_a268c1b810ceb126dcc92ea1f8f10e683}{FPGA\_MemoryMap\_t}})\ ==\ 0x6DC,\ \textcolor{stringliteral}{"{}FPGA\_MemoryMap\_t\ type\ definition\ invalid!"{}});}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00156}00156\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00157}\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1}{00157}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}\ \{}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00158}\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1a0ea3eba10a2b3a971a7aff27a6adf511}{00158}}\ \ \ \ \ \mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1a0ea3eba10a2b3a971a7aff27a6adf511}{Button0}}\ =\ 0,}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00159}\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1ada3f5f2f2cdc3f0ab1e0a6ad2c361632}{00159}}\ \ \ \ \ \mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1ada3f5f2f2cdc3f0ab1e0a6ad2c361632}{Button1}}\ =\ 1,}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00160}\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1a9e0a460705b50db7ff0d129061b61d56}{00160}}\ \ \ \ \ \mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1a9e0a460705b50db7ff0d129061b61d56}{Button2}}\ =\ 2,}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00161}\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1ab100ff4682bf05e56b66085f3e53d640}{00161}}\ \ \ \ \ \mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1ab100ff4682bf05e56b66085f3e53d640}{Button3}}\ =\ 3,}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00162}\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1a68738cc2a2742b60ce5f75f8fa0a1674}{00162}}\ \ \ \ \ \mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1a68738cc2a2742b60ce5f75f8fa0a1674}{JoystickNorth}}\ =\ 4,}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00163}\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1abf6607d595835d61272267c141cd4fa0}{00163}}\ \ \ \ \ \mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1abf6607d595835d61272267c141cd4fa0}{JoystickEast}}\ =\ 5,}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00164}\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1ab861c3e71e00017ed4c853b5b6afa9c6}{00164}}\ \ \ \ \ \mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1ab861c3e71e00017ed4c853b5b6afa9c6}{JoystickSouth}}\ =\ 6,}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00165}\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1af63b949b1b55119eee3f1e3dc7d2f380}{00165}}\ \ \ \ \ \mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1af63b949b1b55119eee3f1e3dc7d2f380}{JoystickWest}}\ =\ 7,}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00166}00166\ \ \ \ \ \mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1adfa6ee60c1d4af833a02fdd56a32a8b6}{JoystickCenter}}\ =\ 8}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00167}\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1adfa6ee60c1d4af833a02fdd56a32a8b6}{00167}}\ \}\ \mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1}{FPGA\_Button\_t}};}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00168}00168\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00169}00169\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00170}00170\ \textcolor{comment}{/*\ Functions\ */}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00171}00171\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00175}00175\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8h_acfe196610727ad70fcd0f6a621b65b80}{FPGA\_Init}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00176}00176\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00180}00180\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8h_aa870e49425cbd96ec9c09b73ea79373a}{FPGA\_Reset}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00181}00181\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00186}00186\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8h_a4a2c9b23065889317f2e2f04f00e0e89}{FPGA\_7SegDisplayDecimal}}(uint16\_t\ value);}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00187}00187\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00193}00193\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8h_a3e8371e92939fd4e89b4a31dc63df5d2}{FPGA\_7SegDisplayFloat}}(\mbox{\hyperlink{types_8h_a4611b605e45ab401f02cab15c5e38715}{float32\_t}}\ value,\ uint8\_t\ precision);}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00194}00194\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00199}00199\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8h_a20b6e43aef863a1a2aa8573a6f047e5a}{FPGA\_7SegDisplayHexadecimal}}(uint16\_t\ value);}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00200}00200\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00201}00201\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00206}00206\ uint8\_t\ \mbox{\hyperlink{fpga_8h_a08500f77e69acf8b701880048532d8a2}{FPGA\_DIPGetLeft}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00207}00207\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00212}00212\ uint8\_t\ \mbox{\hyperlink{fpga_8h_a66a47e3e5e03c9ad2543c4c1912793fa}{FPGA\_DIPGetRight}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00213}00213\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00218}00218\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8h_adfdb85c4ea74b1722082e3a1d9477b87}{FPGA\_DIPUnmaskOnIRQ}}(uint8\_t\ switch\_id);}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00219}00219\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00224}00224\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8h_a6dd8da73b9f1994ed0aeebb505879bd3}{FPGA\_DIPUnmaskOffIRQ}}(uint8\_t\ switch\_id);}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00225}00225\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00230}00230\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8h_adc504d13027044b17a279c864064d436}{FPGA\_DIPMaskOnIRQ}}(uint8\_t\ switch\_id);}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00231}00231\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00236}00236\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8h_af23bd50e57ede4e18d39ec23934de5ef}{FPGA\_DIPMaskOffIRQ}}(uint8\_t\ switch\_id);}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00237}00237\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00238}00238\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00244}00244\ \textcolor{keywordtype}{bool}\ \mbox{\hyperlink{fpga_8h_aaa57255f8e98ac0e52ee032d2534bea1}{FPGA\_GetButton}}(\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1}{FPGA\_Button\_t}}\ button);}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00245}00245\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00250}00250\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8h_a2aeae904599c002457d7c55a2f9d2cca}{FPGA\_ButtonUnmaskPressIRQ}}(\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1}{FPGA\_Button\_t}}\ button);}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00251}00251\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00256}00256\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8h_a2777595ef5a74632e84325297b8728be}{FPGA\_ButtonUnmaskReleaseIRQ}}(\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1}{FPGA\_Button\_t}}\ button);}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00257}00257\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00262}00262\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8h_ab39ebbd0a17f7e65efcff98237bc3d65}{FPGA\_ButtonMaskPressIRQ}}(\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1}{FPGA\_Button\_t}}\ button);}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00263}00263\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00268}00268\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8h_a527f28099d51aed3ca6d54622dd380cf}{FPGA\_ButtonMaskReleaseIRQ}}(\mbox{\hyperlink{fpga_8h_a9097bd7284da9d12458667e3a19ef0f1}{FPGA\_Button\_t}}\ button);}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00269}00269\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00270}00270\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00275}00275\ uint8\_t\ \mbox{\hyperlink{fpga_8h_a6879a6b628974d01a7d7b817310a4591}{FPGA\_GetScanningDivider}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00276}00276\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00281}00281\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{fpga_8h_a5eca0be6328d5d5891e34131f1d745ca}{FPGA\_SetScanningDivider}}(uint16\_t\ divider);}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00282}00282\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00283}00283\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00292}00292\ \mbox{\hyperlink{errors_8h_ad75d91d2a2ad02fb4a39a5fc8c4d4ec3}{result\_t}}\ \mbox{\hyperlink{fpga_8h_ab524bef8e7a6a6f78a05881bd316c751}{FPGA\_MatrixSetPixel}}(uint8\_t\ x,\ uint8\_t\ y,\ \mbox{\hyperlink{struct_r_g_b_a16__t}{color\_t}}\ color);}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00293}00293\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00294}00294\ }
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00295}00295\ \textcolor{preprocessor}{\#if\ defined(\_\_cplusplus)}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00296}00296\ \}}
\DoxyCodeLine{\Hypertarget{fpga_8h_source_l00297}00297\ \textcolor{preprocessor}{\#endif}}

\end{DoxyCode}
