<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>DWT</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>DWT</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.588</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1</Best-caseLatency>
<Average-caseLatency>65211</Average-caseLatency>
<Worst-caseLatency>676908</Worst-caseLatency>
<PipelineInitiationInterval>2 ~ 676909</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<memset_data_store>
<Name>memset_data_store</Name>
<TripCount>2048</TripCount>
<Latency>2047</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</memset_data_store>
<memset_data_output>
<Name>memset_data_output</Name>
<TripCount>5</TripCount>
<Latency>10244</Latency>
<IterationLatency>2049</IterationLatency>
<PipelineDepth>2049</PipelineDepth>
<memset_data_output>
<Name>memset_data_output</Name>
<TripCount>2048</TripCount>
<Latency>2047</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</memset_data_output>
</memset_data_output>
<memset_data_input>
<Name>memset_data_input</Name>
<TripCount>2048</TripCount>
<Latency>2047</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</memset_data_input>
<Loop4>
<Name>Loop 4</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop4>
<Loop5>
<Name>Loop 5</Name>
<TripCount>5</TripCount>
<Latency>5155 ~ 660515</Latency>
<IterationLatency>
<range>
<min>1031</min>
<max>132103</max>
</range>
</IterationLatency>
<PipelineDepth>1031 ~ 132103</PipelineDepth>
<loop6>
<Name>loop6</Name>
<TripCount>
<range>
<min>0</min>
<max>1024</max>
</range>
</TripCount>
<Latency>0 ~ 124928</Latency>
<IterationLatency>
<range>
<min>2</min>
<max>122</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 122</PipelineDepth>
<loop1>
<Name>loop1</Name>
<TripCount>
<range>
<min>0</min>
<max>12</max>
</range>
</TripCount>
<Latency>0 ~ 120</Latency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
</loop1>
</loop6>
<loop2>
<Name>loop2</Name>
<TripCount>
<range>
<min>0</min>
<max>1024</max>
</range>
</TripCount>
<Latency>0 ~ 2048</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</loop2>
<loop5>
<Name>loop5</Name>
<TripCount>
<range>
<min>0</min>
<max>1024</max>
</range>
</TripCount>
<Latency>0 ~ 1024</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</loop5>
<loop3>
<Name>loop3</Name>
<TripCount>
<range>
<min>0</min>
<max>1024</max>
</range>
</TripCount>
<Latency>0 ~ 2048</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</loop3>
<loop4>
<Name>loop4</Name>
<TripCount>
<range>
<min>0</min>
<max>1024</max>
</range>
</TripCount>
<Latency>0 ~ 1024</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</loop4>
<Loop5.6>
<Name>Loop 5.6</Name>
<TripCount>1024</TripCount>
<Latency>1024</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop5.6>
</Loop5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>50</BRAM_18K>
<DSP48E>10</DSP48E>
<FF>1803</FF>
<LUT>2325</LUT>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>DWT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>DWT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>DWT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>DWT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>DWT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>DWT</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>data_out</name>
<Object>data_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>data_out_ap_vld</name>
<Object>data_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>data</name>
<Object>data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>read_valid</name>
<Object>read_valid</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>read_ready</name>
<Object>read_ready</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>read_ready_ap_vld</name>
<Object>read_ready</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>read_over</name>
<Object>read_over</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>read_over_ap_vld</name>
<Object>read_over</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>write_valid</name>
<Object>write_valid</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>write_valid_ap_vld</name>
<Object>write_valid</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
