# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

set axilite_register_dict [dict create]
# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name a_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_0 \
    op interface \
    ports { a_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name a_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_1 \
    op interface \
    ports { a_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name a_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_2 \
    op interface \
    ports { a_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name a_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_3 \
    op interface \
    ports { a_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name a_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_4 \
    op interface \
    ports { a_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name a_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_5 \
    op interface \
    ports { a_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name a_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_6 \
    op interface \
    ports { a_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name a_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_7 \
    op interface \
    ports { a_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name a_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_8 \
    op interface \
    ports { a_8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name a_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_9 \
    op interface \
    ports { a_9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name a_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_10 \
    op interface \
    ports { a_10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name a_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_11 \
    op interface \
    ports { a_11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name b_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_0 \
    op interface \
    ports { b_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name b_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_1 \
    op interface \
    ports { b_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name b_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_2 \
    op interface \
    ports { b_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name b_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_3 \
    op interface \
    ports { b_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name b_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_4 \
    op interface \
    ports { b_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name b_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_5 \
    op interface \
    ports { b_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name b_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_6 \
    op interface \
    ports { b_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name b_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_7 \
    op interface \
    ports { b_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name b_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_8 \
    op interface \
    ports { b_8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name b_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_9 \
    op interface \
    ports { b_9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name b_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_10 \
    op interface \
    ports { b_10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name b_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_11 \
    op interface \
    ports { b_11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name r_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_r_0 \
    op interface \
    ports { r_0 { O 32 vector } r_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name r_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_r_1 \
    op interface \
    ports { r_1_i { I 32 vector } r_1_o { O 32 vector } r_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name r_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_r_2 \
    op interface \
    ports { r_2_i { I 32 vector } r_2_o { O 32 vector } r_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name r_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_r_3 \
    op interface \
    ports { r_3_i { I 32 vector } r_3_o { O 32 vector } r_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name r_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_r_4 \
    op interface \
    ports { r_4_i { I 32 vector } r_4_o { O 32 vector } r_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name r_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_r_5 \
    op interface \
    ports { r_5_i { I 32 vector } r_5_o { O 32 vector } r_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name r_6 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_r_6 \
    op interface \
    ports { r_6_i { I 32 vector } r_6_o { O 32 vector } r_6_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name r_7 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_r_7 \
    op interface \
    ports { r_7_i { I 32 vector } r_7_o { O 32 vector } r_7_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name r_8 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_r_8 \
    op interface \
    ports { r_8_i { I 32 vector } r_8_o { O 32 vector } r_8_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name r_9 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_r_9 \
    op interface \
    ports { r_9_i { I 32 vector } r_9_o { O 32 vector } r_9_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name r_10 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_r_10 \
    op interface \
    ports { r_10_i { I 32 vector } r_10_o { O 32 vector } r_10_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name r_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_r_11 \
    op interface \
    ports { r_11 { O 32 vector } r_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


