###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       105059   # Number of WRITE/WRITEP commands
num_reads_done                 =       416201   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       334698   # Number of read row buffer hits
num_read_cmds                  =       416201   # Number of READ/READP commands
num_writes_done                =       105059   # Number of read requests issued
num_write_row_hits             =        77463   # Number of write row buffer hits
num_act_cmds                   =       109385   # Number of ACT commands
num_pre_cmds                   =       109354   # Number of PRE commands
num_ondemand_pres              =        88391   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9325153   # Cyles of rank active rank.0
rank_active_cycles.1           =      9011327   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       674847   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       988673   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       479071   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4078   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1524   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2831   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1298   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          577   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1002   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1810   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1885   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1113   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        26071   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          317   # Write cmd latency (cycles)
write_latency[40-59]           =          644   # Write cmd latency (cycles)
write_latency[60-79]           =         1438   # Write cmd latency (cycles)
write_latency[80-99]           =         2916   # Write cmd latency (cycles)
write_latency[100-119]         =         4239   # Write cmd latency (cycles)
write_latency[120-139]         =         5900   # Write cmd latency (cycles)
write_latency[140-159]         =         6438   # Write cmd latency (cycles)
write_latency[160-179]         =         6745   # Write cmd latency (cycles)
write_latency[180-199]         =         6682   # Write cmd latency (cycles)
write_latency[200-]            =        69729   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       207291   # Read request latency (cycles)
read_latency[40-59]            =        59884   # Read request latency (cycles)
read_latency[60-79]            =        57292   # Read request latency (cycles)
read_latency[80-99]            =        17363   # Read request latency (cycles)
read_latency[100-119]          =        13115   # Read request latency (cycles)
read_latency[120-139]          =        10681   # Read request latency (cycles)
read_latency[140-159]          =         5840   # Read request latency (cycles)
read_latency[160-179]          =         4440   # Read request latency (cycles)
read_latency[180-199]          =         3609   # Read request latency (cycles)
read_latency[200-]             =        36686   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.24455e+08   # Write energy
read_energy                    =  1.67812e+09   # Read energy
act_energy                     =  2.99277e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.23927e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.74563e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8189e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.62307e+09   # Active standby energy rank.1
average_read_latency           =      83.8501   # Average read request latency (cycles)
average_interarrival           =      19.1834   # Average request interarrival latency (cycles)
total_energy                   =   1.5447e+10   # Total energy (pJ)
average_power                  =       1544.7   # Average power (mW)
average_bandwidth              =      4.44809   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       136777   # Number of WRITE/WRITEP commands
num_reads_done                 =       451563   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       358369   # Number of read row buffer hits
num_read_cmds                  =       451563   # Number of READ/READP commands
num_writes_done                =       136777   # Number of read requests issued
num_write_row_hits             =        99613   # Number of write row buffer hits
num_act_cmds                   =       130778   # Number of ACT commands
num_pre_cmds                   =       130750   # Number of PRE commands
num_ondemand_pres              =       107869   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9159524   # Cyles of rank active rank.0
rank_active_cycles.1           =      9125731   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       840476   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       874269   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       546922   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3362   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1552   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2808   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1220   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          584   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1013   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1897   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1829   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1090   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        26063   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          418   # Write cmd latency (cycles)
write_latency[40-59]           =          707   # Write cmd latency (cycles)
write_latency[60-79]           =         1616   # Write cmd latency (cycles)
write_latency[80-99]           =         3372   # Write cmd latency (cycles)
write_latency[100-119]         =         5006   # Write cmd latency (cycles)
write_latency[120-139]         =         7272   # Write cmd latency (cycles)
write_latency[140-159]         =         8409   # Write cmd latency (cycles)
write_latency[160-179]         =         8913   # Write cmd latency (cycles)
write_latency[180-199]         =         9083   # Write cmd latency (cycles)
write_latency[200-]            =        91971   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       201265   # Read request latency (cycles)
read_latency[40-59]            =        69693   # Read request latency (cycles)
read_latency[60-79]            =        67533   # Read request latency (cycles)
read_latency[80-99]            =        21413   # Read request latency (cycles)
read_latency[100-119]          =        15240   # Read request latency (cycles)
read_latency[120-139]          =        12204   # Read request latency (cycles)
read_latency[140-159]          =         6781   # Read request latency (cycles)
read_latency[160-179]          =         5213   # Read request latency (cycles)
read_latency[180-199]          =         4226   # Read request latency (cycles)
read_latency[200-]             =        47995   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.82791e+08   # Write energy
read_energy                    =   1.8207e+09   # Read energy
act_energy                     =  3.57809e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.03428e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.19649e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.71554e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69446e+09   # Active standby energy rank.1
average_read_latency           =      97.6165   # Average read request latency (cycles)
average_interarrival           =      16.9962   # Average request interarrival latency (cycles)
total_energy                   =   1.5799e+10   # Total energy (pJ)
average_power                  =       1579.9   # Average power (mW)
average_bandwidth              =       5.0205   # Average bandwidth
