;Edited for use with open-ce
; (c) Copyright 2001-2008 Zilog, Inc.
;-------------------------------------------------------------------------
; Long Shift Left
; Input:
;	Operand1: 
;                 AuBC : 32 bit value to be shifted
;
;	Operand2: 
;                 L : number of bits to shift
;
; Output:
;	Result:   AuBC : 32 bit result
; Registers Used:
;	flags
;-------------------------------------------------------------------------
;	.def	__lshl
;	.assume adl=1

_lshl:
        push    hl
        push    bc
	ld	b,l
	pop	hl		; uHL = value
	inc	b
	jr	.test

.loop:
	add	hl,hl
	rla

.test:
        djnz    .loop

        push	hl
	pop	bc		; uBC = result
        pop     hl
	ret

