# Hardware-Implementation-of-AES
High Speed and Low Power Implementation in Verilog

## advanced encryption system algorithm
A 5 minutes video for AES Rijndael Cipher algorithm explained as a Flash animation here
https://www.youtube.com/watch?v=gP4PqVGudtg&t=23s

## simulation results 
  first we used the input data and key in the video and this is the RTL output which is the same as the output in the video :
  
  ![image](https://user-images.githubusercontent.com/103184935/185762896-4f97a917-f77c-4a32-8933-dbcf82770c16.png)            ![image](https://user-images.githubusercontent.com/103184935/185762989-db2751ac-cb7d-45c1-915a-23dee7dcf411.png)

  
   


