{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570719253813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570719253819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 09:54:13 2019 " "Processing started: Thu Oct 10 09:54:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570719253819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570719253819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sum_BCD -c sum_BCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off sum_BCD -c sum_BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570719253819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570719254546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570719254546 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sum_bcd.vhd 2 1 " "Using design file sum_bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sum_BCD-Beh " "Found design unit 1: Sum_BCD-Beh" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570719266829 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sum_BCD " "Found entity 1: Sum_BCD" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570719266829 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570719266829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sum_BCD " "Elaborating entity \"Sum_BCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570719266840 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y sum_bcd.vhd(34) " "Verilog HDL or VHDL warning at sum_bcd.vhd(34): object \"y\" assigned a value but never read" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570719266841 "|Sum_BCD"}
{ "Warning" "WSGN_SEARCH_FILE" "sumres.vhd 2 1 " "Using design file sumres.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SumRes-Beh " "Found design unit 1: SumRes-Beh" {  } { { "sumres.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/sumres.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570719266876 ""} { "Info" "ISGN_ENTITY_NAME" "1 SumRes " "Found entity 1: SumRes" {  } { { "sumres.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/sumres.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570719266876 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570719266876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumRes SumRes:U0 " "Elaborating entity \"SumRes\" for hierarchy \"SumRes:U0\"" {  } { { "sum_bcd.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570719266877 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladd.vhd 2 1 " "Using design file fulladd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladd-Beh " "Found design unit 1: Fulladd-Beh" {  } { { "fulladd.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/fulladd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570719266894 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladd " "Found entity 1: Fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570719266894 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570719266894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdd SumRes:U0\|FullAdd:U0 " "Elaborating entity \"FullAdd\" for hierarchy \"SumRes:U0\|FullAdd:U0\"" {  } { { "sumres.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/sumres.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570719266895 ""}
{ "Warning" "WSGN_SEARCH_FILE" "halfadd.vhd 2 1 " "Using design file halfadd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdd-Beh " "Found design unit 1: HalfAdd-Beh" {  } { { "halfadd.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/halfadd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570719266912 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdd " "Found entity 1: HalfAdd" {  } { { "halfadd.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/halfadd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570719266912 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570719266912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdd SumRes:U0\|FullAdd:U0\|HalfAdd:U0 " "Elaborating entity \"HalfAdd\" for hierarchy \"SumRes:U0\|FullAdd:U0\|HalfAdd:U0\"" {  } { { "fulladd.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/fulladd.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570719266913 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bin_bcd.vhd 2 1 " "Using design file bin_bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_bcd-Beh " "Found design unit 1: bin_bcd-Beh" {  } { { "bin_bcd.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/bin_bcd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570719266939 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd " "Found entity 1: bin_bcd" {  } { { "bin_bcd.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/bin_bcd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570719266939 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570719266939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_bcd bin_bcd:U1 " "Elaborating entity \"bin_bcd\" for hierarchy \"bin_bcd:U1\"" {  } { { "sum_bcd.vhd" "U1" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570719266940 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "a bin_bcd.vhd(15) " "VHDL warning at bin_bcd.vhd(15): sensitivity list already contains a" {  } { { "bin_bcd.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/bin_bcd.vhd" 15 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570719266941 "|Sum_BCD|bin_bcd:U1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bin_bcd:U1\|Ram0 " "RAM logic \"bin_bcd:U1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "bin_bcd.vhd" "Ram0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/bin_bcd.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1570719267221 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1570719267221 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "res\[5\] VCC " "Pin \"res\[5\]\" is stuck at VCC" {  } { { "sum_bcd.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/Sum_BCD/sum_bcd.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570719267488 "|Sum_BCD|res[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570719267488 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570719267569 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570719268234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570719268234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570719268379 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570719268379 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570719268379 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570719268379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570719268439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 09:54:28 2019 " "Processing ended: Thu Oct 10 09:54:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570719268439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570719268439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570719268439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570719268439 ""}
