##################################################
##
## Constraint file for Synplify Pro
##   Generated by FICE(mksdc) ver 0.9.152
##   time : Fri Dec 03 14:34:49 +0900 2010
##
##################################################

####  Use Following File(s) ####
# _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns
# _device_scr/_socket/d78f1070_dont_touch.scr_100915
# _device_scr/_socket/d78f1070_mode.scr_100920
# _device_scr/_socket/d78f1070_chip.scr_101019

#
#  Constraint for ICE Macro
#

#
# CLOCK Attribute
#
# ice system
define_clock { n:CLK30MHZ_GB } -name { CLK30MHZ_GB } -freq 30.000 -clockgroup clk30mhzgb -route 0.000
# ice system(dcm)
define_clock { n:CLK60MHZ } -name { CLK60MHZ } -freq 60.000 -clockgroup clk60mhz -route 0.000
# usb
define_clock { n:USBCLK } -name { USBCLK } -freq 20.000 -clockgroup usb -route 0.000
# host interface
define_clock { n:ice.ICEWR } -name { ICEWR } -freq 2.000 -clockgroup icewr -route 0.000
# pseudo-emulation
define_clock { n:USBIFWR } -name { USBIFWR } -freq 2.000 -clockgroup usbifwr -route 0.000
define_clock { n:ice.timetagv2.CLK240M } -name { CLK240M } -freq 240 -clockgroup clk240m -route 0
define_clock { n:chiptop.h_rosc.CLK160M } -name { CLK160M } -freq 160 -clockgroup clk160m -route 0
# for internal clock
define_clock   { n:RESB } -name { RESB }  -freq 2 -clockgroup RESB -route 0;

#
# LOGIC Attribute
#
define_false_path -to { i:ice.host_interface.usb2usbif.hi_read_data* }
define_false_path -to { i:ice.host_interface.usbif2ice.iceifa* }
define_false_path -to { i:ice.host_interface.usbif2ice.iceifaclk_d2 }
define_false_path -from { i:ice.host_interface.VDDLEV* }
define_false_path -to { i:ice.host_interface.snatch.en_snatch }
define_false_path -through { n:ice.host_interface.snatch.ICEDO[31:0] } -through { n:ice.host_interface.snatch.MDR[15:0] }
define_false_path -to { i:ice.break.STBRELESV }
define_false_path -through { n:ice.ICERESB }
define_false_path -to { i:ice.emem.rom.clksel.low1_p }
define_false_path -to { i:ice.emem.rom.clksel.clksel_resetb_p }
define_false_path -to { i:ice.emem.rom.clksel.clksel_p }
define_attribute { USBCLK } { syn_noclockbuf } { 1 }
define_attribute { n:ice.ICEWR } { syn_noclockbuf } { 1 }
define_attribute { n:RESB } { syn_noclockbuf } { 1 }
define_attribute { i:ice.trace.trdata.pcwaitf_l } { syn_noclockbuf } { 1 }
# flash_cp
define_false_path -from { i:chiptop.chip.socket.flash_cp.*.*.* }
define_false_path -from { i:chiptop.chip.socket.flash_cp.*.*.*.* }
define_false_path -to { i:chiptop.chip.socket.flash_cp.*.*.* }
define_false_path -to { i:chiptop.chip.socket.flash_cp.*.*.*.* }
# timetag
define_max_delay -from { i:ice.timetagv2.tag[31:0] } -to { i:ice.trace.trdata.fch_data_l2[31:0] } { 3 }
define_max_delay -from { i:ice.timetagv2.TAGOVF } -to { i:ice.trace.trdata.tagovf_l1 } { 3 }

#
# GROBAL
#
define_global_attribute  { syn_forward_io_constraints } { 0 }
define_global_attribute  { xc_use_timespec_for_io } { 0 }
define_global_attribute  { syn_useioff } { 1 }
define_global_attribute  { xc_fast_auto } { 1 }

#
# Special Constraint about dummy-path at Device Logic
#

#
# Special Constraint about dummy-path at Device Logid add on Oct 15,2010
#
# <<<Hold issue>>>
define_false_path -to { i:ice.status.cpumclkst.clkm_p1 }
define_false_path -to { i:ice.timetagv2.sampbck }

# <<<tune the hi-level latch's effective timing>>>
define_max_delay -through { n:chiptop.chip.socket.CK0IIC0 } -to { i:chiptop.chip.socket.iica.micg_gate_0.U1.DLSFQ2_inst.LDCPE_inst } { 29 }
define_max_delay -through { n:chiptop.chip.socket.porga.main.regctl.pclkrw_latch.G001 } -to { i:chiptop.chip.socket.porga.main.regctl.pclkrw_latch.DLSFQ2_inst.LDCPE_inst } { 29 }

#define_path_delay  -through {n:chiptop.chip.socket.modectl.modectl_usertop.modectl_incdec.crc0_gate.G001}  -to {{i:chiptop.chip.socket.modectl.modectl_usertop.modectl_incdec.crc0_gate.DLSFQ2_inst.LDCPE_inst}}  -max 29
# Cut pseudo path (crc0_gate.G001 propagate to latch's din-pin and clock-pin.)
#define_false_path -through {n:chiptop.chip.socket.modectl.modectl_usertop.modectl_incdec.crc0_gate.G001} -through {n:chiptop.chip.socket.csc.cg.tbase.fclk_cts.clkout} -to {i:chiptop.chip.socket.modectl.modectl_usertop.modectl_incdec.crc0_gate.DLSFQ2_inst.LDCPE_inst}
#define_false_path -from {i:chiptop.chip.socket.modectl.modectl_usertop.modectl_incdec.usrcrcctl.crcctl[6]} -through {n:chiptop.chip.socket.csc.cg.tbase.fclk_cts.clkout} -to {i:chiptop.chip.socket.modectl.modectl_usertop.modectl_incdec.crc0_gate.DLSFQ2_inst.LDCPE_inst}

define_max_delay -through { n:chiptop.chip.socket.cibc.nvmchk.baseck_latch.G001 } -to { i:chiptop.chip.socket.cibc.nvmchk.baseck_latch.DLSFQ2_inst.LDCPE_inst } { 29 }
define_max_delay -through { n:chiptop.chip.socket.cibc.fmop.frqdec.we_frqsel } -to { i:chiptop.chip.socket.cibc.fmop.frqdec.frqselck_latch.DLSFQ2_inst.LDCPE_inst } { 29 }
define_max_delay -through { n:chiptop.chip.socket.cibc.fmop.b_trmlv2_iref_en } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.irefck_latch.DLSFQ2_inst.LDCPE_inst } { 29 }
define_max_delay -through { n:chiptop.chip.socket.cibc.fmop.b_trmlv2_vreadC_en } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.vreadCck_latch.DLSFQ2_inst.LDCPE_inst } { 29 }
define_max_delay -through { n:chiptop.chip.socket.cibc.fmop.main.baseck_latch.G001 } -to { i:chiptop.chip.socket.cibc.fmop.main.baseck_latch.DLSFQ2_inst.LDCPE_inst } { 29 }
define_max_delay -through { n:chiptop.chip.socket.OPBOEN } -to { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_gate.DLSFQ2_inst.LDCPE_inst } { 29 }
 
# <<<32MHz issue>>>
#define_false_path -from {i:chiptop.chip.socket.cpu.alu.Z i:chiptop.chip.socket.cpu.alu.CY i:chiptop.chip.socket.cpu.alu.RBS[1] i:chiptop.chip.socket.cpu.alu.RBS[0]} -to {i:chiptop.chip.socket.csc.cg.tbase.stby.stpst_neg}

define_false_path -from { i:chiptop.chip.socket.cpu.alu.* } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.stpst_neg }
define_false_path -through { n:chiptop.chip.socket.cpu.adr.slmirr } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.stpst_neg }
define_false_path -from { i:chiptop.chip.socket.cpu.adr.pa_data_maw i:chiptop.chip.socket.cpu.adr.pa_data_buf i:chiptop.chip.socket.cpu.adr.pa_data_mlt1 i:chiptop.chip.socket.cpu.adr.pa_data_cyc1 } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.stpst_neg }
define_false_path -through { n:chiptop.chip.socket.cpu.alu.SP_usr[*] n:chiptop.chip.socket.cpu.alu.SP_sv[*] } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.stpst_neg }
define_false_path -through { n:chiptop.chip.socket.cpu.adr.maw[*] } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.stpst_neg }

# <<<ICE WakeUp issue>>>
#define_path_delay  -through {n:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrt_clk.bgrt_en}  -to {{i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrt_latch.bgrt_0.ft3_latch1.DLSFQ2_inst.LDCPE_inst}}  -max 10
#define_path_delay  -through {n:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrtc_clk.bgrt_en}  -to {{i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrtc_latch.bgrtc_0.ft3_latch1.DLSFQ2_inst.LDCPE_inst}}  -max 10

define_attribute { n:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrt_clk.* } syn_noclockbuf { 1 };
define_attribute { n:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrtc_clk.* } syn_noclockbuf { 1 };
 
# <<<invalidate cibc circuit of decision by majority. (ICE Only)>>>
define_false_path -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrt_latch.bgrt_*.ft3_latch*.DLSFQ2_inst.LDCPE_inst }
define_false_path -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrtc_latch.bgrtc_*.ft3_latch*.DLSFQ2_inst.LDCPE_inst }
define_false_path -from { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrt_latch.bgrt_*.ft3_latch*.DLSFQ2_inst.LDCPE_inst }
define_false_path -from { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrtc_latch.bgrtc_*.ft3_latch*.DLSFQ2_inst.LDCPE_inst }




#
#  create_clock
#


# create_clock -name FIL15K [get_pins csc/rg/lvictl/counter/fil15kin_mux/root/N01] -period $Tclk ( _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns L:122 )
define_clock { n:chiptop.chip.socket.csc.rg.lvictl.counter.fil15kin } -name { FIL15K } -period 29.0 -clockgroup FIL15K -route 0.000

# create_clock -name R32MCLK [get_pins h_rosc/R32MOUT] -period $Tclk_dspo ( _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns L:136 )
define_clock { n:chiptop.h_rosc.R32MOUT } -name { R32MCLK } -period 14.5 -clockgroup R32MCLK -route 0.000

# create_clock -name FMX4 [get_pins csc/cg/mosccnt/fmx4_cts/root/N01] -period  $Tclk        ( _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns L:112 )
define_clock { n:chiptop.chip.socket.csc.cg.mosccnt.fmx4 } -name { FMX4 } -period 29.0 -clockgroup FMX4 -route 0.000

# create_clock -name FIHFL [get_pins h_rosc/FIHFL] -period $Tclk ( _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns L:151 )
define_clock { n:chiptop.h_rosc.FIHFL } -name { FIHFL } -period 29.0 -clockgroup FIHFL -route 0.000

# create_clock -name OCDCLK [get_pins ocd/main/uart/uart_bcounter/root/C3/N01] -period $Tclk  ( _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns L:132 )
define_clock { n:chiptop.chip.socket.ocd.main.uart.sclock_16m } -name { OCDCLK } -period 29.0 -clockgroup OCDCLK -route 0.000

# create_clock -name FIHP3 [get_pins csc/cg/hioscctl/fmain_sel/fih_p3_cts/root/N01] -period $Tclk_dspo ( _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns L:108 )
define_clock { n:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.fih_p3 } -name { FIHP3 } -period 14.5 -clockgroup FIHP3 -route 0.000

# create_clock -name FMAIN_PCLBUZ [get_pins pclbuz/fmain_cts/root/N01] -period  $Tclk     ( _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns L:126 )
define_clock { n:chiptop.chip.socket.pclbuz.fmain_scck } -name { FMAIN_PCLBUZ } -period 29.0 -clockgroup FMAIN_PCLBUZ -route 0.000

# create_clock -name FCLK [get_pins csc/cg/tbase/fclk_cts/root/N01] -period  $Tclk          ( _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns L:100 )
define_clock { n:chiptop.chip.socket.csc.cg.tbase.fclk } -name { FCLK } -period 29.0 -clockgroup FCLK -route 0.000

# create_clock -name FIHP1 [get_pins csc/cg/hioscctl/fmain_sel/fih_p1_cts/root/N01] -period $Tclk ( _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns L:104 )
define_clock { n:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.fih_p1 } -name { FIHP1 } -period 29.0 -clockgroup FIHP1 -route 0.000

# create_clock -name OSCOUTS [get_pins csc/cg/oscctl/root_oscouts/out] -period $OSCclk ( _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns L:116 )
define_clock { n:chiptop.chip.socket.csc.cg.oscouts_nf_p } -name { OSCOUTS } -period 29.0 -clockgroup OSCOUTS -route 0.000

# create_clock -name FSUB_PCLBUZ [get_pins pclbuz/fsub_cts/root/N01] -period  $Tclk     ( _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns L:128 )
define_clock { n:chiptop.chip.socket.pclbuz.fsub_scck } -name { FSUB_PCLBUZ } -period 29.0 -clockgroup FSUB_PCLBUZ -route 0.000

# create_clock -name SCANCLK [get_pins modectl/modectl_tport/scanbuf1/*/N01] -period $Sclk ( _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns L:156 )
# Removed because of tool limitation or removed macro on ICE

# create_clock -name FIL [get_pins l_rosc/LOSCOUT] -period $FILclk ( _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns L:140 )
define_clock { n:chiptop.l_rosc.LOSCOUT } -name { FIL } -period 29.0 -clockgroup FIL -route 0.000

# create_clock -name FIH4  [get_pins csc/cg/hioscctl/fihsync/fih4_cts/root/N01]  -period $Tclk ( _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns L:106 )
define_clock { n:chiptop.chip.socket.csc.cg.hioscctl.fihsync.fih4 } -name { FIH4 } -period 29.0 -clockgroup FIH4 -route 0.000





#
#  set_dont_touch
#


# set_dont_touch int48/main/sfrreg/IFREG21/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:679 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG21.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch pull_down136 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:579 )
define_attribute { i:chiptop.chip.socket.pull_down136.* } syn_keep { 1 }

# set_dont_touch "csc/cg/tbase/fmain_fsub_sel/cksel_fsub0_fsub2/clk_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:423 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fmain_fsub_sel.cksel_fsub0_fsub2.clk_gate.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREGDBG/U8 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:813 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREGDBG.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf28] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:163 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf28.* } syn_keep { 1 }

# set_dont_touch [list intm8/main/intp7_edge] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:297 )
define_attribute { i:chiptop.chip.socket.intm8.main.intp7_edge.* } syn_keep { 1 }

# set_dont_touch "csc/rg/resctl_main/resetctl_nf3" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:325 )
define_attribute { i:chiptop.chip.socket.csc.rg.resctl_main.resetctl_nf3.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG1/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:766 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG1.* } syn_keep { 1 }

# set_dont_touch [all_connected [get_pins  resetb/RESFB5V]] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:270 )
# Limit Constraint. mksdc cannot convert this constrait now.

# set_dont_touch pull_down137 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:580 )
define_attribute { i:chiptop.chip.socket.pull_down137.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG44/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:804 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG44.* } syn_keep { 1 }

# set_dont_touch pclbuz/fmain_cts/root ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:723 )
define_attribute { i:chiptop.chip.socket.pclbuz.fmain_scck.* } syn_keep { 1 }

# set_dont_touch pull_down138 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:581 )
define_attribute { i:chiptop.chip.socket.pull_down138.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG7/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:710 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG7.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch "csc/cg/tbase/stby/stpst3_dly" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:322 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.stby.stpst3_dly.* } syn_keep { 1 }

# set_dont_touch [list intm4/main/intp*_dfil] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:310 )
define_attribute { i:chiptop.chip.socket.intm4.main.intp*_dfil.* } syn_keep { 1 }

# set_dont_touch [all_connected [get_pins  resetb/DIN5V]] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:610 )
# Limit Constraint. mksdc cannot convert this constrait now.

# set_dont_touch pull_down139 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:582 )
define_attribute { i:chiptop.chip.socket.pull_down139.* } syn_keep { 1 }

# set_dont_touch [get_nets P40SELIN1B5V] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:261 )
define_attribute { i:chiptop.chip.socket.P40SELIN1B5V.* } syn_keep { 1 }

# set_dont_touch [list csc/cg/mosccnt/fmx4_cts] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:66 )
define_attribute { i:chiptop.chip.socket.csc.cg.mosccnt.fmx4_cts.* } syn_keep { 1 }

# set_dont_touch "csc/cg/mosccnt/fmx4_cts" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:401 )
define_attribute { i:chiptop.chip.socket.csc.cg.mosccnt.fmx4_cts.* } syn_keep { 1 }

# set_dont_touch [list bbr/busor/busor_mdr13/U*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:103 )
define_attribute { i:chiptop.chip.socket.bbr.busor.busor_mdr13.U*.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG27/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:785 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG27.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG13/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:770 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG13.* } syn_keep { 1 }

# set_dont_touch modectl/modectl_mask/U25 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:716 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_mask.* } syn_keep { 1 }

# set_dont_touch pull_down16  ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:594 )
define_attribute { i:chiptop.chip.socket.pull_down16.* } syn_keep { 1 }

# set_dont_touch csc/cg/tbase/fmain_fsub_sel/cksel_fmain_fsub/U7  ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:755 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fmain_fsub_sel.cksel_fmain_fsub.* } syn_keep { 1 }

# set_dont_touch "csc/cg/oscctl/oscouts_nf_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:487 )
define_attribute { i:chiptop.chip.socket.csc.cg.oscctl.oscouts_nf_gate.* } syn_keep { 1 }

# set_dont_touch ocd/main/uart/uart_bcounter/root/C3 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:720 )
define_attribute { i:chiptop.chip.socket.ocd.main.uart.sclock_16m.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG40/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:800 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG40.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical csc/cg/hioscctl/fmain_sel/fih_p3_cts/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:397 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.fih_p3_cts.*.* } syn_keep { 1 }

# set_dont_touch "csc/cg/tbase/fmain_fsub_sel/cksel_fmain_fsub/clk1_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:441 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fmain_fsub_sel.cksel_fmain_fsub.clk1_gate.* } syn_keep { 1 }

# set_dont_touch csc/cg/hioscctl/r32mout             ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:241 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.r32mout.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG23/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:681 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG23.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf10] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:145 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf10.* } syn_keep { 1 }

# set_dont_touch [list csc/cg/tbase/fclk_cts/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:59 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fclk_cts.*.* } syn_keep { 1 }

# set_dont_touch "csc/cg/hioscctl/fmain_sel/cksel_fmx/clk2_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:439 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.cksel_fmx.clk2_gate.* } syn_keep { 1 }

# set_dont_touch  [get_cells {port13/U30}] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:633 )
define_attribute { i:chiptop.chip.socket.port13.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG37/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:796 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG37.* } syn_keep { 1 }

# set_dont_touch [list csc/rg/lvictl/counter/fil15kin_mux] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:68 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.counter.fil15kin_mux.* } syn_keep { 1 }

# set_dont_touch [list intm4/main/intp*_edge] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:309 )
define_attribute { i:chiptop.chip.socket.intm4.main.intp*_edge.* } syn_keep { 1 }

# set_dont_touch [list ramclk_dly/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:55 )
define_attribute { i:chiptop.chip.socket.ramclk_dly.*.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG23/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:781 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG23.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG11/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:668 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG11.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch sau0/wup/U7 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:827 )
define_attribute { i:chiptop.chip.socket.sau0.wup.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf15] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:150 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf15.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG3/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:688 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG3.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch cibc/fmop/main_trmlv_iref_ck_mux ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:88 )
define_attribute { i:chiptop.chip.socket.cibc.fmop.main.trmlv_iref_ck_mux.* } syn_keep { 1 }

# set_dont_touch sau0/wup/U8 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:828 )
define_attribute { i:chiptop.chip.socket.sau0.wup.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG15/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:672 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG15.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch [list csc/cg/hioscctl/fihsync/fih4_cts] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:64 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fihsync.fih4_cts.* } syn_keep { 1 }

# set_dont_touch dmydly300n ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:548 )
define_attribute { i:chiptop.chip.socket.dmydly300n.* } syn_keep { 1 }

# set_dont_touch "csc/cg/tbase/fmain_fsub_sel/cksel_fsub0_fsub2/clk2_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:422 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fmain_fsub_sel.cksel_fsub0_fsub2.clk2_gate.* } syn_keep { 1 }

# set_dont_touch csc/rg/lvictl/main/U51     ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:751 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.main.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical csc/cg/tbase/fclk_cts/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:406 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fclk_cts.*.* } syn_keep { 1 }

# set_dont_touch "csc/rg/lvictl/main/en_eor" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:502 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.main.en_eor.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical csc/cg/hioscctl/fihsync/fih4_cts/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:404 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fihsync.fih4_cts.*.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG47/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:807 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG47.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG33/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:792 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG33.* } syn_keep { 1 }

# set_dont_touch pclbuz/main/fmain_fix_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:726 )
define_attribute { i:chiptop.chip.socket.pclbuz.main.fmain_fix_U1.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf1] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:136 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf1.* } syn_keep { 1 }

# set_dont_touch sau0/ch0/func_U13 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:826 )
define_attribute { i:chiptop.chip.socket.sau0.ch0.func_U13.* } syn_keep { 1 }

# set_dont_touch oscmain ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:204 )
define_attribute { i:chiptop.chip.socket.oscmain.* } syn_keep { 1 }

# set_dont_touch csc/cg/tbase/fmain_fsub_sel/cksel_fsub0_fsub2/clk1     ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:235 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fmain_fsub_sel.cksel_fsub0_fsub2.clk1.* } syn_keep { 1 }

# set_dont_touch csc/cg/hioscctl/fmain_sel/cksel_fmx/U10   ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:753 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.cksel_fmx.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG1/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:666 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG1.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf6] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:141 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf6.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG13/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:670 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG13.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG43/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:803 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG43.* } syn_keep { 1 }

# set_dont_touch ocd/main/uart/uart_wetx2_U5 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:817 )
define_attribute { i:chiptop.chip.socket.ocd.main.uart.uart_wetx2_U5.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf21] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:156 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf21.* } syn_keep { 1 }

# set_dont_touch OREGOUT ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:255 )
define_attribute { i:chiptop.chip.socket.OREGOUT.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical capr/rep_*/U*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:619 )
define_attribute { i:chiptop.chip.socket.capr.rep_*.U*.* } syn_keep { 1 }

# set_dont_touch [list csc/cg/hioscctl/fmain_sel/fih_p1_cts] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:60 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.fih_p1_cts.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf26] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:161 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf26.* } syn_keep { 1 }

# set_dont_touch "csc/rg/resctl_main/resetctl_nf1" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:323 )
define_attribute { i:chiptop.chip.socket.csc.rg.resctl_main.resetctl_nf1.* } syn_keep { 1 }

# set_dont_touch P40SELIN1B5V ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:259 )
define_attribute { i:chiptop.chip.socket.P40SELIN1B5V.* } syn_keep { 1 }

# set_dont_touch [all_connected [get_pins  regm/POCREL5V]] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:273 )
# Limit Constraint. mksdc cannot convert this constrait now.

# set_dont_touch int48/main/sfrreg/IFREG44/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:704 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG44.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch "csc/rg/lvictl/main/intlvi_eor" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:500 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.main.intlvi_eor.* } syn_keep { 1 }

# set_dont_touch modectl/modectl_usertop/modectl_incdec/crcusrst_holdbuf ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:172 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_incdec.crcusrst_holdbuf.* } syn_keep { 1 }

# set_dont_touch [get_cells nf/lvioutz_nf/dly*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:519 )
define_attribute { i:chiptop.chip.socket.nf.lvioutz_nf.dly*.* } syn_keep { 1 }

# set_dont_touch [get_cells nf/pocrel_nf/dly*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:518 )
define_attribute { i:chiptop.chip.socket.nf.pocrel_nf.dly*.* } syn_keep { 1 }

# set_dont_touch "csc/cg/tbase/fmain_fsub_sel/cksel_fmain_fsub/root" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:443 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fmain_fsub_sel.cksel_fmain_fsub.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG16/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:773 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG16.* } syn_keep { 1 }

# set_dont_touch iica/sub/U55 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:758 )
define_attribute { i:chiptop.chip.socket.iica.sub.* } syn_keep { 1 }

# set_dont_touch "csc/cg/pec/per05_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:468 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.per05_gate.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical cibc/fmop/main_trmlv_bgrt_clk/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:738 )
define_attribute { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrt_clk.*.* } syn_keep { 1 }

# set_dont_touch "csc/rg/lvictl/counter/fil15kin_mux" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:379 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.counter.fil15kin_mux.* } syn_keep { 1 }

# set_dont_touch [list intm8/main/intp3_edge] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:293 )
define_attribute { i:chiptop.chip.socket.intm8.main.intp3_edge.* } syn_keep { 1 }

# set_dont_touch csc/rg/lvictl/counter/reqlvi_set_p_ao/aofunc ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:662 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.counter.reqlvi_set_p_ao.aofunc.* } syn_keep { 1 }

# set_dont_touch P147SELIN1B5V ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:260 )
define_attribute { i:chiptop.chip.socket.P147SELIN1B5V.* } syn_keep { 1 }

# set_dont_touch iica/sub/U56 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:759 )
define_attribute { i:chiptop.chip.socket.iica.sub.* } syn_keep { 1 }

# set_dont_touch pclbuz/main/U57 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:823 )
define_attribute { i:chiptop.chip.socket.pclbuz.main.* } syn_keep { 1 }

# set_dont_touch cibc/fmop/main_trmlv_vread_ck_mux/* ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:93 )
define_attribute { i:chiptop.chip.socket.cibc.fmop.main.trmlv_vread_ck_mux.*.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG42/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:702 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG42.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch csc/cg/OSCOUTM ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:224 )
define_attribute { i:chiptop.chip.socket.csc.cg.OSCOUTM.* } syn_keep { 1 }

# set_dont_touch pull_down19  ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:597 )
define_attribute { i:chiptop.chip.socket.pull_down19.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG8/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:811 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG8.* } syn_keep { 1 }

# set_dont_touch [list bbr/busor/busor_mdr6/U*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:110 )
define_attribute { i:chiptop.chip.socket.bbr.busor.busor_mdr6.U*.* } syn_keep { 1 }

# set_dont_touch csc/cg/OSCOUTS                                         ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:230 )
define_attribute { i:chiptop.chip.socket.csc.cg.OSCOUTS.* } syn_keep { 1 }

# set_dont_touch "csc/cg/hioscctl/fmain_sel/fih_p3_cts" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:396 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.fih_p3_cts.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG26/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:784 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG26.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG12/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:769 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG12.* } syn_keep { 1 }

# set_dont_touch "csc/cg/pec/per02_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:471 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.per02_gate.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG46/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:706 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG46.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch [get_cells sdadly2/dly*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:554 )
define_attribute { i:chiptop.chip.socket.sdadly2.dly*.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf13] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:148 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf13.* } syn_keep { 1 }

# set_dont_touch [list intm8/main/intp0_edge] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:290 )
define_attribute { i:chiptop.chip.socket.intm8.main.intp0_edge.* } syn_keep { 1 }

# set_dont_touch "csc/rg/resctl_main/gate_sel*" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:447 )
define_attribute { i:chiptop.chip.socket.csc.rg.resctl_main.gate_sel*.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_sec/cmp2] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:124 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_sec.cmp2.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG34/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:693 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG34.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch [list pclbuz/fmain_cts/root] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:77 )
define_attribute { i:chiptop.chip.socket.pclbuz.fmain_scck.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical csc/rg/lvictl/main/lvilv_set_mux/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:386 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.main.lvilv_set_mux.*.* } syn_keep { 1 }

# set_dont_touch [list intm8/main/intp6_edge] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:296 )
define_attribute { i:chiptop.chip.socket.intm8.main.intp6_edge.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical csc/cg/hioscctl/fmain_sel/fih_p1_cts/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:399 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.fih_p1_cts.*.* } syn_keep { 1 }

# set_dont_touch [get_nets csc/cg/mosccnt/fmx*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:225 )
define_attribute { i:chiptop.chip.socket.csc.cg.mosccnt.fmx*.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf18] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:153 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf18.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG4/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:799 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG4.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_tport/scanbuf2/scandrive] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:73 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_tport.scanbuf2.scandrive.* } syn_keep { 1 }

# set_dont_touch [list bbr/busor/busor_mdr2/U*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:113 )
define_attribute { i:chiptop.chip.socket.bbr.busor.busor_mdr2.U*.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG38/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:697 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG38.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch cibc/fmop/main_trmlv_bgrtc_clk ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:96 )
define_attribute { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrtc_clk.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG22/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:780 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG22.* } syn_keep { 1 }

# set_dont_touch "csc/cg/pec/prsu_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:475 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.prsu_gate.* } syn_keep { 1 }

# set_dont_touch [list ocd/main/uart/uart_bcounter/root] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:75 )
define_attribute { i:chiptop.chip.socket.ocd.main.uart.sclock_16m.* } syn_keep { 1 }

# set_dont_touch [list cpu/adr_drdclk_reg] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:82 )
define_attribute { i:chiptop.chip.socket.cpu.adr_drdclk.* } syn_keep { 1 }

# set_dont_touch "csc/cg/pec/pclkrw_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:474 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.pclkrw_gate.* } syn_keep { 1 }

# set_dont_touch "csc/rg/lvictl/main/intlvi_buf" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:341 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.main.intlvi_buf.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf4] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:139 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf4.* } syn_keep { 1 }

# set_dont_touch [list intm8/main/intp0_dfil] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:298 )
define_attribute { i:chiptop.chip.socket.intm8.main.intp0_dfil.* } syn_keep { 1 }

# set_dont_touch [list intm8/main/intp6_dfil] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:304 )
define_attribute { i:chiptop.chip.socket.intm8.main.intp6_dfil.* } syn_keep { 1 }

# set_dont_touch cibd/cib/memif_U53_scancksel  ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:746 )
define_attribute { i:chiptop.chip.socket.cibd.cib.memif_U53_scancksel.* } syn_keep { 1 }

# set_dont_touch csc/rg/lvictl/counter/U19    ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:750 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.counter.* } syn_keep { 1 }

# set_dont_touch "csc/cg/hioscctl/fmain_sel/cksel_fih_p2/root" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:437 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.cksel_fih_p2.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG0/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:765 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG0.* } syn_keep { 1 }

# set_dont_touch "csc/cg/hioscctl/fmain_sel/cksel_fmx/clk1_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:438 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.cksel_fmx.clk1_gate.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG32/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:791 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG32.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG36/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:695 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG36.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch ocd/main/uart/uart_int_edge_U5 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:721 )
define_attribute { i:chiptop.chip.socket.ocd.main.uart.uart_int_edge_U5.* } syn_keep { 1 }

# set_dont_touch regd ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:203 )
# Removed because of tool limitation or removed macro on ICE

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf9] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:144 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf9.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical csc/rg/lvictl/counter/fil15kin_mux/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:380 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.counter.fil15kin_mux.*.* } syn_keep { 1 }

# set_dont_touch pull_down140 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:583 )
define_attribute { i:chiptop.chip.socket.pull_down140.* } syn_keep { 1 }

# set_dont_touch ocd/main/uart/uart_int_edge_U6 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:816 )
define_attribute { i:chiptop.chip.socket.ocd.main.uart.uart_int_edge_U6.* } syn_keep { 1 }

# set_dont_touch ramif/ramif/ramclksel/ramclk_gate ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:188 )
# Removed because of tool limitation or removed macro on ICE

# set_dont_touch [list csc/cg/hioscctl/fmain_sel/fih_p3_cts] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:62 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.fih_p3_cts.* } syn_keep { 1 }

# set_dont_touch [list bbr/busor/busor_mdr12/U*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:104 )
define_attribute { i:chiptop.chip.socket.bbr.busor.busor_mdr12.U*.* } syn_keep { 1 }

# set_dont_touch pull_down141 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:584 )
define_attribute { i:chiptop.chip.socket.pull_down141.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG28/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:686 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG28.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch [list intm8/main/intp3_dfil] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:301 )
define_attribute { i:chiptop.chip.socket.intm8.main.intp3_dfil.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG40/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:700 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG40.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf24] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:159 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf24.* } syn_keep { 1 }

# set_dont_touch pclbuz/fsub_cts/clk_gate1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:724 )
define_attribute { i:chiptop.chip.socket.pclbuz.fsub_scck.clk_gate1.* } syn_keep { 1 }

# set_dont_touch csc/cg/hioscctl/fmain_sel/cksel_fih_p2/clk1_gate ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:647 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.cksel_fih_p2.clk1_gate.* } syn_keep { 1 }

# set_dont_touch [list int48/u_vcout*_buf/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:52 )
define_attribute { i:chiptop.chip.socket.int48.u_vcout*_buf.*.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG8/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:711 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG8.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf29] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:164 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf29.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical cap*/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:617 )
# Removed because of tool limitation or removed macro on ICE

# set_dont_touch [get_cells -hierarchical capmux/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:621 )
define_attribute { i:chiptop.chip.socket.capmux.*.* } syn_keep { 1 }

# set_dont_touch "csc/rg/resctl_main/resetctl_nf4" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:326 )
define_attribute { i:chiptop.chip.socket.csc.rg.resctl_main.resetctl_nf4.* } syn_keep { 1 }

# set_dont_touch pull_down193 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:586 )
define_attribute { i:chiptop.chip.socket.pull_down193.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG36/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:795 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG36.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG32/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:691 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG32.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch iica/sub/U82 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:760 )
define_attribute { i:chiptop.chip.socket.iica.sub.* } syn_keep { 1 }

# set_dont_touch regm ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:202 )
define_attribute { i:chiptop.chip.socket.regm.* } syn_keep { 1 }

# set_dont_touch "csc/cg/pec/wdttesck_mux" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:375 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.wdttesck_mux.* } syn_keep { 1 }

# set_dont_touch iica/sub/u_cell_11210 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:761 )
define_attribute { i:chiptop.chip.socket.iica.sub.u_cell_11210.* } syn_keep { 1 }

# set_dont_touch csc/cg/hioscctl/fmain_sel/cksel_fih_p2/U7  ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:752 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.cksel_fih_p2.* } syn_keep { 1 }

# set_dont_touch [get_nets port*_iobuf/*SELIN1B5V*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:264 )
# Removed because of tool limitation or removed macro on ICE

# set_dont_touch [get_nets ramif/RAMQ*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:220 )
# Removed because of tool limitation or removed macro on ICE

# set_dont_touch "csc/rg/lvictl/main/lviomsk_set_mux" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:383 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.main.lviomsk_set_mux.* } syn_keep { 1 }

# set_dont_touch OSCOUTM ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:223 )
define_attribute { i:chiptop.chip.socket.OSCOUTM.* } syn_keep { 1 }

# set_dont_touch pclbuz/main/U38 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:819 )
define_attribute { i:chiptop.chip.socket.pclbuz.main.* } syn_keep { 1 }

# set_dont_touch [list bbr/busor/busor_mdr9/U*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:107 )
define_attribute { i:chiptop.chip.socket.bbr.busor.busor_mdr9.U*.* } syn_keep { 1 }

# set_dont_touch pull_down17  ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:595 )
define_attribute { i:chiptop.chip.socket.pull_down17.* } syn_keep { 1 }

# set_dont_touch [get_cells nf/resetinb_nf/dly*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:517 )
define_attribute { i:chiptop.chip.socket.nf.resetinb_nf.dly*.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG46/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:806 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG46.* } syn_keep { 1 }

# set_dont_touch "csc/cg/pec/intrclk_p_mux" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:371 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.intrclk_p_mux.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical cibc/fmop/main_trmlv_bgrtc_clk/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:739 )
define_attribute { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrtc_clk.*.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical csc/cg/pec/intrclk_mux/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:374 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.intrclk_mux.*.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG24/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:682 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG24.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch csc/cg/oscctl/root_oscouts/dly300n ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:654 )
define_attribute { i:chiptop.chip.socket.csc.cg.oscctl.root_oscouts.dly300n.* } syn_keep { 1 }

# set_dont_touch [get_nets RAMQ*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:219 )
define_attribute { i:chiptop.chip.socket.RAMQ*.* } syn_keep { 1 }

# set_dont_touch "csc/rg/resctl_main/resf_reg_wr/wdtres_buf" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:353 )
define_attribute { i:chiptop.chip.socket.csc.rg.resctl_main.resf_reg_wr.wdtres_buf.* } syn_keep { 1 }

# set_dont_touch ramclk_dly ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:730 )
define_attribute { i:chiptop.chip.socket.ramclk_dly.* } syn_keep { 1 }

# set_dont_touch "csc/rg/resctl_main/resf_reg_wr/resf_buf" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:340 )
define_attribute { i:chiptop.chip.socket.csc.rg.resctl_main.resf_reg_wr.resf_buf.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG30/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:689 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG30.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch "csc/cg/hioscctl/fmain_sel/cksel_fmain_p/clk2_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:433 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.cksel_fmain_p.clk2_gate.* } syn_keep { 1 }

# set_dont_touch [get_nets POCREL5V] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:274 )
define_attribute { i:chiptop.chip.socket.POCREL5V.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf30] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:165 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf30.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf11] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:146 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf11.* } syn_keep { 1 }

# set_dont_touch modectl/modectl_usertop/modectl_incdec/crc0en_holdbuf ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:171 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_incdec.crc0en_holdbuf.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG16/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:673 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG16.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_sec/cmp0] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:122 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_sec.cmp0.* } syn_keep { 1 }

# set_dont_touch OSCOUTS ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:228 )
define_attribute { c:OSCOUTS.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG7/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:810 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG7.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG22/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:680 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG22.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch pclbuz/main/loe0_scan_or_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:728 )
define_attribute { i:chiptop.chip.socket.pclbuz.main.loe0_scan_or_U1.* } syn_keep { 1 }

# set_dont_touch adctl/core/wup/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:735 )
define_attribute { i:chiptop.chip.socket.adctl.core.wup.* } syn_keep { 1 }

# set_dont_touch csc/cg/tbase/fmain_fsub_sel/cksel_fsub0_fsub2/clk1_gate ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:658 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fmain_fsub_sel.cksel_fsub0_fsub2.clk1_gate.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf16] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:151 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf16.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG42/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:802 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG42.* } syn_keep { 1 }

# set_dont_touch csc/cg/tbase/fmain_fsub_sel/cksel_fsub0_fsub2/ckmsk2_reg ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:657 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fmain_fsub_sel.cksel_fsub0_fsub2.ckmsk2.* } syn_keep { 1 }

# set_dont_touch oscsub ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:205 )
define_attribute { i:chiptop.chip.socket.oscsub.* } syn_keep { 1 }

# set_dont_touch flash_code ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:212 )
# Removed because of tool limitation or removed macro on ICE

# set_dont_touch int48/main/sfrreg/IFREG26/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:684 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG26.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch [get_nets P*AD*5V] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:278 )
define_attribute { i:chiptop.chip.socket.P*AD*5V.* } syn_keep { 1 }

# set_dont_touch [list ramif/scanclkdly/dly*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:49 )
# Removed because of tool limitation or removed macro on ICE

# set_dont_touch ocd/main/uart/uart_bcounter/U5 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:815 )
define_attribute { i:chiptop.chip.socket.ocd.main.uart.sclock_16m.* } syn_keep { 1 }

# set_dont_touch [list csc/cg/tbase/fclk_cts] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:58 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fclk_cts.* } syn_keep { 1 }

# set_dont_touch "csc/cg/hioscctl/fmain_sel/cksel_fmx/root" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:440 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.cksel_fmx.* } syn_keep { 1 }

# set_dont_touch csc/cg/hioscctl/fihsync/fih4_cts/root ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:645 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fihsync.fih4.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG2/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:677 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG2.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG19/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:776 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG19.* } syn_keep { 1 }

# set_dont_touch "csc/cg/pec/per04_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:469 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.per04_gate.* } syn_keep { 1 }

# set_dont_touch csc/cg/hioscctl/fmain_sel/cksel_fih_p2/ckmsk1_reg ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:646 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.cksel_fih_p2.ckmsk1.* } syn_keep { 1 }

# set_dont_touch "csc/cg/mosccnt/mcntclk_mux" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:369 )
define_attribute { i:chiptop.chip.socket.csc.cg.mosccnt.mcntclk_mux.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG14/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:671 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG14.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch modectl/modectl_top/modectl_main/test_reg1/optlfsr_holdbuf ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:170 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_top.modectl_main.test_reg1.optlfsr_holdbuf.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf2] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:137 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf2.* } syn_keep { 1 }

# set_dont_touch "csc/cg/pec/intrclk_mux" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:373 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.intrclk_mux.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG6/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:709 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG6.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG3/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:788 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG3.* } syn_keep { 1 }

# set_dont_touch [list bbr/busor/busor_mdr1/U*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:114 )
define_attribute { i:chiptop.chip.socket.bbr.busor.busor_mdr1.U*.* } syn_keep { 1 }

# set_dont_touch [list csc/cg/hioscctl/fmain_sel/fih_p3_cts/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:63 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.fih_p3_cts.*.* } syn_keep { 1 }

# set_dont_touch csc/cg/tbase/fmain_fsub_sel/cksel_fsub0_fsub2/clk2_gate ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:659 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fmain_fsub_sel.cksel_fsub0_fsub2.clk2_gate.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG18/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:675 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG18.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch csc/cg/hioscctl/fmain_sel/cksel_fmain_p/U9  ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:754 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.cksel_fmain_p.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf7] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:142 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf7.* } syn_keep { 1 }

# set_dont_touch modectl/modectl_tport/U254 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:717 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_tport.* } syn_keep { 1 }

# set_dont_touch cibd/cib/memif_U53  ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:744 )
define_attribute { i:chiptop.chip.socket.cibd.cib.memif_U53.* } syn_keep { 1 }

# set_dont_touch "csc/cg/pec/per01_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:472 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.per01_gate.* } syn_keep { 1 }

# set_dont_touch "csc/cg/hioscctl/fmain_sel/fmain_mux" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:362 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.fmain_mux.* } syn_keep { 1 }

# set_dont_touch [list csc/cg/mosccnt/fmx4_cts/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:67 )
define_attribute { i:chiptop.chip.socket.csc.cg.mosccnt.fmx4_cts.*.* } syn_keep { 1 }

# set_dont_touch [list bbr/busor/busor_mdr15/U*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:101 )
define_attribute { i:chiptop.chip.socket.bbr.busor.busor_mdr15.U*.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG29/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:787 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG29.* } syn_keep { 1 }

# set_dont_touch ram0 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:208 )
# Removed because of tool limitation or removed macro on ICE

# set_dont_touch pull_down121 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:608 )
define_attribute { i:chiptop.chip.socket.pull_down121.* } syn_keep { 1 }

# set_dont_touch "csc/cg/pec/per07_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:466 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.per07_gate.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG15/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:772 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG15.* } syn_keep { 1 }

# set_dont_touch [get_cells sdadly1/dly*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:553 )
define_attribute { i:chiptop.chip.socket.sdadly1.dly*.* } syn_keep { 1 }

# set_dont_touch csc/cg/hioscctl/fmain_sel/cksel_fmain_p/clk1_gate ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:649 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.cksel_fmain_p.clk1_gate.* } syn_keep { 1 }

# set_dont_touch pull_down122 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:609 )
define_attribute { i:chiptop.chip.socket.pull_down122.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG4/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:699 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG4.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch "csc/cg/tbase/fmain_fsub_sel/cksel_fsub0_fsub2/clk1_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:421 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fmain_fsub_sel.cksel_fsub0_fsub2.clk1_gate.* } syn_keep { 1 }

# set_dont_touch R32MOUT ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:239 )
define_attribute { i:chiptop.chip.socket.R32MOUT.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf22] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:157 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf22.* } syn_keep { 1 }

# set_dont_touch csc/cg/mosccnt/fmx4_cts/root ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:653 )
define_attribute { i:chiptop.chip.socket.csc.cg.mosccnt.fmx4.* } syn_keep { 1 }

# set_dont_touch "csc/cg/oscctl/root_oscouts" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:328 )
define_attribute { i:chiptop.chip.socket.csc.cg.oscctl.root_oscouts.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG39/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:798 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG39.* } syn_keep { 1 }

# set_dont_touch pclbuz/main/U60 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:824 )
define_attribute { i:chiptop.chip.socket.pclbuz.main.* } syn_keep { 1 }

# set_dont_touch "csc/cg/hioscctl/fmain_sel/cksel_fih_p2/clk2_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:436 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.cksel_fih_p2.clk2_gate.* } syn_keep { 1 }

# set_dont_touch [list bbr/busor/busor_mdr11/U*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:105 )
define_attribute { i:chiptop.chip.socket.bbr.busor.busor_mdr11.U*.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf27] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:162 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf27.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG25/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:783 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG25.* } syn_keep { 1 }

# set_dont_touch "csc/rg/resctl_main/resetctl_nf2" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:324 )
define_attribute { i:chiptop.chip.socket.csc.rg.resctl_main.resetctl_nf2.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical cibc/fmop/main_trmlv_iref_ck_mux/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:740 )
define_attribute { i:chiptop.chip.socket.cibc.fmop.main.trmlv_iref_ck_mux.*.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG11/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:768 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG11.* } syn_keep { 1 }

# set_dont_touch "csc/rg/lvictl/main/lvilv_eor" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:501 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.main.lvilv_eor.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREGDBG/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:713 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREGDBG.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch csc/rg/lvictl/counter/lvi_setup_gate ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:661 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.counter.lvi_setup_gate.* } syn_keep { 1 }

# set_dont_touch [list intm8/main/intp5_dfil] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:303 )
define_attribute { i:chiptop.chip.socket.intm8.main.intp5_dfil.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_top/modectl_main/test_mode] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:120 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_top.modectl_main.test_mode.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG20/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:678 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG20.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch pclbuz/fsub_cts/root ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:725 )
define_attribute { i:chiptop.chip.socket.pclbuz.fsub_scck.* } syn_keep { 1 }

# set_dont_touch "csc/cg/pec/cpu_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:457 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.cpu_gate.* } syn_keep { 1 }

# set_dont_touch h_rosc ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:664 )
define_attribute { i:chiptop.chip.socket.h_rosc.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG35/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:794 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG35.* } syn_keep { 1 }

# set_dont_touch csc/cg/tbase/fmain_fsub_sel/cksel_fsub0_fsub2/ckmsk1_reg ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:656 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fmain_fsub_sel.cksel_fsub0_fsub2.ckmsk1.* } syn_keep { 1 }

# set_dont_touch "csc/cg/hioscctl/fihsync/fih4_cts" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:403 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fihsync.fih4_cts.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG0/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:665 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG0.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG21/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:779 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG21.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG12/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:669 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG12.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG47/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:707 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG47.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch modectl/modectl_mask/U18 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:715 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_mask.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG18/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:775 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG18.* } syn_keep { 1 }

# set_dont_touch "csc/rg/resctl_main/r32mout_rg_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:489 )
define_attribute { i:chiptop.chip.socket.csc.rg.resctl_main.r32mout_rg_gate.* } syn_keep { 1 }

# set_dont_touch [list intm8/main/intp2_dfil] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:300 )
define_attribute { i:chiptop.chip.socket.intm8.main.intp2_dfil.* } syn_keep { 1 }

# set_dont_touch csc/rg/lvictl/counter/fil15kin_mux/root ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:660 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.counter.fil15kin.* } syn_keep { 1 }

# set_dont_touch "csc/cg/hioscctl/fmain_sel/maskctl/fih_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:488 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.maskctl.fih_gate.* } syn_keep { 1 }

# set_dont_touch cibc/fmop/main_trmlv_vread_ck_mux ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:92 )
define_attribute { i:chiptop.chip.socket.cibc.fmop.main.trmlv_vread_ck_mux.* } syn_keep { 1 }

# set_dont_touch "csc/rg/lvictl/counter/reqlvi_set_p_ao" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:509 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.counter.reqlvi_set_p_ao.* } syn_keep { 1 }

# set_dont_touch pclbuz/main/fsub_fix_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:727 )
define_attribute { i:chiptop.chip.socket.pclbuz.main.fsub_fix_U1.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG45/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:805 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG45.* } syn_keep { 1 }

# set_dont_touch [list intm8/main/intp5_edge] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:295 )
define_attribute { i:chiptop.chip.socket.intm8.main.intp5_edge.* } syn_keep { 1 }

# set_dont_touch [list scon/scon_main/sres_buf]            ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:178 )
define_attribute { i:chiptop.chip.socket.scon.scon_main.sres_buf.* } syn_keep { 1 }

# set_dont_touch [list csc/cg/oscctl/root_oscouts] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:70 )
define_attribute { i:chiptop.chip.socket.csc.cg.oscctl.root_oscouts.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG31/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:790 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG31.* } syn_keep { 1 }

# set_dont_touch "csc/cg/hioscctl/fmain_sel/cksel_fmain_p/root" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:434 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.cksel_fmain_p.* } syn_keep { 1 }

# set_dont_touch flashclk_dly ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:663 )
define_attribute { i:chiptop.chip.socket.flashclk_dly.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf14] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:149 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf14.* } syn_keep { 1 }

# set_dont_touch [list csc/rg/lvictl/counter/fil15kin_mux/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:69 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.counter.fil15kin_mux.*.* } syn_keep { 1 }

# set_dont_touch "csc/rg/lvictl/main/lvimd_set_ao" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:510 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_set_ao.* } syn_keep { 1 }

# set_dont_touch port1_iobuf/sel*  ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:626 )
# Removed because of tool limitation or removed macro on ICE

# set_dont_touch nf ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:211 )
define_attribute { i:chiptop.chip.socket.nf.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_sec/cmp3] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:125 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_sec.cmp3.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical capl/rep_*/U*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:618 )
define_attribute { i:chiptop.chip.socket.capl.rep_*.U*.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG45/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:705 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG45.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch "csc/cg/pec/port_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:453 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.port_gate.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG10/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:667 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG10.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch power ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:210 )
# Removed because of tool limitation or removed macro on ICE

# set_dont_touch int48/main/sfrreg/IFREG28/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:786 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG28.* } syn_keep { 1 }

# set_dont_touch cibc/fmop/frqdec_U14 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:737 )
define_attribute { i:chiptop.chip.socket.cibc.fmop.frqdec_U14.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf19] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:154 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf19.* } syn_keep { 1 }

# set_dont_touch "pclbuz/main/pcl0_and" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:526 )
define_attribute { i:chiptop.chip.socket.pclbuz.main.pcl0_and.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG14/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:771 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG14.* } syn_keep { 1 }

# set_dont_touch dmydly50n ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:547 )
define_attribute { i:chiptop.chip.socket.dmydly50n.* } syn_keep { 1 }

# set_dont_touch cibc/fmop/main_trmlv_iref_ck_mux/* ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:89 )
define_attribute { i:chiptop.chip.socket.cibc.fmop.main.trmlv_iref_ck_mux.*.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf0] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:135 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf0.* } syn_keep { 1 }

# set_dont_touch "csc/rg/lvictl/main/lvilv_buf" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:354 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.main.lvilv_buf.* } syn_keep { 1 }

# set_dont_touch [list intm8/main/intp2_edge] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:292 )
define_attribute { i:chiptop.chip.socket.intm8.main.intp2_edge.* } syn_keep { 1 }

# set_dont_touch [list maw0/main/ioreg/clr_buf]            ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:183 )
define_attribute { i:chiptop.chip.socket.maw0.main.ioreg.clr_buf.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG41/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:801 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG41.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG37/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:696 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG37.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch csc/cg/regi/U67      ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:749 )
define_attribute { i:chiptop.chip.socket.csc.cg.regi.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf5] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:140 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf5.* } syn_keep { 1 }

# set_dont_touch [get_nets RESFB5V] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:271 )
define_attribute { i:chiptop.chip.socket.RESFB5V.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG24/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:782 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG24.* } syn_keep { 1 }

# set_dont_touch "csc/cg/hioscctl/fmain_sel/tclkfih_mux" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:361 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.tclkfih_mux.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_sec/nand0] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:127 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_sec.nand0.* } syn_keep { 1 }

# set_dont_touch "csc/cg/hioscctl/fmain_sel/cksel_fmain_p/clk1_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:432 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.cksel_fmain_p.clk1_gate.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical csc/rg/lvictl/main/lviomsk_set_mux/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:384 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.main.lviomsk_set_mux.*.* } syn_keep { 1 }

# set_dont_touch "pclbuz/main/pcl1_and" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:527 )
define_attribute { i:chiptop.chip.socket.pclbuz.main.pcl1_and.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG10/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:767 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG10.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical csc/cg/mosccnt/fmx4_cts/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:402 )
define_attribute { i:chiptop.chip.socket.csc.cg.mosccnt.fmx4_cts.*.* } syn_keep { 1 }

# set_dont_touch [get_nets P147SELIN1B5V] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:262 )
define_attribute { i:chiptop.chip.socket.P147SELIN1B5V.* } syn_keep { 1 }

# set_dont_touch [list pclbuz/fsub_cts/root] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:78 )
define_attribute { i:chiptop.chip.socket.pclbuz.fsub_scck.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG29/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:687 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG29.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch "pclbuz/main/countm_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:524 )
define_attribute { i:chiptop.chip.socket.pclbuz.main.countm_gate.* } syn_keep { 1 }

# set_dont_touch [list csc/cg/hioscctl/fmain_sel/fih_p1_cts/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:61 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.fih_p1_cts.*.* } syn_keep { 1 }

# set_dont_touch csc/cg/tbase/fclk_cts/root ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:655 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fclk.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf20] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:155 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf20.* } syn_keep { 1 }

# set_dont_touch "pclbuz/main/counts_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:525 )
define_attribute { i:chiptop.chip.socket.pclbuz.main.counts_gate.* } syn_keep { 1 }

# set_dont_touch "csc/cg/tbase/fmain_fsub_sel/cksel_fmain_fsub/clk2_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:442 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fmain_fsub_sel.cksel_fmain_fsub.clk2_gate.* } syn_keep { 1 }

# set_dont_touch [list bbr/busor/busor_mdr8/U*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:108 )
define_attribute { i:chiptop.chip.socket.bbr.busor.busor_mdr8.U*.* } syn_keep { 1 }

# set_dont_touch cibc/fmop/main_trmlv_bgrt_clk ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:97 )
define_attribute { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrt_clk.* } syn_keep { 1 }

# set_dont_touch "csc/cg/pec/ocd_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:454 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.ocd_gate.* } syn_keep { 1 }

# set_dont_touch [list port7/filter_delay1] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:284 )
define_attribute { i:chiptop.chip.socket.port7.filter_delay1.* } syn_keep { 1 }

# set_dont_touch "csc/rg/lvictl/counter/count_clock_mux" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:381 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.counter.count_clock_mux.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG39/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:698 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG39.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG20/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:778 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG20.* } syn_keep { 1 }

# set_dont_touch pclbuz/main/U41 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:820 )
define_attribute { i:chiptop.chip.socket.pclbuz.main.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf25] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:160 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf25.* } syn_keep { 1 }

# set_dont_touch "csc/cg/pec/per03_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:470 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.per03_gate.* } syn_keep { 1 }

# set_dont_touch "csc/rg/resctl_main/resf_reg_wr/gate_sel*" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:448 )
define_attribute { i:chiptop.chip.socket.csc.rg.resctl_main.resf_reg_wr.gate_sel*.* } syn_keep { 1 }

# set_dont_touch [get_cells sdadly3/dly*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:555 )
define_attribute { i:chiptop.chip.socket.sdadly3.dly*.* } syn_keep { 1 }

# set_dont_touch [get_nets AD*5V] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:277 )
define_attribute { i:chiptop.chip.socket.AD*5V.* } syn_keep { 1 }

# set_dont_touch "pclbuz/main/pclsel0_cku_cts" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:528 )
define_attribute { i:chiptop.chip.socket.pclbuz.main.pclsel0_cku_cts.* } syn_keep { 1 }

# set_dont_touch "csc/rg/resctl_main/resetctl_nf5" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:327 )
define_attribute { i:chiptop.chip.socket.csc.rg.resctl_main.resetctl_nf5.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG6/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:809 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG6.* } syn_keep { 1 }

# set_dont_touch modectl/modectl_tport/incdec0_holdbuf ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:173 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_tport.incdec0_holdbuf.* } syn_keep { 1 }

# set_dont_touch [list bbr/busor/busor_mdr4/U*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:111 )
define_attribute { i:chiptop.chip.socket.bbr.busor.busor_mdr4.U*.* } syn_keep { 1 }

# set_dont_touch pclbuz/main/U45 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:821 )
define_attribute { i:chiptop.chip.socket.pclbuz.main.* } syn_keep { 1 }

# set_dont_touch csc/cg/hioscctl/fmain_sel/fih_p1_cts/root ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:650 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.fih_p1.* } syn_keep { 1 }

# set_dont_touch OSCOUTS  ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:229 )
define_attribute { c:OSCOUTS.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG30/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:789 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG30.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG43/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:703 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG43.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch "csc/rg/lvictl/main/lvimd_set_ao/aofunc" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:511 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_set_ao.aofunc.* } syn_keep { 1 }

# set_dont_touch [get_cells sdadly*/dly*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:556 )
define_attribute { i:chiptop.chip.socket.sdadly*.dly*.* } syn_keep { 1 }

# set_dont_touch "csc/cg/tbase/stby/ressqsta_buf/dly*" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:318 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.stby.ressqsta_buf.dly*.* } syn_keep { 1 }

# set_dont_touch "csc/cg/pec/per00_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:473 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.per00_gate.* } syn_keep { 1 }

# set_dont_touch "csc/cg/pec/per06_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:467 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.per06_gate.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG31/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:690 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG31.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch csc/cg/hioscctl/fmain_sel/fih_p3_cts/root ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:652 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.fih_p3.* } syn_keep { 1 }

# set_dont_touch [list flashclk_dly/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:54 )
define_attribute { i:chiptop.chip.socket.flashclk_dly.*.* } syn_keep { 1 }

# set_dont_touch [get_cells sdadly0/dly*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:552 )
define_attribute { i:chiptop.chip.socket.sdadly0.dly*.* } syn_keep { 1 }

# set_dont_touch csc/cg/hioscctl/fmain_sel/fih_p3_cts/clk_gate1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:651 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.fih_p3_cts.clk_gate1.* } syn_keep { 1 }

# set_dont_touch "csc/rg/lvictl/main/lvimd_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:485 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_gate.* } syn_keep { 1 }

# set_dont_touch pull_down18  ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:596 )
define_attribute { i:chiptop.chip.socket.pull_down18.* } syn_keep { 1 }

# set_dont_touch iica/sub/u_cell_11222 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:762 )
define_attribute { i:chiptop.chip.socket.iica.sub.u_cell_11222.* } syn_keep { 1 }

# set_dont_touch pclbuz/main/U49 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:822 )
define_attribute { i:chiptop.chip.socket.pclbuz.main.* } syn_keep { 1 }

# set_dont_touch [get_nets RTBF5V] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:280 )
define_attribute { i:chiptop.chip.socket.RTBF5V.* } syn_keep { 1 }

# set_dont_touch [get_nets cap*/*SELIN1B5V*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:263 )
# Removed because of tool limitation or removed macro on ICE

# set_dont_touch "pclbuz/main/pclsel1_cku_cts" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:529 )
define_attribute { i:chiptop.chip.socket.pclbuz.main.pclsel1_cku_cts.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical csc/cg/pec/wdttesck_mux/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:376 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.wdttesck_mux.*.* } syn_keep { 1 }

# set_dont_touch "csc/rg/lvictl/main/lvilv_set_mux" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:385 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.main.lvilv_set_mux.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG35/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:694 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG35.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch csc/cg/tbase/fmain_fsub_sel ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:231 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fmain_fsub_sel.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG2/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:777 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG2.* } syn_keep { 1 }

# set_dont_touch csc/cg/R32MOUT                       ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:240 )
define_attribute { i:chiptop.chip.socket.csc.cg.R32MOUT.* } syn_keep { 1 }

# set_dont_touch modectl/modectl_tport/scanbuf1/scandrive ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:718 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_tport.scanbuf1.scandrive.* } syn_keep { 1 }

# set_dont_touch [list bbr/busor/busor_mdr0/U*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:115 )
define_attribute { i:chiptop.chip.socket.bbr.busor.busor_mdr0.U*.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG41/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:701 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG41.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf31] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:166 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf31.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf12] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:147 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf12.* } syn_keep { 1 }

# set_dont_touch "csc/rg/lvictl/counter/reqlvi_set_mux" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:377 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.counter.reqlvi_set_mux.* } syn_keep { 1 }

# set_dont_touch [get_nets VCPHV] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:267 )
define_attribute { i:chiptop.chip.socket.VCPHV.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_sec/cmp1] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:123 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_sec.cmp1.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical cibc/fmop/main_trmlv_vread_ck_mux/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:741 )
define_attribute { i:chiptop.chip.socket.cibc.fmop.main.trmlv_vread_ck_mux.*.* } syn_keep { 1 }

# set_dont_touch flash_cp ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:214 )
# Removed because of tool limitation or removed macro on ICE

# set_dont_touch "csc/cg/hioscctl/fmain_sel/cksel_fih_p2/clk1_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:435 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.cksel_fih_p2.clk1_gate.* } syn_keep { 1 }

# set_dont_touch [list bbr/busor/busor_mdr14/U*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:102 )
define_attribute { i:chiptop.chip.socket.bbr.busor.busor_mdr14.U*.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG27/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:685 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG27.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch pclbuz/main/loe1_scan_or_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:729 )
define_attribute { i:chiptop.chip.socket.pclbuz.main.loe1_scan_or_U1.* } syn_keep { 1 }

# set_dont_touch csc/cg/tbase/divider/fsub2 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:233 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.divider.fsub2.* } syn_keep { 1 }

# set_dont_touch modectl/modectl_tport/btclkin ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:246 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_tport.btclkin.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_tport/scanbuf1/scandrive] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:72 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_tport.scanbuf1.scandrive.* } syn_keep { 1 }

# set_dont_touch l_rosc ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:207 )
define_attribute { i:chiptop.chip.socket.l_rosc.* } syn_keep { 1 }

# set_dont_touch csc/cg/hioscctl/fihsync/cnt_rsts_reg_async_0_reg ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:644 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fihsync.cnt_rsts_reg_async_0.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf17] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:152 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf17.* } syn_keep { 1 }

# set_dont_touch flash_data ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:213 )
# Removed because of tool limitation or removed macro on ICE

# set_dont_touch [list intm8/main/intp4_dfil] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:302 )
define_attribute { i:chiptop.chip.socket.intm8.main.intp4_dfil.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG33/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:692 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG33.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical csc/cg/pec/intrclk_p_mux/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:372 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.intrclk_p_mux.*.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_sec/ndmy0] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:131 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_sec.ndmy0.* } syn_keep { 1 }

# set_dont_touch dmya ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:533 )
define_attribute { i:chiptop.chip.socket.dmya.* } syn_keep { 1 }

# set_dont_touch [list bbr/busor/busor_mdr7/U*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:109 )
define_attribute { i:chiptop.chip.socket.bbr.busor.busor_mdr7.U*.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical csc/cg/mosccnt/mcntclk_mux/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:370 )
define_attribute { i:chiptop.chip.socket.csc.cg.mosccnt.mcntclk_mux.*.* } syn_keep { 1 }

# set_dont_touch dmyb ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:534 )
define_attribute { i:chiptop.chip.socket.dmyb.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG19/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:676 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG19.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG9/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:812 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG9.* } syn_keep { 1 }

# set_dont_touch csc/cg/R15KOUT ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:250 )
define_attribute { i:chiptop.chip.socket.csc.cg.R15KOUT.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf3] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:138 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf3.* } syn_keep { 1 }

# set_dont_touch dmyc ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:535 )
define_attribute { i:chiptop.chip.socket.dmyc.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG38/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:797 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG38.* } syn_keep { 1 }

# set_dont_touch [list bbr/busor/busor_mdr10/U*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:106 )
define_attribute { i:chiptop.chip.socket.bbr.busor.busor_mdr10.U*.* } syn_keep { 1 }

# set_dont_touch modectl/BTCLKIN ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:245 )
define_attribute { i:chiptop.chip.socket.modectl.BTCLKIN.* } syn_keep { 1 }

# set_dont_touch "csc/rg/lvictl/counter/lvi_setup_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:486 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.counter.lvi_setup_gate.* } syn_keep { 1 }

# set_dont_touch dmyd ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:536 )
define_attribute { i:chiptop.chip.socket.dmyd.* } syn_keep { 1 }

# set_dont_touch [all_connected [get_pins  resetb/HVIN5V]] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:611 )
# Limit Constraint. mksdc cannot convert this constrait now.

# set_dont_touch int48/main/sfrreg/IFREG25/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:683 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG25.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch [list intm8/main/intp1_dfil] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:299 )
define_attribute { i:chiptop.chip.socket.intm8.main.intp1_dfil.* } syn_keep { 1 }

# set_dont_touch [get_cells csc/cg/tbase/fmain_fsub_sel/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:232 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fmain_fsub_sel.*.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical DFTINV*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:638 )
define_attribute { i:chiptop.chip.socket.DFTINV*.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf8] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:143 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf8.* } syn_keep { 1 }

# set_dont_touch [list intm8/main/intp7_dfil] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:305 )
define_attribute { i:chiptop.chip.socket.intm8.main.intp7_dfil.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical csc/rg/lvictl/counter/count_clock_mux/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:382 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.counter.count_clock_mux.*.* } syn_keep { 1 }

# set_dont_touch csc/cg/hioscctl/fmain_sel/cksel_fmain_p/ckmsk1_reg ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:648 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.cksel_fmain_p.ckmsk1.* } syn_keep { 1 }

# set_dont_touch [list intm8/main/intp4_edge] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:294 )
define_attribute { i:chiptop.chip.socket.intm8.main.intp4_edge.* } syn_keep { 1 }

# set_dont_touch resetb ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:209 )
define_attribute { i:chiptop.chip.socket.resetb.* } syn_keep { 1 }

# set_dont_touch [get_cells -hierarchical csc/rg/lvictl/counter/reqlvi_set_mux/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:378 )
define_attribute { i:chiptop.chip.socket.csc.rg.lvictl.counter.reqlvi_set_mux.*.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG5/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:708 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG5.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch [list bbr/busor/busor_mdr3/U*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:112 )
define_attribute { i:chiptop.chip.socket.bbr.busor.busor_mdr3.U*.* } syn_keep { 1 }

# set_dont_touch csc/cg/tbase/fmain_fsub_sel/fsub2 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:234 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fmain_fsub_sel.fsub2.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG17/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:674 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG17.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG5/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:808 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG5.* } syn_keep { 1 }

# set_dont_touch port4_iobuf/OREGOUT ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:256 )
# Removed because of tool limitation or removed macro on ICE

# set_dont_touch [list csc/cg/hioscctl/fihsync/fih4_cts/*] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:65 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fihsync.fih4_cts.*.* } syn_keep { 1 }

# set_dont_touch "csc/cg/tbase/fclk_cts" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:405 )
define_attribute { i:chiptop.chip.socket.csc.cg.tbase.fclk_cts.* } syn_keep { 1 }

# set_dont_touch "csc/cg/pec/fcb_gate" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:455 )
define_attribute { i:chiptop.chip.socket.csc.cg.pec.fcb_gate.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG34/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:793 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG34.* } syn_keep { 1 }

# set_dont_touch [list modectl/modectl_usertop/modectl_pgcrc/modectl_pgcrcbuf/dbuf23] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:158 )
define_attribute { i:chiptop.chip.socket.modectl.modectl_usertop.modectl_pgcrc.modectl_pgcrcbuf.dbuf23.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG9/METASTABLE_U1 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:712 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG9.METASTABLE_U1.* } syn_keep { 1 }

# set_dont_touch pull_down134 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:577 )
define_attribute { i:chiptop.chip.socket.pull_down134.* } syn_keep { 1 }

# set_dont_touch cibd/cib/u_baseck_inv  ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:745 )
define_attribute { i:chiptop.chip.socket.cibd.cib.u_baseck_inv.* } syn_keep { 1 }

# set_dont_touch [list intm8/main/intp1_edge] ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:291 )
define_attribute { i:chiptop.chip.socket.intm8.main.intp1_edge.* } syn_keep { 1 }

# set_dont_touch "csc/cg/hioscctl/fmain_sel/fih_p1_cts" ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:398 )
define_attribute { i:chiptop.chip.socket.csc.cg.hioscctl.fmain_sel.fih_p1_cts.* } syn_keep { 1 }

# set_dont_touch int48/main/sfrreg/IFREG17/U10 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:774 )
define_attribute { i:chiptop.chip.socket.int48.main.sfrreg.IFREG17.* } syn_keep { 1 }

# set_dont_touch pull_down135 ( _device_scr/_socket/d78f1070_dont_touch.scr_100915 L:578 )
define_attribute { i:chiptop.chip.socket.pull_down135.* } syn_keep { 1 }





#
#  set_case_analysis
#


# set_case_analysis 0 [get_pins modectl/modectl_top/modectl_main/test_mode/tesinst] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:43 )
define_attribute { t:chiptop.chip.socket.modectl.modectl_top.modectl_main.test_mode.tesinst } xc_pulldown { 1 }

# set_case_analysis 0 [get_pins modectl/TESSCAN3] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:36 )
define_attribute { t:chiptop.chip.socket.modectl.TESSCAN3 } xc_pulldown { 1 }

# set_case_analysis 0 [get_pins modectl/TESDBT] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:55 )
define_attribute { t:chiptop.chip.socket.modectl.TESDBT } xc_pulldown { 1 }

# set_case_analysis 0 [get_pins modectl/BBTESINST] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:40 )
define_attribute { t:chiptop.chip.socket.modectl.BBTESINST } xc_pulldown { 1 }

# set_case_analysis 0 [get_pins modectl/TESSCAN2] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:34 )
define_attribute { t:chiptop.chip.socket.modectl.TESSCAN2 } xc_pulldown { 1 }

# set_case_analysis 0 [get_pins modectl/TESSCAN1] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:33 )
define_attribute { t:chiptop.chip.socket.modectl.TESSCAN1 } xc_pulldown { 1 }

# set_case_analysis 0 [get_pins modectl/TESUSR] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:52 )
define_attribute { t:chiptop.chip.socket.modectl.TESUSR } xc_pulldown { 1 }

# set_case_analysis 0 [get_pins modectl/OPTMDUMP] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:65 )
define_attribute { t:chiptop.chip.socket.modectl.OPTMDUMP } xc_pulldown { 1 }

# set_case_analysis 0 [get_pins modectl/PTESINST] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:46 )
define_attribute { t:chiptop.chip.socket.modectl.PTESINST } xc_pulldown { 1 }

# set_case_analysis 0 [get_pins modectl/TESTMOD] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:30 )
define_attribute { t:chiptop.chip.socket.modectl.TESTMOD } xc_pulldown { 1 }

# set_case_analysis 0 [get_pins modectl/modectl_tport/scanbuf2/scandrive/N01] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:24 )
define_attribute { t:chiptop.chip.socket.modectl.modectl_tport.scanbuf2.scandrive } xc_pulldown { 1 }

# set_case_analysis 0 [get_pins modectl/SCANEN] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:20 )
define_attribute { t:chiptop.chip.socket.modectl.SCANEN } xc_pulldown { 1 }

# set_case_analysis 0 [get_pins modectl/TESDBT2] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:56 )
define_attribute { t:chiptop.chip.socket.modectl.TESDBT2 } xc_pulldown { 1 }

# set_case_analysis 0 [get_pins modectl/OPTBCT] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:59 )
define_attribute { t:chiptop.chip.socket.modectl.OPTBCT } xc_pulldown { 1 }

# set_case_analysis 0 [get_pins modectl/OPTIDDQ] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:49 )
define_attribute { t:chiptop.chip.socket.modectl.OPTIDDQ } xc_pulldown { 1 }

# set_case_analysis 0 [get_pins modectl/OPTDFL] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:62 )
define_attribute { t:chiptop.chip.socket.modectl.OPTDFL } xc_pulldown { 1 }

# set_case_analysis 0 [get_pins modectl/TESSCAN4] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:37 )
define_attribute { t:chiptop.chip.socket.modectl.TESSCAN4 } xc_pulldown { 1 }

# set_case_analysis 0 [get_pins modectl/SCANMODE] ( _device_scr/_socket/d78f1070_mode.scr_100920 L:27 )
define_attribute { t:chiptop.chip.socket.modectl.SCANMODE } xc_pulldown { 1 }





#
#  reset_path
#


# reset_path -from DRDCLK -to [all_clocks] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:77 )
# Unconvert constraint

# reset_path -from FCLK -to DRDCLK ( _device_scr/_socket/d78f1070_chip.scr_101019 L:78 )
# Unconvert constraint

# reset_path -from [get_clock FIHFL] -to [get_clock FCLK] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:80 )
# Unconvert constraint

# reset_path -from $CLOCK -to $CLOCK ( _device_scr/_socket/d78f1070_chip.scr_101019 L:71 )
# Unconvert constraint





#
#  set_max_delay
#


# set_max_delay ${SCK_OUT_DLY_08Mbps} -from sau0/ch0/sckctl_scko_reg/H02 -to port5_iobuf/iobuf5/DOUT ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1190 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_2_per_6 -thr [get_pins cap*/BBPWRITE] -from [list [get_pins cpu/alu/cpuwr_pre_reg/H02 ] [get_pins cpu/alu/sp_sfr_msk_reg/H02 ] [get_pins cpu/clk/DMA_read_reg/H02 ] [get_pins cpu/clk/DMA_write_reg/H02 ]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:752 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/STPBCKBT*] -from [get_pins csc/cg/tbase/stby/stopbaseck_reg/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:742 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_1 -thr [get_pins cap*/WDOP*] -from [list [get_pins dmac/main/dmaack_delay_reg_*_/H02 ] [get_pins dmac/main/dmapr_reg/H02 ] [get_pins dmac/main/sfr/ds*_reg/H02 ] [get_pins dmac/main/sfr/dst*_reg/H02 ]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:924 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/BBHIOON*] -to [list [get_pins csc/cg/hioscctl/fmain_sel/maskctl/reqfih_f1_reg/H01 ] ]  -from [get_pins cap*/cap/SIGO*] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1070 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SI_IN_DLY_16Mbps} -from port1_iobuf/iobuf1/DIN  -to sau0/nf0/ff1_reg/H01 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1112 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SCK_OUT_DLY_08Mbps} -from sau0/ch2/sckctl_scko_reg/H02 -to port0_iobuf/iobuf4/DOUT ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1137 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/BBCKSELR*] -to [list [get_pins csc/cg/hioscctl/fmain_sel/cksel_fih_p2/ckmsk1_p_reg/H01 ] [get_pins csc/cg/hioscctl/fmain_sel/cksel_fih_p2/ckmsk2_p_reg/H01 ] [get_pins csc/cg/hioscctl/fmain_sel/maskctl/reqfih_f1_reg/H01 ] ]  -from [get_pins cap*/cap/SIGO*] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1009 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_1 -thr [get_pins cap*/SLMEM*] -from [list [get_pins dmac/main/sfr/dst0_reg/H02 ] [get_pins dmac/main/dmaack_delay_reg_*_/H02 ] [get_pins dmac/main/dmapr_reg/H02 ] [get_pins dmac/main/sfr/dst*_reg/H02 ]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:889 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_1 -thr [get_pins cap*/BBCKSTR*]  -from [get_pins csc/cg/hioscctl/fmain_sel/cksel_fih_p2/ckmsk2_reg/H02 ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:953 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SO_OUT_DLY_08Mbps} -from [list sau0/ch3/regu_md_reg_1_/H02 sau0/ch3/regu_md_reg_2_/H02 sau0/ch3/soctl_sout_reg/H02 ]  -to port5_iobuf/iobuf1/DOUT ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1154 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_1 -thr [get_pins cap*/BCKHSEN*] -from [list [get_pins csc/cg/regi/css_reg/H02 ] [get_pins csc/cg/regi/dxtstop_reg/H02 ] [get_pins csc/cg/tbase/fmain_fsub_sel/cksel_fmain_fsub/ckmsk2_reg/H02 ] [get_pins csc/cg/tbase/stby/hltst1_reg/H02 ] [get_pins csc/cg/tbase/stby/psubmode_b_reg/H02 ] [get_pins csc/cg/tbase/stby/stopbaseck_reg/H02 ]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:978 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SO_OUT_DLY_08Mbps} -from [list sau1/ch1/regu_md_reg_1_/H02 sau1/ch1/regu_md_reg_2_/H02 sau1/ch1/soctl_sout_reg/H02 ]  -to port7_iobuf/iobuf2/DOUT ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1180 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/WDOP*] -from [list [get_pins cpu/adr_fchiram_pre_reg/H02 ] [get_pins cpu/adr_ivack_reg/H02 ] [get_pins cpu/adr_pa_data_buf_reg/H02 ] [get_pins cpu/adr_pa_data_maw_reg/H02 ] [get_pins cpu/adr_pa_data_mem_reg/H02 ] [get_pins cpu/adr_pa_data_mlt1_reg/H02 ] [get_pins cpu/alu/cpuwr_pre_reg/H02 ] [get_pins cpu/alu/fchiram_cpurd_reg/H02 ] [get_pins cpu/alu/sp_sfr_msk_reg/H02 ] [get_pins cpu/clk/DMA_read_reg/H02 ] [get_pins cpu/clk/DMA_write_reg/H02 ] [get_pins cpu/dec_dec_word_access_reg/H02 ]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:908 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SO_OUT_DLY_08Mbps} -from [list sau0/ch2/regu_md_reg_1_/H02 sau0/ch2/regu_md_reg_2_/H02 sau0/ch2/soctl_sout_reg/H02 ]  -to port0_iobuf/iobuf2/DOUT ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1141 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_6 -thr [get_pins cap*/BBWAITMEM*]  -to [list [get_pins cpu/adr_wait2ndsfr_reg/H01 ] ]  -from [get_pins cap*/cap/SIGO*] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1033 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/GDRAMWR*] -from [list [get_pins porga/main/regctl_iawen_reg/H02 ] [get_pins dmac/main/dmaack_delay_reg_*_/H02 ] [get_pins dmac/main/sfr/drs*_reg/H02 ]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:946 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_2_per_6 -thr [get_pins cap*/BBPENABLE] -from [list [get_pins cpu/alu/cpurd_pre_reg/H02 ] [get_pins cpu/alu/cpuwr_pre_reg/H02 ] [get_pins cpu/alu/sp_sfr_msk_reg/H02 ] [get_pins cpu/clk/DMA_read_reg/H02 ] [get_pins cpu/clk/DMA_write_reg/H02 ]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:768 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SO_OUT_DLY_08Mbps} -from [list sau1/ch0/regu_md_reg_1_/H02 sau1/ch0/regu_md_reg_2_/H02 sau1/ch0/soctl_sout_reg/H02 ]  -to port1_iobuf/iobuf3/DOUT ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1167 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay 25.0 -thr cibc/PWDATA* -to cibc/fmop/main_trmlv_bgrtc_latch_bgrtc_*/ft3_latch*/H01 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:224 )
define_max_delay -through { n:chiptop.chip.socket.cibc.PWDATA* } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrtc_latch_bgrtc_*.ft3_latch*.DLSFQ2_inst.LDCPE_inst } { 25.0 }

# set_max_delay ${SI_IN_DLY_08Mbps} -from port7_iobuf/iobuf1/DIN  -to sau1/sync1/ff1_reg/H01 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1178 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/RESB] -from [get_pins csc/cg/tbase/stby/resbgen/nsresb_reg/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:740 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/BBINT*]  -to [list [get_pins dmac/main/trigsel0/edge_detect_reg_0_/H01 ] [get_pins dmac/main/trigsel1/edge_detect_reg_0_/H01 ] [get_pins int48/main/sfrreg/IFREG28/ed_reg_reg/H02 ] [get_pins int48/main/sfrreg/IFREG29/ed_reg_reg/H02 ] [get_pins int48/main/sfrreg/IFREG30/ed_reg_reg/H02 ] [get_pins int48/main/sfrreg/IFREG35/ed_reg_reg/H02 ] [get_pins int48/main/sfrreg/IFREG36/ed_reg_reg/H02 ] [get_pins int48/main/sfrreg/IFREG37/ed_reg_reg/H02 ] [get_pins int48/main/sfrreg/IFREG38/ed_reg_reg/H02 ] [get_pins int48/main/sfrreg/IFREG39/ed_reg_reg/H02 ] [get_pins int48/main/sfrreg/IFREG40/ed_reg_reg/H02 ] [get_pins int48/main/sfrreg/IFREG41/ed_reg_reg/H02 ] [get_pins int48/main/sfrreg/IFREG42/ed_reg_reg/H02 ] [get_pins int48/main/sfrreg/IFREG43/ed_reg_reg/H02 ] [get_pins int48/main/sfrreg/IFREG44/ed_reg_reg/H02 ] [get_pins int48/main/sfrreg/IFREG46/ed_reg_reg/H02 ] ]  -from [get_pins cap*/cap/SIGO*] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1038 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_1 -thr [get_pins cap*/SEL08P*]  -from [get_pins porga/main/regctl_pclm_ft3_*/cap_bit_reg_*_/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:968 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/RSTS] -from [get_pins csc/cg/hioscctl/fihsync/rsts_reg/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:743 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/BBREQPCLK*] -to [list [get_pins csc/cg/hioscctl/fihsync/cnt_rsts_reg_async_*_reg/H01 ] [get_pins csc/cg/hioscctl/fihsync/cnt_rsts_reg_sync_reg_*_/H01 ] [get_pins csc/cg/hioscctl/fihsync/rsts_reg/H01 ] [get_pins csc/cg/hioscctl/fmain_sel/maskctl/reqfih_f1_reg/H01 ] [get_pins csc/cg/pec/per0*_gate/H01 ] [get_pins csc/cg/pec/prsu_gate/H01 ] [get_pins csc/cg/pec/reqpclk_all_p_reg/H01 ] ]  -from [get_pins cap*/cap/SIGO*] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:998 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_1 -thr [get_pins cap*/FMXST*]  -from [get_pins csc/cg/hioscctl/fmain_sel/cksel_fmain_p/ckmsk2_reg/H02 ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:972 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/SYSRESB] -from [get_pins csc/rg/resctl_main/*_ff/*_reg/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:738 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/BBCKSELM*] -to [list [get_pins csc/cg/hioscctl/fmain_sel/cksel_fmx/ckmsk1_p_reg/H01 ] [get_pins csc/cg/hioscctl/fmain_sel/cksel_fmx/ckmsk2_p_reg/H01 ] ]  -from [get_pins cap*/cap/SIGO*] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1064 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_1 -thr [get_pins cap*/SUBCKST*]  -from [get_pins csc/cg/tbase/fmain_fsub_sel/cksel_fmain_fsub/ckmsk2_reg/H02 ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:975 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SI_IN_DLY_08Mbps} -from port5_iobuf/iobuf0/DIN  -to sau0/sync3/ff1_reg/H01 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1152 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_2_per_3 -thr [get_pins cap*/BBPENABLE] -from [list [get_pins dmac/main/dmaack_delay_reg_0_/H02 ] [get_pins dmac/main/dmaack_delay_reg_1_/H02 ] [get_pins dmac/main/dmapr_reg/H02 ] [get_pins dmac/main/sfr/dst0_reg/H02 ] [get_pins dmac/main/sfr/dst1_reg/H02 ]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:776 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SO_OUT_DLY_08Mbps} -from [list sau0/ch0/regu_md_reg_1_/H02 sau0/ch0/regu_md_reg_2_/H02 sau0/ch0/soctl_sout_reg/H02 ] -through port1_iobuf/sel2/H02  -to port1_iobuf/iobuf7/DOUT ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1194 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [list [get_pins cap*/SVSTOP*] [get_pins cap*/SVPERI*] ] -from [list [get_pins cpu/adr_monmd_pre_reg/H02 ] [get_pins ocd/main/brkctl/reg_ctl_toolen_reg_*_/H02 ] [get_pins ocd/main/brkctl/reg_ctl_frzen*_reg/H02 ]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:863 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SCK_OUT_DLY_08Mbps} -from sau0/ch3/sckctl_scko_reg/H02 -to port3_iobuf/iobuf0/DOUT ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1150 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SI_IN_DLY_08Mbps} -from port1_iobuf/iobuf6/DIN  -to sau0/nf0/ff1_reg/H01 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1192 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SCK_OUT_DLY_08Mbps} -from sau1/ch0/sckctl_scko_reg/H02 -to port1_iobuf/iobuf5/DOUT ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1163 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SCK_OUT_DLY_08Mbps} -from sau0/ch1/sckctl_scko_reg/H02 -to port7_iobuf/iobuf5/DOUT ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1124 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/BBPRDATA*] -to [list [get_pins cpu/adr_id_que*_reg_*_/H01 ] [get_pins cpu/adr_ID_stage*_reg_*_/H01 ] [get_pins cpu/alu/*_bank*_reg_*_/H01 ] [get_pins cpu/alu/AC_reg/H01 ] [get_pins cpu/alu/buf*_reg_*_/H01 ] [get_pins cpu/alu/ES_reg_*_/H01 ] [get_pins cpu/alu/IE_reg/H01 ] [get_pins cpu/alu/ISP_reg_*_/H01 ] [get_pins cpu/alu/RBS_reg_*_/H01 ] [get_pins cpu/alu/SP_reg_*_/H01 ] [get_pins cpu/alu/stage_cut_alu_reg/H01 ] [get_pins cpu/alu/Z_reg/H01 ] ]  -from [get_pins cap*/cap/SIGO*] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1016 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_1 -thr [get_pins cap*/BBCKSTM*]  -from [get_pins csc/cg/hioscctl/fmain_sel/cksel_fmx/ckmsk2_reg/H02 ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:965 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/MODE*] -from [list [get_pins cibc/fmop/main_fmopb_fmopb_cmode_reg_0_/H02 ] [get_pins cibc/fmop/main_fmopb_fmopb_cmode_reg_1_/H02 ] [get_pins csc/cg/regctl/subck_delay_reg/H02 ] [get_pins csc/cg/regi/css_reg/H02 ]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:937 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/ADTRIG*]  -to [list [get_pins adctl/core/sync/trgsync_1_reg/H01 ] [get_pins adctl/core/wup/reqpclk_async_reg/H02 ] ]  -from [get_pins cap*/cap/SIGO*] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1058 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_1 -thr [get_pins cap*/MDWFLRO*] -from [list [get_pins cpu/adr_fchiram_pre_reg/H02 ] [get_pins cpu/adr_ivack_reg/H02 ] [get_pins cpu/adr_ma_pre_reg_0_/H02 ] [get_pins cpu/adr_MEM_stage0_reg_0_/H02 ] [get_pins cpu/adr_pa_data_buf_reg/H02 ] [get_pins cpu/adr_pa_data_maw_reg/H02 ] [get_pins cpu/adr_pa_data_mem_reg/H02 ] [get_pins cpu/adr_pa_data_mlt1_reg/H02 ] [get_pins cpu/alu/*_bank*_reg_*_/H02 ] [get_pins cpu/alu/*_bank*_reg_*_/H02 ] [get_pins cpu/alu/buf*_reg_*_/H02 ] [get_pins cpu/alu/cpuwr_pre_reg/H02 ] [get_pins cpu/alu/fchiram_cpurd_reg/H02 ] [get_pins cpu/alu/RBS_reg_*_/H02 ] [get_pins cpu/alu/sp_sfr_msk_reg/H02 ] [get_pins cpu/clk/DMA_read_reg/H02 ] [get_pins cpu/clk/DMA_write_reg/H02 ] [get_pins cpu/dec_dec_alu_transout_reg_*_/H02 ]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:828 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/BBRPERR*] -to [list [get_pins csc/rg/resctl_main/resf_reg_wr/rpef_reg/H01 ] ]  -from [get_pins cap*/cap/SIGO*] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:993 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/FCHRAM*] -from [list [get_pins cpu/adr_fchiram_pre_reg/H02 ] [get_pins cpu/adr_ivack_reg/H02 ] [get_pins cpu/adr_pa_data_buf_reg/H02 ] [get_pins cpu/adr_pa_data_maw_reg/H02 ] [get_pins cpu/adr_pa_data_mlt1_reg/H02 ] [get_pins cpu/alu/mem_access_reg/H02 ]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:898 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay 25.0 -thr cibc/PWDATA* -to cibc/fmop/main_trmlv_bgrt_latch_bgrt_*/ft3_latch*/H01 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:225 )
define_max_delay -through { n:chiptop.chip.socket.cibc.PWDATA* } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrt_latch_bgrt_*.ft3_latch*.DLSFQ2_inst.LDCPE_inst } { 25.0 }

# set_max_delay $DLY_2_per_1 -thr [get_pins cap*/MDWFLRO*] -from [list [get_pins dmac/main/dmaack_delay_reg_*_/H02 ] [get_pins dmac/main/dmapr_reg/H02 ] [get_pins dmac/main/sfr/dra*_reg_*_/H02 ] [get_pins dmac/main/sfr/drs*_reg/H02 ] [get_pins dmac/main/sfr/dst*_reg/H02 ]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:850 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SCK_OUT_DLY_16Mbps} -from sau0/ch0/sckctl_scko_reg/H02 -to port1_iobuf/iobuf0/DOUT ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1110 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_2_per_3 -thr [list [get_pins cap*/BBMA*] [get_pins cap*/BBSELSFR*] ] -from [list [get_pins dmac/main/dmaack_delay_reg_*_/H02 ] [get_pins dmac/main/dmapr_reg/H02 ] [get_pins dmac/main/sfr/dra*_reg_*_/H02 ] [get_pins dmac/main/sfr/drs*_reg/H02 ] [get_pins dmac/main/sfr/dst*_reg/H02 ]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:816 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_1 -thr [get_pins cap*/BBNVM*]  -from [get_pins cibc/cib/ccnt_resseq_rstate_reg_*_/H02 ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:859 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/RESETB] -from [get_pins csc/rg/resctl_main/*_ff/*_reg/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:739 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/*STN*]  -from [get_pins csc/cg/regi/tstn_reg/H02 ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:933 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/RESSTP] -from [list [get_pins csc/cg/tbase/stby/stpst2_reg/H02] [get_pins csc/rg/resctl_main/*_ff/*_reg/H02]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:745 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_2_per_3 -thr [get_pins cap*/BBPWRITE] -from [list [get_pins dmac/main/dmaack_delay_reg_0_/H02 ] [get_pins dmac/main/dmaack_delay_reg_1_/H02 ] [get_pins dmac/main/dmapr_reg/H02 ] [get_pins dmac/main/sfr/dst0_reg/H02 ] [get_pins dmac/main/sfr/dst1_reg/H02 ]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:759 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SCK_OUT_DLY_08Mbps} -from sau1/ch1/sckctl_scko_reg/H02 -to port7_iobuf/iobuf0/DOUT ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1176 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_2_per_6 -thr [list [get_pins cap*/BBMA*] [get_pins cap*/BBSELSFR*] ] -from [list [get_pins cpu/adr_ID_stage0_reg_*_/H02 ] [get_pins cpu/adr_ID_stage1_dec_reg_*_/H02 ] [get_pins cpu/adr_fchiram_pre_reg/H02 ] [get_pins cpu/adr_ivack_reg/H02 ] [get_pins cpu/adr_ma_enable_fchiram_reg/H02 ] [get_pins cpu/adr_ma_enable_slv_reg/H02 ] [get_pins cpu/adr_ma_pre_reg_*_/H02 ] [get_pins cpu/adr_pa_data_buf_reg/H02 ] [get_pins cpu/adr_pa_data_maw_reg/H02 ] [get_pins cpu/adr_pa_data_mem_reg/H02 ] [get_pins cpu/adr_pa_data_mlt1_reg/H02 ] [get_pins cpu/adr_pc_wait_cnt_reg_*_/H02 ] [get_pins cpu/adr_rstvec_reg/H02 ] [get_pins cpu/adr_slmem_pre_reg/H02 ] [get_pins cpu/adr_stage_adr_reg_*_/H02 ] [get_pins cpu/alu/CY_reg/H02 ] [get_pins cpu/alu/Z_reg/H02 ] [get_pins cpu/alu/cpurd_pre_reg/H02 ] [get_pins cpu/alu/cpuwr_pre_reg/H02 ] [get_pins cpu/alu/prefix_skp_reg/H02 ] [get_pins cpu/alu/skip_*_reg/H02 ] [get_pins cpu/alu/sp_sfr_msk_reg/H02 ] [get_pins cpu/clk/DMA_read_reg/H02 ] [get_pins cpu/clk/DMA_write_reg/H02 ]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:785 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SO_OUT_DLY_08Mbps} -from [list sau0/ch1/regu_md_reg_1_/H02 sau0/ch1/regu_md_reg_2_/H02 sau0/ch1/soctl_sout_reg/H02 ]  -to port7_iobuf/iobuf3/DOUT ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1128 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SO_OUT_DLY_16Mbps} -from [list sau0/ch0/regu_md_reg_1_/H02 sau0/ch0/regu_md_reg_2_/H02 sau0/ch0/soctl_sout_reg/H02 ]  -to port1_iobuf/iobuf2/DOUT ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1114 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/SLMEM*] -from [list [get_pins cpu/adr_ID_stage0_reg_*_/H02 ] [get_pins cpu/adr_ID_stage1_dec_reg_*_/H02 ] [get_pins cpu/adr_fchiram_pre_reg/H02 ] [get_pins cpu/adr_ma_enable_slv_reg/H02 ] [get_pins cpu/alu/CY_reg/H02 ] [get_pins cpu/alu/Z_reg/H02 ] [get_pins cpu/alu/prefix_skp_reg/H02 ] [get_pins cpu/alu/skip_h_reg/H02 ] [get_pins cpu/alu/skip_nz_reg/H02 ] [get_pins cpu/alu/sp_sfr_msk_reg/H02 ] [get_pins cpu/clk/DMA_read_reg/H02 ]  ] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:874 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SI_IN_DLY_08Mbps} -from port1_iobuf/iobuf4/DIN  -to sau1/nf0/ff1_reg/H01 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1165 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay $DLY_1_per_2 -thr [get_pins cap*/BBREGCTL*] -to [list [get_pins regm/REGLC ] ]  -from [get_pins cap*/cap/SIGO*] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1075 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SI_IN_DLY_08Mbps} -from port0_iobuf/iobuf3/DIN  -to sau0/nf2/ff1_reg/H01 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1139 )
# Removed because of tool limitation or removed macro on ICE

# set_max_delay ${SI_IN_DLY_08Mbps} -from port7_iobuf/iobuf4/DIN  -to sau0/sync1/ff1_reg/H01 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:1126 )
# Removed because of tool limitation or removed macro on ICE





#
#  create_generated_clock
#







#
#  set_multicycle_path
#


# set_multicycle_path 2 -setup -from flash_code/RDCLKC1 -to cibc/fmop/main_trm2_trm2_rxflagz_reg_*_ ( _device_scr/_socket/d78f1070_chip.scr_101019 L:248 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 2 -setup -from cibc/cib/ccnt_resseq_rstate_reg_*_   -to flash_cp/CE ( _device_scr/_socket/d78f1070_chip.scr_101019 L:243 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 1 -hold -end -from [list fcb/wcbctl/af_reg_*_/H02]   -to [list flash_data/DA*] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:268 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 2 -setup -from cibc/cib/ccnt_resseq_rstate_reg_*_   -to flash_code/CE ( _device_scr/_socket/d78f1070_chip.scr_101019 L:239 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 2 -setup -from csc/cg/tbase/stby/resbgen/nsresb_reg/H02 -to csc/cg/tbase/stby/hltst1_neg_reg/H03 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:254 )
define_multicycle_path -from { i:chiptop.chip.socket.csc.cg.tbase.stby.resbgen.nsresb } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.hltst1_neg } { 2 }

# set_multicycle_path 2 -hold -thr cpu/* -to flash_data/DA* ( _device_scr/_socket/d78f1070_chip.scr_101019 L:264 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 1 -hold -end -thr   fcb/* -to [list flash_data/DCE] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:271 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 1 -hold  -from csc/cg/tbase/stby/resbgen/nsresb_reg/H02 -to csc/cg/tbase/stby/hltst1_neg_reg/H03 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:255 )
# Limit Constraint. mksdc cannot convert this constrait now.

# set_multicycle_path 1 -hold  -from flash_code/RDCLKC1 -to cibc/fmop/main_trm0_trm0_idp_reg_*_ ( _device_scr/_socket/d78f1070_chip.scr_101019 L:247 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 1 -hold -thr cpu/HLTST -thr modectl/SELTAF -thr cibc/SELTAF ( _device_scr/_socket/d78f1070_chip.scr_101019 L:184 )
# Limit Constraint. mksdc cannot convert this constrait now.

# set_multicycle_path 1 -hold  -from cibc/cib/ccnt_resseq_rstate_reg_*_   -to flash_cp/CE ( _device_scr/_socket/d78f1070_chip.scr_101019 L:244 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 2 -hold -thr cpu/* -to flash_data/DCE ( _device_scr/_socket/d78f1070_chip.scr_101019 L:265 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 1 -hold -end -thr   fcb/* -to [list flash_cp/DCE] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:272 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 1 -hold  -from cibc/cib/ccnt_resseq_rstate_reg_*_   -to flash_code/A* ( _device_scr/_socket/d78f1070_chip.scr_101019 L:238 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 1 -hold -end -from [list fcb/regrw/flpmc*_reg_*_/H02] -to [list flash_data/DA*] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:270 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 1 -hold  -from flash_code/RDCLKC1 -to cibc/fmop/main_trm2_trm2_rxflagz_reg_*_ ( _device_scr/_socket/d78f1070_chip.scr_101019 L:249 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 2 -setup -from cibc/cib/ccnt_resseq_rstate_reg_*_   -to flash_code/A* ( _device_scr/_socket/d78f1070_chip.scr_101019 L:237 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 2 -setup -end  -through  [get_pins [list fcb/ONBD fcb/FLMEMTES fcb/ICENOECC fcb/ICEFLERR fcb/TFWEPR fcb/SCANMODE]] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:174 )
define_multicycle_path -through { n:chiptop.chip.socket.fcb.ONBD n:chiptop.chip.socket.fcb.FLMEMTES n:chiptop.chip.socket.fcb.ICENOECC n:chiptop.chip.socket.fcb.ICEFLERR n:chiptop.chip.socket.fcb.TFWEPR n:chiptop.chip.socket.fcb.SCANMODE } { 2 }

# set_multicycle_path 2 -hold -thr cpu/* -to flash_cp/DCE ( _device_scr/_socket/d78f1070_chip.scr_101019 L:266 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 1 -hold  -from cibc/cib/ccnt_resseq_rstate_reg_*_   -to flash_code/CE ( _device_scr/_socket/d78f1070_chip.scr_101019 L:240 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 2 -setup -from cibc/cib/ccnt_resseq_rstate_reg_*_   -to flash_code/EXA ( _device_scr/_socket/d78f1070_chip.scr_101019 L:241 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 1 -hold  -end  -through  [get_pins [list fcb/ONBD fcb/FLMEMTES fcb/ICENOECC fcb/ICEFLERR fcb/TFWEPR fcb/SCANMODE]] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:175 )
# Limit Constraint. mksdc cannot convert this constrait now.

# set_multicycle_path 2 -setup -from flash_code/RDCLKC1 -to cibc/fmop/main_trm0_trm0_idp_reg_*_ ( _device_scr/_socket/d78f1070_chip.scr_101019 L:246 )
# Removed because of tool limitation or removed macro on ICE

# set_multicycle_path 2 -setup -thr cpu/HLTST -thr modectl/SELTAF -thr cibc/SELTAF ( _device_scr/_socket/d78f1070_chip.scr_101019 L:183 )
# define_multicycle_path -through { n:chiptop.chip.socket.cpu.HLTST } -through { n:chiptop.chip.socket.modectl.SELTAF } -through { n:chiptop.chip.socket.cibc.SELTAF } { 2 } # force changed
define_multicycle_path -through { n:chiptop.chip.socket.cpu.HLTST } -through { n:chiptop.chip.socket.SELTAF } { 2 }

# set_multicycle_path 1 -hold  -from cibc/cib/ccnt_resseq_rstate_reg_*_   -to flash_code/EXA ( _device_scr/_socket/d78f1070_chip.scr_101019 L:242 )
# Removed because of tool limitation or removed macro on ICE





#
#  set_max_time_borrow
#








#
#  set_false_path
#


# set_false_path -thr cibc/OPWDEN -to ram0/D* ( _device_scr/_socket/d78f1070_chip.scr_101019 L:131 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -from csc/rg/lvictl/main/lvimd_r_2_reg -to csc/rg/lvictl/main/lvimd_p_reg_0_/H03 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:294 )
define_false_path -from { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_r_2 } -to { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_p[0] }

# set_false_path -setup -from [list cpu/clk/DMA_read_reg/H02] -to $CPUREG ( _device_scr/_socket/d78f1070_chip.scr_101019 L:169 )
# define_false_path -from { i:chiptop.chip.socket.cpu.clk.DMA_read } -to { i:chiptop.chip.socket.cpu.alu.*_bank*[*] i:chiptop.chip.socket.cpu.alu.SP_sv[*] i:chiptop.chip.socket.cpu.alu.SP_usr[*] i:chiptop.chip.socket.cpu.alu.IE i:chiptop.chip.socket.cpu.alu.Z i:chiptop.chip.socket.cpu.alu.RBS[*] i:chiptop.chip.socket.cpu.alu.AC i:chiptop.chip.socket.cpu.alu.ISP[*] i:chiptop.chip.socket.cpu.alu.CY i:chiptop.chip.socket.cpu.alu.CS_sv[*] i:chiptop.chip.socket.cpu.alu.CS_usr[*] i:chiptop.chip.socket.cpu.alu.ES_sv[*] i:chiptop.chip.socket.cpu.alu.ES_usr[*] i:chiptop.chip.socket.cpu.alu.MAA } # comment out( Customize for ICE )

# set_false_path -setup -through [list csc/cg/tbase/stby/stpst3_reg/N01] -to [list csc/cg/tbase/stby/stpst3_reg/H03] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:138 )
define_false_path -through { n:chiptop.chip.socket.csc.cg.tbase.stby.stpst3 } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.stpst3 }

# set_false_path -from [all_clocks] -to [get_clocks SCANCLK] ( _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns L:162 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -setup -thr oscmain/*DIN* ( _device_scr/_socket/d78f1070_chip.scr_101019 L:107 )
define_false_path -through { n:chiptop.chip.socket.oscmain.*DIN* }

# set_false_path -from dmac/main/dmaack_delay_reg_*_/H02 -to cibc/fmop/main_trmlv_bgrtc_clk/clk_gate1/H02 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:304 )
define_false_path -from { i:chiptop.chip.socket.dmac.main.dmaack_delay[*] } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrtc_clk.clk_gate1 }

# set_false_path -setup -through [list csc/cg/tbase/stby/stpst3_reg/N01] -to [list csc/cg/tbase/stby/stpst2_reg/H03] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:137 )
define_false_path -through { n:chiptop.chip.socket.csc.cg.tbase.stby.stpst3 } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.stpst2 }

# set_false_path -to [list ram0/STN] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:126 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -setup -through [list cpu/DMAMA*] -through [list cpu/PSELCPU] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:164 )
# define_false_path -through { n:chiptop.chip.socket.cpu.DMAMA* } -through { n:chiptop.chip.socket.cpu.PSELCPU } # comment out( Customize for ICE )

# set_false_path -from [get_clocks FCLK]  -to [get_pins cibc/fmop/main_trmlv_iref_ck_mux/clk_gate0/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:278 )
define_false_path -from { c:FCLK } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv_iref_ck_mux.clk_gate0 }

# set_false_path -setup -through cpu/PA*  -through cibc/nvmchk/EXAmsk_en_o -to flash_code/EXA ( _device_scr/_socket/d78f1070_chip.scr_101019 L:145 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -setup -from [list cpu/clk/DMA_read_reg/H02] -through [list cpu/PSELCPU] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:165 )
# define_false_path -from { i:chiptop.chip.socket.cpu.clk.DMA_read } -through { n:chiptop.chip.socket.cpu.PSELCPU } # comment out( Customize for ICE )

# set_false_path -to flash_data/SCANIN* ( _device_scr/_socket/d78f1070_chip.scr_101019 L:102 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -setup -through cpu/PA*  -through cibc/nvmchk/EXAmsk_en_o -to flash_cp/CE ( _device_scr/_socket/d78f1070_chip.scr_101019 L:146 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -from [get_clock FIHFL] -thr modectl/RDSETUP ( _device_scr/_socket/d78f1070_chip.scr_101019 L:98 )
define_false_path -from { c:FIHFL } -through { n:chiptop.chip.socket.modectl.RDSETUP }

# set_false_path -from pclbuz/main/countm_reg_*_/H02 -thr pclbuz/main/pclsel0_cku_cts/clk_gate1/H01 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:284 )
define_false_path -from { i:chiptop.chip.socket.pclbuz.main.countm[*] } -through { n:chiptop.chip.socket.pclbuz.main.pclsel0 }

# set_false_path -from csc/rg/lvictl/main/lvimd_r_1_reg -to csc/rg/lvictl/main/lvimd_p_reg_2_/H03 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:300 )
define_false_path -from { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_r_1 } -to { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_p[2] }


# set_false_path -to flash_code/SCANIN* ( _device_scr/_socket/d78f1070_chip.scr_101019 L:101 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -setup -from dmac/main/sfr/drs0_reg/H02 -to cibc/fmop/main_trmlv_bgrtc_clk/clk_gate1/H02 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:253 )
define_false_path -from { i:chiptop.chip.socket.dmac.main.sfr.drs0 } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrtc_clk.clk_gate1 }

# set_false_path -setup -through [list cpu/DMAMA*] -to $CPUREG ( _device_scr/_socket/d78f1070_chip.scr_101019 L:161 )
# define_false_path -through { n:chiptop.chip.socket.cpu.DMAMA* } -to { i:chiptop.chip.socket.cpu.alu.*_bank*[*] i:chiptop.chip.socket.cpu.alu.SP_sv[*] i:chiptop.chip.socket.cpu.alu.SP_usr[*] i:chiptop.chip.socket.cpu.alu.IE i:chiptop.chip.socket.cpu.alu.Z i:chiptop.chip.socket.cpu.alu.RBS[*] i:chiptop.chip.socket.cpu.alu.AC i:chiptop.chip.socket.cpu.alu.ISP[*] i:chiptop.chip.socket.cpu.alu.CY i:chiptop.chip.socket.cpu.alu.CS_sv[*] i:chiptop.chip.socket.cpu.alu.CS_usr[*] i:chiptop.chip.socket.cpu.alu.ES_sv[*] i:chiptop.chip.socket.cpu.alu.ES_usr[*] i:chiptop.chip.socket.cpu.alu.MAA } # comment out( Customize for ICE )

# set_false_path -from flash_code/RDCLKC1 -to cibc/fmop/main_trmlv_bgrtc_latch_bgrtc_*/ft3_latch*/H01 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:219 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -from [get_clock FIHFL] -thr cibc/RDSETUP ( _device_scr/_socket/d78f1070_chip.scr_101019 L:96 )
define_false_path -from { c:FIHFL } -through { n:chiptop.chip.socket.cibc.RDSETUP }

# set_false_path -setup -through cpu/PA*  -through cibc/nvmchk/EXAmsk_en_o -to flash_code/A* ( _device_scr/_socket/d78f1070_chip.scr_101019 L:143 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -from pclbuz/main/counts_reg_*_/H02 -thr pclbuz/main/pclsel1_cku_cts/clk_gate1/H01 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:289 )
define_false_path -from { i:chiptop.chip.socket.pclbuz.main.counts[*] } -through { n:chiptop.chip.socket.pclbuz.main.pclsel1 }

# set_false_path -from csc/rg/lvictl/main/lvimd_r_1_reg -to csc/rg/lvictl/main/lvimd_p_reg_1_/H03 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:299 )
define_false_path -from { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_r_1 } -to { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_p[1] }

# set_false_path -setup -from cibc/fmop/main_trmlv_bgrtc_latch_bgrtc_*/ft3_latch*/H01 -thr cibc/PRDATA* ( _device_scr/_socket/d78f1070_chip.scr_101019 L:233 )
define_false_path -from { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrtc_latch_bgrtc_*.ft3_latch*.DLSFQ2_inst.LDCPE_inst } -through { n:chiptop.chip.socket.cibc.PRDATA* }

# set_false_path -thr cibc/CSPDTFLG -to ram0/D* ( _device_scr/_socket/d78f1070_chip.scr_101019 L:132 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -from [get_clocks FCLK]  -to [get_pins cibc/fmop/main_trmlv_vread_ck_mux/clk_gate0/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:279 )
define_false_path -from { c:FCLK } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv_vread_ck_mux.clk_gate0 }

# set_false_path -setup -through [list modectl/TESENI*] -through [list port*/TDIN*] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:200 )
define_false_path -through { n:chiptop.chip.socket.TESENI* } -through { n:chiptop.chip.socket.TDIN* }

# set_false_path -setup -thr port*_iobuf*/iobuf*/DIN* ( _device_scr/_socket/d78f1070_chip.scr_101019 L:106 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -from dmac/main/dmaack_delay_reg_*_/H02 -to cibc/fmop/main_trmlv_bgrt_clk/clk_gate1/H02 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:305 )
define_false_path -from { i:chiptop.chip.socket.dmac.main.dmaack_delay[*] } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrt_clk.clk_gate1 }

# set_false_path -setup -from [list cpu/clk/DMA_write_reg/H02] -through [list cpu/PSELCPU] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:166 )
# define_false_path -from { i:chiptop.chip.socket.cpu.clk.DMA_write } -through { n:chiptop.chip.socket.cpu.PSELCPU } # comment out( Customize for ICE )

# set_false_path -from [all_inputs] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:86 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -from [all_clocks] -to [all_clocks] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:69 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -setup -from cibc/fmop/main_fmopb_wdton_ft3_cap_bit_* -through ramif/GDRAMWR -to ram0/BUN ( _device_scr/_socket/d78f1070_chip.scr_101019 L:251 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -from [get_clocks SCANCLK] -to [all_clocks] ( _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns L:161 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -setup -through [list modectl/TESENI*] -through [list port*/PRDATA*] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:198 )
define_false_path -through { n:chiptop.chip.socket.TESENI* } -through { n:chiptop.chip.socket.port*.PRDATA* }

# set_false_path -setup -through cpu/PA*  -through cibc/nvmchk/ce0msk_en_o -to flash_code/CE ( _device_scr/_socket/d78f1070_chip.scr_101019 L:148 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -setup -from dmac/main/sfr/drs0_reg/H02 -to cibc/fmop/main_trmlv_bgrt_clk/clk_gate1/H02 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:252 )
define_false_path -from { i:chiptop.chip.socket.dmac.main.sfr.drs0 } -to { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrt_clk.clk_gate1 }

# set_false_path -setup -thr oscsub/*DIN* ( _device_scr/_socket/d78f1070_chip.scr_101019 L:108 )
define_false_path -through { n:chiptop.chip.socket.oscsub.*DIN* }

# set_false_path -setup -through cpu/PA*  -through cibc/nvmchk/ce0msk_en_o -to flash_cp/CE ( _device_scr/_socket/d78f1070_chip.scr_101019 L:149 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -from flash_code/RDCLKC1 -to cibc/fmop/main_trmlv_bgrt_latch_bgrt_*/ft3_latch*/H01 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:220 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -setup -through cpu/PA*  -through cibc/nvmchk/EXAmsk_en_o -to flash_code/CE ( _device_scr/_socket/d78f1070_chip.scr_101019 L:144 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -from pclbuz/main/counts_reg_*_/H02 -thr pclbuz/main/pclsel0_cku_cts/clk_gate1/H01 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:285 )
define_false_path -from { i:chiptop.chip.socket.pclbuz.main.counts[*] } -through { n:chiptop.chip.socket.pclbuz.main.pclsel0 }

# set_false_path -setup -through [list csc/cg/tbase/stby/stpst3_reg/N01] -to [list csc/cg/tbase/stby/stpst1_reg/H03] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:136 )
define_false_path -through { n:chiptop.chip.socket.csc.cg.tbase.stby.stpst3 } -to { i:chiptop.chip.socket.csc.cg.tbase.stby.stpst1 }

# set_false_path -setup -from [list cpu/clk/DMA_write_reg/H02] -to $CPUREG ( _device_scr/_socket/d78f1070_chip.scr_101019 L:170 )
# define_false_path -from { i:chiptop.chip.socket.cpu.clk.DMA_write } -to { i:chiptop.chip.socket.cpu.alu.*_bank*[*] i:chiptop.chip.socket.cpu.alu.SP_sv[*] i:chiptop.chip.socket.cpu.alu.SP_usr[*] i:chiptop.chip.socket.cpu.alu.IE i:chiptop.chip.socket.cpu.alu.Z i:chiptop.chip.socket.cpu.alu.RBS[*] i:chiptop.chip.socket.cpu.alu.AC i:chiptop.chip.socket.cpu.alu.ISP[*] i:chiptop.chip.socket.cpu.alu.CY i:chiptop.chip.socket.cpu.alu.CS_sv[*] i:chiptop.chip.socket.cpu.alu.CS_usr[*] i:chiptop.chip.socket.cpu.alu.ES_sv[*] i:chiptop.chip.socket.cpu.alu.ES_usr[*] i:chiptop.chip.socket.cpu.alu.MAA } # comment out( Customize for ICE )

# set_false_path -setup -from cibc/fmop/main_trmlv_bgrt_latch_bgrt_*/ft3_latch*/H01   -thr cibc/PRDATA* ( _device_scr/_socket/d78f1070_chip.scr_101019 L:234 )
define_false_path -from { i:chiptop.chip.socket.cibc.fmop.main.trmlv.bgrt_latch_bgrt_*.ft3_latch*.DLSFQ2_inst.LDCPE_inst } -through { n:chiptop.chip.socket.cibc.PRDATA* }

# set_false_path -from [get_clock FIHFL] -thr cibd/RDSETUP ( _device_scr/_socket/d78f1070_chip.scr_101019 L:97 )
define_false_path -from { c:FIHFL } -through { n:chiptop.chip.socket.cibd.RDSETUP }

# set_false_path -from csc/rg/lvictl/main/lvimd_r_2_reg -to csc/rg/lvictl/main/lvimd_p_reg_2_/H03 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:296 )
define_false_path -from { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_r_2 } -to { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_p[2] }

# set_false_path -from csc/rg/lvictl/main/lvimd_r_2_reg -to csc/rg/lvictl/main/lvimd_p_reg_1_/H03 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:295 )
define_false_path -from { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_r_2 } -to { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_p[1] }


# set_false_path -from porga/main/regctl_prdsel_ramcnf_reg_*_/H02  -to ram0/D* ( _device_scr/_socket/d78f1070_chip.scr_101019 L:306 )
# Removed because of tool limitation or removed macro on ICE

# set_false_path -from pclbuz/main/countm_reg_*_/H02 -thr pclbuz/main/pclsel1_cku_cts/clk_gate1/H01 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:288 )
define_false_path -from { i:chiptop.chip.socket.pclbuz.main.countm[*] } -through { n:chiptop.chip.socket.pclbuz.main.pclsel1 }

# set_false_path -from csc/rg/lvictl/main/lvimd_r_1_reg -to csc/rg/lvictl/main/lvimd_p_reg_0_/H03 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:298 )
define_false_path -from { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_r_1 } -to { i:chiptop.chip.socket.csc.rg.lvictl.main.lvimd_p[0] }




#
#  Unrecognized Attribute List
#



#
#  UnAnalized Attribute List
#

# set_disable_timing [get_pins    int48/main/sfrreg/IFREG9/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:696)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG11/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:652)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG15/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:656)
# set_disable_timing [get_pins    csc/rg/lvictl/main/lvilv_set_mux/clk_gate0/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:630)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG28/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:670)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG46/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:690)
# set_disable_timing [get_pins    iica/sub/U56/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:618)
# set_disable_timing [get_pins    adctl/core/wup/U10/H02]  ( _device_scr/_socket/d78f1070_chip.scr_101019 L:641)
# set_disable_timing [get_pins    csc/rg/resctl_main/resf_reg_wr/gate_sel12/selgate/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:634)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG30/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:673)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG34/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:677)
# set_disable_timing [get_pins  pclbuz/main/pclsel1_cku_cts/clk_gate0/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:604)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG16/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:657)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG47/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:691)
# set_disable_timing [get_pins modectl/GOFIRM]  ( _device_scr/_socket/d78f1070_chip.scr_101019 L:192)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG17/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:658)
# set_disable_timing [get_pins  ocd/main/uart/uart_bcounter/U6/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:608)
# set_disable_timing [get_pins    csc/rg/resctl_main/gate_sel1/selgate/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:625)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG35/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:678)
# set_disable_timing [get_pins  pclbuz/main/pclsel0_cku_cts/clk_gate0/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:601)
# set_disable_timing [get_pins  csc/cg/pec/intrclk_p_mux/clk_gate1/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:621)
# set_disable_timing [get_pins    csc/rg/resctl_main/resf_reg_wr/gate_sel13/selgate/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:635)
# set_disable_timing [get_pins  ocd/main/uart/uart_bcounter/U5/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:607)
# set_disable_timing [get_pins modectl/GOFIRMR] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:193)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG23/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:665)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG0/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:649)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG36/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:679)
# set_disable_timing [get_pins  ocd/main/uart/uart_int_edge_U6/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:609)
# set_disable_timing [list intm4/EGIN*] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:205)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG24/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:666)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG5/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:692)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG6/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:693)
# set_disable_timing [get_pins    csc/rg/resctl_main/resf_reg_wr/gate_sel20/selgate/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:637)
# set_disable_timing [get_pins  csc/cg/hioscctl/fmain_sel/fih_p1_cts/clk_gate0/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:583)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG42/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:686)
# set_disable_timing  modectl/modectl_tport/U254 -from H01 -to N01  ( _device_scr/_socket/d78f1070_chip.scr_101019 L:188)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG25/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:667)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG12/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:653)
# set_disable_timing [get_pins  ocd/main/uart/uart_wetx2_U5/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:610)
# set_disable_timing [get_pins l_rosc/LOSCOUT] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:112)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG29/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:671)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG7/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:694)
# set_disable_timing [get_pins    csc/rg/lvictl/counter/fil15kin_mux/clk_gate0/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:628)
# set_disable_timing [get_pins  csc/rg/lvictl/counter/fil15kin_mux/clk_gate0/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:598)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG13/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:654)
# set_disable_timing [get_pins  csc/cg/pec/wdttesck_mux/clk_gate1/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:622)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG43/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:687)
# set_disable_timing [get_pins  csc/cg/tbase/fclk_cts/clk_gate0/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:580)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG31/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:674)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG44/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:688)
# set_disable_timing [get_pins    csc/rg/lvictl/counter/reqlvi_set_mux/clk_gate0/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:629)
# set_disable_timing [get_pins  csc/cg/mosccnt/fmx4_cts/clk_gate0/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:592)
# set_disable_timing [get_pins    csc/rg/lvictl/main/lviomsk_set_mux/clk_gate0/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:631)
# set_disable_timing [get_pins    csc/rg/resctl_main/resf_reg_wr/gate_sel11/selgate/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:633)
# set_disable_timing [get_pins    csc/rg/resctl_main/resf_reg_wr/gate_sel23/selgate/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:638)
# set_disable_timing [get_pins    csc/rg/lvictl/counter/count_clock_mux/clk_gate0/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:627)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG14/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:655)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG18/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:659)
# set_disable_timing [get_pins    csc/rg/resctl_main/resf_reg_wr/gate_sel19/selgate/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:636)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG19/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:660)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG45/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:689)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG32/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:675)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG1/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:650)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG33/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:676)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG37/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:680)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG20/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:662)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG21/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:663)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREGDBG/U8/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:698)
# set_disable_timing [get_pins  csc/cg/hioscctl/fmain_sel/tclkfih_mux/clk_gate0/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:587)
# set_disable_timing [list port7/INTKR] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:206)
# set_disable_timing [get_pins  pclbuz/fsub_cts/clk_gate0/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:595)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG2/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:661)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG38/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:681)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG26/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:668)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG22/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:664)
# set_disable_timing [get_pins  pclbuz/fmain_cts/clk_gate0/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:584)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG3/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:672)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG39/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:682)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG10/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:651)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG40/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:684)
# set_disable_timing [list intm8/EGIN*] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:204)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG8/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:695)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG4/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:683)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG41/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:685)
# set_disable_timing [get_pins    int48/main/sfrreg/IFREG27/U10/H01] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:669)


#
#  UnConverted Attribute List
#

# create_generated_clock -name DRDCLK -source [get_pins csc/cg/tbase/fclk_cts/root/N01]  -divide_by 2 [get_pins cpu/adr_drdclk_reg/N01] ( _device_scr/_socket/d78f1070_clock.scr_32MHz_30ns L:146)
# set_multicycle_path 1 -hold  -from csc/cg/tbase/stby/resbgen/nsresb_reg/H02 -to csc/cg/tbase/stby/hltst1_neg_reg/H03 ( _device_scr/_socket/d78f1070_chip.scr_101019 L:255)
# set_multicycle_path 1 -hold -thr cpu/HLTST -thr modectl/SELTAF -thr cibc/SELTAF ( _device_scr/_socket/d78f1070_chip.scr_101019 L:184)
# set_multicycle_path 1 -hold  -end  -through  [get_pins [list fcb/ONBD fcb/FLMEMTES fcb/ICENOECC fcb/ICEFLERR fcb/TFWEPR fcb/SCANMODE]] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:175)
# set_max_time_borrow 0.0 [get_pins cibc/fmop/main_trmlv_bgrt_latch_bgrt_*/ft3_latch*/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:215)
# set_max_time_borrow 0.0 [get_pins cibc/fmop/main_trmlv_bgrtc_latch_bgrtc_*/ft3_latch*/H02] ( _device_scr/_socket/d78f1070_chip.scr_101019 L:214)
# set_false_path -setup -fall_thr bbr/PENABLE -thr */PRDATA* -thr cpu/MDR* ( _device_scr/_socket/d78f1070_chip.scr_101019 L:118)
# set_false_path -setup -rise_thr bbr/PWRITE -thr */PRDATA* -thr cpu/MDR* ( _device_scr/_socket/d78f1070_chip.scr_101019 L:117)
