#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001991815ba30 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000199181c2a10_0 .net "PC", 31 0, v0000019918182330_0;  1 drivers
v00000199181c2470_0 .var "clk", 0 0;
v00000199181c2510_0 .net "clkout", 0 0, L_00000199181c4170;  1 drivers
v00000199181c25b0_0 .net "cycles_consumed", 31 0, v00000199181c2d30_0;  1 drivers
v00000199181c2650_0 .var "rst", 0 0;
S_00000199180f20e0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001991815ba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000199181464f0 .param/l "RType" 0 4 2, C4<000000>;
P_0000019918146528 .param/l "add" 0 4 5, C4<100000>;
P_0000019918146560 .param/l "addi" 0 4 8, C4<001000>;
P_0000019918146598 .param/l "addu" 0 4 5, C4<100001>;
P_00000199181465d0 .param/l "and_" 0 4 5, C4<100100>;
P_0000019918146608 .param/l "andi" 0 4 8, C4<001100>;
P_0000019918146640 .param/l "beq" 0 4 10, C4<000100>;
P_0000019918146678 .param/l "bne" 0 4 10, C4<000101>;
P_00000199181466b0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000199181466e8 .param/l "j" 0 4 12, C4<000010>;
P_0000019918146720 .param/l "jal" 0 4 12, C4<000011>;
P_0000019918146758 .param/l "jr" 0 4 6, C4<001000>;
P_0000019918146790 .param/l "lw" 0 4 8, C4<100011>;
P_00000199181467c8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000019918146800 .param/l "or_" 0 4 5, C4<100101>;
P_0000019918146838 .param/l "ori" 0 4 8, C4<001101>;
P_0000019918146870 .param/l "sgt" 0 4 6, C4<101011>;
P_00000199181468a8 .param/l "sll" 0 4 6, C4<000000>;
P_00000199181468e0 .param/l "slt" 0 4 5, C4<101010>;
P_0000019918146918 .param/l "slti" 0 4 8, C4<101010>;
P_0000019918146950 .param/l "srl" 0 4 6, C4<000010>;
P_0000019918146988 .param/l "sub" 0 4 5, C4<100010>;
P_00000199181469c0 .param/l "subu" 0 4 5, C4<100011>;
P_00000199181469f8 .param/l "sw" 0 4 8, C4<101011>;
P_0000019918146a30 .param/l "xor_" 0 4 5, C4<100110>;
P_0000019918146a68 .param/l "xori" 0 4 8, C4<001110>;
L_00000199181c4b10 .functor NOT 1, v00000199181c2650_0, C4<0>, C4<0>, C4<0>;
L_00000199181c4720 .functor NOT 1, v00000199181c2650_0, C4<0>, C4<0>, C4<0>;
L_00000199181c46b0 .functor NOT 1, v00000199181c2650_0, C4<0>, C4<0>, C4<0>;
L_00000199181c4100 .functor NOT 1, v00000199181c2650_0, C4<0>, C4<0>, C4<0>;
L_00000199181c4640 .functor NOT 1, v00000199181c2650_0, C4<0>, C4<0>, C4<0>;
L_00000199181c4cd0 .functor NOT 1, v00000199181c2650_0, C4<0>, C4<0>, C4<0>;
L_00000199181c3fb0 .functor NOT 1, v00000199181c2650_0, C4<0>, C4<0>, C4<0>;
L_00000199181c4330 .functor NOT 1, v00000199181c2650_0, C4<0>, C4<0>, C4<0>;
L_00000199181c4170 .functor OR 1, v00000199181c2470_0, v0000019918151a30_0, C4<0>, C4<0>;
L_00000199181c41e0 .functor OR 1, L_0000019918211b80, L_0000019918212a80, C4<0>, C4<0>;
L_00000199181c4d40 .functor AND 1, L_0000019918211cc0, L_0000019918212620, C4<1>, C4<1>;
L_00000199181c4410 .functor NOT 1, v00000199181c2650_0, C4<0>, C4<0>, C4<0>;
L_00000199181c4480 .functor OR 1, L_0000019918212760, L_00000199182128a0, C4<0>, C4<0>;
L_00000199181c42c0 .functor OR 1, L_00000199181c4480, L_0000019918211540, C4<0>, C4<0>;
L_00000199181c4db0 .functor OR 1, L_0000019918211a40, L_0000019918224640, C4<0>, C4<0>;
L_00000199181c44f0 .functor AND 1, L_00000199182119a0, L_00000199181c4db0, C4<1>, C4<1>;
L_00000199181c4b80 .functor OR 1, L_0000019918224d20, L_0000019918223600, C4<0>, C4<0>;
L_00000199181c4800 .functor AND 1, L_0000019918223060, L_00000199181c4b80, C4<1>, C4<1>;
L_00000199181c4870 .functor NOT 1, L_00000199181c4170, C4<0>, C4<0>, C4<0>;
v00000199181823d0_0 .net "ALUOp", 3 0, v0000019918153470_0;  1 drivers
v0000019918182470_0 .net "ALUResult", 31 0, v00000199181825b0_0;  1 drivers
v0000019918181110_0 .net "ALUSrc", 0 0, v00000199181536f0_0;  1 drivers
v0000019918183580_0 .net "ALUin2", 31 0, L_00000199182240a0;  1 drivers
v0000019918183940_0 .net "MemReadEn", 0 0, v0000019918151e90_0;  1 drivers
v0000019918184840_0 .net "MemWriteEn", 0 0, v0000019918151b70_0;  1 drivers
v00000199181848e0_0 .net "MemtoReg", 0 0, v0000019918151f30_0;  1 drivers
v0000019918183760_0 .net "PC", 31 0, v0000019918182330_0;  alias, 1 drivers
v0000019918184200_0 .net "PCPlus1", 31 0, L_0000019918210f00;  1 drivers
v0000019918183ee0_0 .net "PCsrc", 0 0, v0000019918180cb0_0;  1 drivers
v00000199181845c0_0 .net "RegDst", 0 0, v0000019918152930_0;  1 drivers
v0000019918183bc0_0 .net "RegWriteEn", 0 0, v0000019918152570_0;  1 drivers
v0000019918183b20_0 .net "WriteRegister", 4 0, L_00000199182124e0;  1 drivers
v0000019918183440_0 .net *"_ivl_0", 0 0, L_00000199181c4b10;  1 drivers
L_00000199181c4ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019918184c00_0 .net/2u *"_ivl_10", 4 0, L_00000199181c4ee0;  1 drivers
L_00000199181c52d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000199181831c0_0 .net *"_ivl_101", 15 0, L_00000199181c52d0;  1 drivers
v0000019918183c60_0 .net *"_ivl_102", 31 0, L_00000199182112c0;  1 drivers
L_00000199181c5318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019918184660_0 .net *"_ivl_105", 25 0, L_00000199181c5318;  1 drivers
L_00000199181c5360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019918184980_0 .net/2u *"_ivl_106", 31 0, L_00000199181c5360;  1 drivers
v00000199181836c0_0 .net *"_ivl_108", 0 0, L_0000019918211cc0;  1 drivers
L_00000199181c53a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000019918183800_0 .net/2u *"_ivl_110", 5 0, L_00000199181c53a8;  1 drivers
v00000199181838a0_0 .net *"_ivl_112", 0 0, L_0000019918212620;  1 drivers
v0000019918184a20_0 .net *"_ivl_115", 0 0, L_00000199181c4d40;  1 drivers
v0000019918184020_0 .net *"_ivl_116", 47 0, L_00000199182110e0;  1 drivers
L_00000199181c53f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019918183120_0 .net *"_ivl_119", 15 0, L_00000199181c53f0;  1 drivers
L_00000199181c4f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019918183f80_0 .net/2u *"_ivl_12", 5 0, L_00000199181c4f28;  1 drivers
v0000019918184d40_0 .net *"_ivl_120", 47 0, L_00000199182121c0;  1 drivers
L_00000199181c5438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000199181842a0_0 .net *"_ivl_123", 15 0, L_00000199181c5438;  1 drivers
v0000019918183d00_0 .net *"_ivl_125", 0 0, L_0000019918212da0;  1 drivers
v0000019918184de0_0 .net *"_ivl_126", 31 0, L_0000019918212b20;  1 drivers
v0000019918184ac0_0 .net *"_ivl_128", 47 0, L_0000019918211180;  1 drivers
v0000019918184b60_0 .net *"_ivl_130", 47 0, L_0000019918211220;  1 drivers
v0000019918183260_0 .net *"_ivl_132", 47 0, L_00000199182123a0;  1 drivers
v0000019918183a80_0 .net *"_ivl_134", 47 0, L_0000019918211f40;  1 drivers
v00000199181839e0_0 .net *"_ivl_14", 0 0, L_00000199181c28d0;  1 drivers
v0000019918184e80_0 .net *"_ivl_140", 0 0, L_00000199181c4410;  1 drivers
L_00000199181c54c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019918183da0_0 .net/2u *"_ivl_142", 31 0, L_00000199181c54c8;  1 drivers
L_00000199181c55a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000019918182fe0_0 .net/2u *"_ivl_146", 5 0, L_00000199181c55a0;  1 drivers
v0000019918183300_0 .net *"_ivl_148", 0 0, L_0000019918212760;  1 drivers
L_00000199181c55e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000019918184ca0_0 .net/2u *"_ivl_150", 5 0, L_00000199181c55e8;  1 drivers
v0000019918183080_0 .net *"_ivl_152", 0 0, L_00000199182128a0;  1 drivers
v0000019918183e40_0 .net *"_ivl_155", 0 0, L_00000199181c4480;  1 drivers
L_00000199181c5630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000199181843e0_0 .net/2u *"_ivl_156", 5 0, L_00000199181c5630;  1 drivers
v00000199181833a0_0 .net *"_ivl_158", 0 0, L_0000019918211540;  1 drivers
L_00000199181c4f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000199181834e0_0 .net/2u *"_ivl_16", 4 0, L_00000199181c4f70;  1 drivers
v0000019918183620_0 .net *"_ivl_161", 0 0, L_00000199181c42c0;  1 drivers
L_00000199181c5678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000199181840c0_0 .net/2u *"_ivl_162", 15 0, L_00000199181c5678;  1 drivers
v0000019918184160_0 .net *"_ivl_164", 31 0, L_0000019918212940;  1 drivers
v00000199181847a0_0 .net *"_ivl_167", 0 0, L_0000019918211680;  1 drivers
v0000019918184340_0 .net *"_ivl_168", 15 0, L_00000199182117c0;  1 drivers
v0000019918184480_0 .net *"_ivl_170", 31 0, L_0000019918211900;  1 drivers
v0000019918184520_0 .net *"_ivl_174", 31 0, L_0000019918211c20;  1 drivers
L_00000199181c56c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019918184700_0 .net *"_ivl_177", 25 0, L_00000199181c56c0;  1 drivers
L_00000199181c5708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001991818df00_0 .net/2u *"_ivl_178", 31 0, L_00000199181c5708;  1 drivers
v000001991818ed60_0 .net *"_ivl_180", 0 0, L_00000199182119a0;  1 drivers
L_00000199181c5750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001991818ddc0_0 .net/2u *"_ivl_182", 5 0, L_00000199181c5750;  1 drivers
v000001991818dc80_0 .net *"_ivl_184", 0 0, L_0000019918211a40;  1 drivers
L_00000199181c5798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001991818e900_0 .net/2u *"_ivl_186", 5 0, L_00000199181c5798;  1 drivers
v000001991818d5a0_0 .net *"_ivl_188", 0 0, L_0000019918224640;  1 drivers
v000001991818d960_0 .net *"_ivl_19", 4 0, L_00000199181c2f10;  1 drivers
v000001991818e860_0 .net *"_ivl_191", 0 0, L_00000199181c4db0;  1 drivers
v000001991818e9a0_0 .net *"_ivl_193", 0 0, L_00000199181c44f0;  1 drivers
L_00000199181c57e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001991818d780_0 .net/2u *"_ivl_194", 5 0, L_00000199181c57e0;  1 drivers
v000001991818e220_0 .net *"_ivl_196", 0 0, L_0000019918223740;  1 drivers
L_00000199181c5828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001991818e400_0 .net/2u *"_ivl_198", 31 0, L_00000199181c5828;  1 drivers
L_00000199181c4e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001991818ea40_0 .net/2u *"_ivl_2", 5 0, L_00000199181c4e98;  1 drivers
v000001991818dbe0_0 .net *"_ivl_20", 4 0, L_00000199181c2fb0;  1 drivers
v000001991818dd20_0 .net *"_ivl_200", 31 0, L_00000199182234c0;  1 drivers
v000001991818d500_0 .net *"_ivl_204", 31 0, L_0000019918223e20;  1 drivers
L_00000199181c5870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001991818e4a0_0 .net *"_ivl_207", 25 0, L_00000199181c5870;  1 drivers
L_00000199181c58b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001991818d8c0_0 .net/2u *"_ivl_208", 31 0, L_00000199181c58b8;  1 drivers
v000001991818ecc0_0 .net *"_ivl_210", 0 0, L_0000019918223060;  1 drivers
L_00000199181c5900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001991818de60_0 .net/2u *"_ivl_212", 5 0, L_00000199181c5900;  1 drivers
v000001991818ee00_0 .net *"_ivl_214", 0 0, L_0000019918224d20;  1 drivers
L_00000199181c5948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001991818d820_0 .net/2u *"_ivl_216", 5 0, L_00000199181c5948;  1 drivers
v000001991818da00_0 .net *"_ivl_218", 0 0, L_0000019918223600;  1 drivers
v000001991818dfa0_0 .net *"_ivl_221", 0 0, L_00000199181c4b80;  1 drivers
v000001991818daa0_0 .net *"_ivl_223", 0 0, L_00000199181c4800;  1 drivers
L_00000199181c5990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001991818eae0_0 .net/2u *"_ivl_224", 5 0, L_00000199181c5990;  1 drivers
v000001991818db40_0 .net *"_ivl_226", 0 0, L_0000019918223100;  1 drivers
v000001991818d140_0 .net *"_ivl_228", 31 0, L_00000199182239c0;  1 drivers
v000001991818e040_0 .net *"_ivl_24", 0 0, L_00000199181c46b0;  1 drivers
L_00000199181c4fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001991818eea0_0 .net/2u *"_ivl_26", 4 0, L_00000199181c4fb8;  1 drivers
v000001991818d000_0 .net *"_ivl_29", 4 0, L_00000199181c1890;  1 drivers
v000001991818e540_0 .net *"_ivl_32", 0 0, L_00000199181c4100;  1 drivers
L_00000199181c5000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001991818e0e0_0 .net/2u *"_ivl_34", 4 0, L_00000199181c5000;  1 drivers
v000001991818eb80_0 .net *"_ivl_37", 4 0, L_00000199181c1930;  1 drivers
v000001991818d640_0 .net *"_ivl_40", 0 0, L_00000199181c4640;  1 drivers
L_00000199181c5048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001991818ec20_0 .net/2u *"_ivl_42", 15 0, L_00000199181c5048;  1 drivers
v000001991818e180_0 .net *"_ivl_45", 15 0, L_00000199182129e0;  1 drivers
v000001991818e2c0_0 .net *"_ivl_48", 0 0, L_00000199181c4cd0;  1 drivers
v000001991818d0a0_0 .net *"_ivl_5", 5 0, L_00000199181c2790;  1 drivers
L_00000199181c5090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001991818d1e0_0 .net/2u *"_ivl_50", 36 0, L_00000199181c5090;  1 drivers
L_00000199181c50d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001991818d280_0 .net/2u *"_ivl_52", 31 0, L_00000199181c50d8;  1 drivers
v000001991818e360_0 .net *"_ivl_55", 4 0, L_0000019918212120;  1 drivers
v000001991818e5e0_0 .net *"_ivl_56", 36 0, L_0000019918212300;  1 drivers
v000001991818e680_0 .net *"_ivl_58", 36 0, L_0000019918211ae0;  1 drivers
v000001991818d6e0_0 .net *"_ivl_62", 0 0, L_00000199181c3fb0;  1 drivers
L_00000199181c5120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001991818e720_0 .net/2u *"_ivl_64", 5 0, L_00000199181c5120;  1 drivers
v000001991818e7c0_0 .net *"_ivl_67", 5 0, L_0000019918210fa0;  1 drivers
v000001991818d320_0 .net *"_ivl_70", 0 0, L_00000199181c4330;  1 drivers
L_00000199181c5168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001991818d3c0_0 .net/2u *"_ivl_72", 57 0, L_00000199181c5168;  1 drivers
L_00000199181c51b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001991818d460_0 .net/2u *"_ivl_74", 31 0, L_00000199181c51b0;  1 drivers
v00000199181c16b0_0 .net *"_ivl_77", 25 0, L_0000019918211860;  1 drivers
v00000199181c23d0_0 .net *"_ivl_78", 57 0, L_0000019918211040;  1 drivers
v00000199181c2330_0 .net *"_ivl_8", 0 0, L_00000199181c4720;  1 drivers
v00000199181c2c90_0 .net *"_ivl_80", 57 0, L_0000019918212c60;  1 drivers
L_00000199181c51f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000199181c1c50_0 .net/2u *"_ivl_84", 31 0, L_00000199181c51f8;  1 drivers
L_00000199181c5240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000199181c19d0_0 .net/2u *"_ivl_88", 5 0, L_00000199181c5240;  1 drivers
v00000199181c1a70_0 .net *"_ivl_90", 0 0, L_0000019918211b80;  1 drivers
L_00000199181c5288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000199181c2150_0 .net/2u *"_ivl_92", 5 0, L_00000199181c5288;  1 drivers
v00000199181c2ab0_0 .net *"_ivl_94", 0 0, L_0000019918212a80;  1 drivers
v00000199181c2970_0 .net *"_ivl_97", 0 0, L_00000199181c41e0;  1 drivers
v00000199181c21f0_0 .net *"_ivl_98", 47 0, L_0000019918211720;  1 drivers
v00000199181c3410_0 .net "adderResult", 31 0, L_0000019918211d60;  1 drivers
v00000199181c1f70_0 .net "address", 31 0, L_00000199182114a0;  1 drivers
v00000199181c1cf0_0 .net "clk", 0 0, L_00000199181c4170;  alias, 1 drivers
v00000199181c2d30_0 .var "cycles_consumed", 31 0;
v00000199181c1b10_0 .net "extImm", 31 0, L_0000019918212bc0;  1 drivers
v00000199181c26f0_0 .net "funct", 5 0, L_0000019918211fe0;  1 drivers
v00000199181c3370_0 .net "hlt", 0 0, v0000019918151a30_0;  1 drivers
v00000199181c2dd0_0 .net "imm", 15 0, L_0000019918212d00;  1 drivers
v00000199181c3190_0 .net "immediate", 31 0, L_0000019918224280;  1 drivers
v00000199181c3550_0 .net "input_clk", 0 0, v00000199181c2470_0;  1 drivers
v00000199181c1d90_0 .net "instruction", 31 0, L_00000199182126c0;  1 drivers
v00000199181c2830_0 .net "memoryReadData", 31 0, v0000019918182010_0;  1 drivers
v00000199181c1750_0 .net "nextPC", 31 0, L_0000019918212080;  1 drivers
v00000199181c2b50_0 .net "opcode", 5 0, L_00000199181c3230;  1 drivers
v00000199181c1ed0_0 .net "rd", 4 0, L_00000199181c30f0;  1 drivers
v00000199181c1bb0_0 .net "readData1", 31 0, L_00000199181c49c0;  1 drivers
v00000199181c2290_0 .net "readData1_w", 31 0, L_0000019918223c40;  1 drivers
v00000199181c17f0_0 .net "readData2", 31 0, L_00000199181c4790;  1 drivers
v00000199181c2bf0_0 .net "rs", 4 0, L_00000199181c32d0;  1 drivers
v00000199181c1e30_0 .net "rst", 0 0, v00000199181c2650_0;  1 drivers
v00000199181c3050_0 .net "rt", 4 0, L_0000019918211ea0;  1 drivers
v00000199181c2010_0 .net "shamt", 31 0, L_0000019918212800;  1 drivers
v00000199181c34b0_0 .net "wire_instruction", 31 0, L_00000199181c4aa0;  1 drivers
v00000199181c2e70_0 .net "writeData", 31 0, L_0000019918224000;  1 drivers
v00000199181c20b0_0 .net "zero", 0 0, L_0000019918222f20;  1 drivers
L_00000199181c2790 .part L_00000199182126c0, 26, 6;
L_00000199181c3230 .functor MUXZ 6, L_00000199181c2790, L_00000199181c4e98, L_00000199181c4b10, C4<>;
L_00000199181c28d0 .cmp/eq 6, L_00000199181c3230, L_00000199181c4f28;
L_00000199181c2f10 .part L_00000199182126c0, 11, 5;
L_00000199181c2fb0 .functor MUXZ 5, L_00000199181c2f10, L_00000199181c4f70, L_00000199181c28d0, C4<>;
L_00000199181c30f0 .functor MUXZ 5, L_00000199181c2fb0, L_00000199181c4ee0, L_00000199181c4720, C4<>;
L_00000199181c1890 .part L_00000199182126c0, 21, 5;
L_00000199181c32d0 .functor MUXZ 5, L_00000199181c1890, L_00000199181c4fb8, L_00000199181c46b0, C4<>;
L_00000199181c1930 .part L_00000199182126c0, 16, 5;
L_0000019918211ea0 .functor MUXZ 5, L_00000199181c1930, L_00000199181c5000, L_00000199181c4100, C4<>;
L_00000199182129e0 .part L_00000199182126c0, 0, 16;
L_0000019918212d00 .functor MUXZ 16, L_00000199182129e0, L_00000199181c5048, L_00000199181c4640, C4<>;
L_0000019918212120 .part L_00000199182126c0, 6, 5;
L_0000019918212300 .concat [ 5 32 0 0], L_0000019918212120, L_00000199181c50d8;
L_0000019918211ae0 .functor MUXZ 37, L_0000019918212300, L_00000199181c5090, L_00000199181c4cd0, C4<>;
L_0000019918212800 .part L_0000019918211ae0, 0, 32;
L_0000019918210fa0 .part L_00000199182126c0, 0, 6;
L_0000019918211fe0 .functor MUXZ 6, L_0000019918210fa0, L_00000199181c5120, L_00000199181c3fb0, C4<>;
L_0000019918211860 .part L_00000199182126c0, 0, 26;
L_0000019918211040 .concat [ 26 32 0 0], L_0000019918211860, L_00000199181c51b0;
L_0000019918212c60 .functor MUXZ 58, L_0000019918211040, L_00000199181c5168, L_00000199181c4330, C4<>;
L_00000199182114a0 .part L_0000019918212c60, 0, 32;
L_0000019918210f00 .arith/sum 32, v0000019918182330_0, L_00000199181c51f8;
L_0000019918211b80 .cmp/eq 6, L_00000199181c3230, L_00000199181c5240;
L_0000019918212a80 .cmp/eq 6, L_00000199181c3230, L_00000199181c5288;
L_0000019918211720 .concat [ 32 16 0 0], L_00000199182114a0, L_00000199181c52d0;
L_00000199182112c0 .concat [ 6 26 0 0], L_00000199181c3230, L_00000199181c5318;
L_0000019918211cc0 .cmp/eq 32, L_00000199182112c0, L_00000199181c5360;
L_0000019918212620 .cmp/eq 6, L_0000019918211fe0, L_00000199181c53a8;
L_00000199182110e0 .concat [ 32 16 0 0], L_00000199181c49c0, L_00000199181c53f0;
L_00000199182121c0 .concat [ 32 16 0 0], v0000019918182330_0, L_00000199181c5438;
L_0000019918212da0 .part L_0000019918212d00, 15, 1;
LS_0000019918212b20_0_0 .concat [ 1 1 1 1], L_0000019918212da0, L_0000019918212da0, L_0000019918212da0, L_0000019918212da0;
LS_0000019918212b20_0_4 .concat [ 1 1 1 1], L_0000019918212da0, L_0000019918212da0, L_0000019918212da0, L_0000019918212da0;
LS_0000019918212b20_0_8 .concat [ 1 1 1 1], L_0000019918212da0, L_0000019918212da0, L_0000019918212da0, L_0000019918212da0;
LS_0000019918212b20_0_12 .concat [ 1 1 1 1], L_0000019918212da0, L_0000019918212da0, L_0000019918212da0, L_0000019918212da0;
LS_0000019918212b20_0_16 .concat [ 1 1 1 1], L_0000019918212da0, L_0000019918212da0, L_0000019918212da0, L_0000019918212da0;
LS_0000019918212b20_0_20 .concat [ 1 1 1 1], L_0000019918212da0, L_0000019918212da0, L_0000019918212da0, L_0000019918212da0;
LS_0000019918212b20_0_24 .concat [ 1 1 1 1], L_0000019918212da0, L_0000019918212da0, L_0000019918212da0, L_0000019918212da0;
LS_0000019918212b20_0_28 .concat [ 1 1 1 1], L_0000019918212da0, L_0000019918212da0, L_0000019918212da0, L_0000019918212da0;
LS_0000019918212b20_1_0 .concat [ 4 4 4 4], LS_0000019918212b20_0_0, LS_0000019918212b20_0_4, LS_0000019918212b20_0_8, LS_0000019918212b20_0_12;
LS_0000019918212b20_1_4 .concat [ 4 4 4 4], LS_0000019918212b20_0_16, LS_0000019918212b20_0_20, LS_0000019918212b20_0_24, LS_0000019918212b20_0_28;
L_0000019918212b20 .concat [ 16 16 0 0], LS_0000019918212b20_1_0, LS_0000019918212b20_1_4;
L_0000019918211180 .concat [ 16 32 0 0], L_0000019918212d00, L_0000019918212b20;
L_0000019918211220 .arith/sum 48, L_00000199182121c0, L_0000019918211180;
L_00000199182123a0 .functor MUXZ 48, L_0000019918211220, L_00000199182110e0, L_00000199181c4d40, C4<>;
L_0000019918211f40 .functor MUXZ 48, L_00000199182123a0, L_0000019918211720, L_00000199181c41e0, C4<>;
L_0000019918211d60 .part L_0000019918211f40, 0, 32;
L_0000019918212080 .functor MUXZ 32, L_0000019918210f00, L_0000019918211d60, v0000019918180cb0_0, C4<>;
L_00000199182126c0 .functor MUXZ 32, L_00000199181c4aa0, L_00000199181c54c8, L_00000199181c4410, C4<>;
L_0000019918212760 .cmp/eq 6, L_00000199181c3230, L_00000199181c55a0;
L_00000199182128a0 .cmp/eq 6, L_00000199181c3230, L_00000199181c55e8;
L_0000019918211540 .cmp/eq 6, L_00000199181c3230, L_00000199181c5630;
L_0000019918212940 .concat [ 16 16 0 0], L_0000019918212d00, L_00000199181c5678;
L_0000019918211680 .part L_0000019918212d00, 15, 1;
LS_00000199182117c0_0_0 .concat [ 1 1 1 1], L_0000019918211680, L_0000019918211680, L_0000019918211680, L_0000019918211680;
LS_00000199182117c0_0_4 .concat [ 1 1 1 1], L_0000019918211680, L_0000019918211680, L_0000019918211680, L_0000019918211680;
LS_00000199182117c0_0_8 .concat [ 1 1 1 1], L_0000019918211680, L_0000019918211680, L_0000019918211680, L_0000019918211680;
LS_00000199182117c0_0_12 .concat [ 1 1 1 1], L_0000019918211680, L_0000019918211680, L_0000019918211680, L_0000019918211680;
L_00000199182117c0 .concat [ 4 4 4 4], LS_00000199182117c0_0_0, LS_00000199182117c0_0_4, LS_00000199182117c0_0_8, LS_00000199182117c0_0_12;
L_0000019918211900 .concat [ 16 16 0 0], L_0000019918212d00, L_00000199182117c0;
L_0000019918212bc0 .functor MUXZ 32, L_0000019918211900, L_0000019918212940, L_00000199181c42c0, C4<>;
L_0000019918211c20 .concat [ 6 26 0 0], L_00000199181c3230, L_00000199181c56c0;
L_00000199182119a0 .cmp/eq 32, L_0000019918211c20, L_00000199181c5708;
L_0000019918211a40 .cmp/eq 6, L_0000019918211fe0, L_00000199181c5750;
L_0000019918224640 .cmp/eq 6, L_0000019918211fe0, L_00000199181c5798;
L_0000019918223740 .cmp/eq 6, L_00000199181c3230, L_00000199181c57e0;
L_00000199182234c0 .functor MUXZ 32, L_0000019918212bc0, L_00000199181c5828, L_0000019918223740, C4<>;
L_0000019918224280 .functor MUXZ 32, L_00000199182234c0, L_0000019918212800, L_00000199181c44f0, C4<>;
L_0000019918223e20 .concat [ 6 26 0 0], L_00000199181c3230, L_00000199181c5870;
L_0000019918223060 .cmp/eq 32, L_0000019918223e20, L_00000199181c58b8;
L_0000019918224d20 .cmp/eq 6, L_0000019918211fe0, L_00000199181c5900;
L_0000019918223600 .cmp/eq 6, L_0000019918211fe0, L_00000199181c5948;
L_0000019918223100 .cmp/eq 6, L_00000199181c3230, L_00000199181c5990;
L_00000199182239c0 .functor MUXZ 32, L_00000199181c49c0, v0000019918182330_0, L_0000019918223100, C4<>;
L_0000019918223c40 .functor MUXZ 32, L_00000199182239c0, L_00000199181c4790, L_00000199181c4800, C4<>;
S_00000199180f2270 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000199180f20e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001991814d820 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000199181c4250 .functor NOT 1, v00000199181536f0_0, C4<0>, C4<0>, C4<0>;
v0000019918152890_0 .net *"_ivl_0", 0 0, L_00000199181c4250;  1 drivers
v0000019918152110_0 .net "in1", 31 0, L_00000199181c4790;  alias, 1 drivers
v0000019918151cb0_0 .net "in2", 31 0, L_0000019918224280;  alias, 1 drivers
v0000019918153010_0 .net "out", 31 0, L_00000199182240a0;  alias, 1 drivers
v0000019918152250_0 .net "s", 0 0, v00000199181536f0_0;  alias, 1 drivers
L_00000199182240a0 .functor MUXZ 32, L_0000019918224280, L_00000199181c4790, L_00000199181c4250, C4<>;
S_00000199180f17a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000199180f20e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001991817e690 .param/l "RType" 0 4 2, C4<000000>;
P_000001991817e6c8 .param/l "add" 0 4 5, C4<100000>;
P_000001991817e700 .param/l "addi" 0 4 8, C4<001000>;
P_000001991817e738 .param/l "addu" 0 4 5, C4<100001>;
P_000001991817e770 .param/l "and_" 0 4 5, C4<100100>;
P_000001991817e7a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001991817e7e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001991817e818 .param/l "bne" 0 4 10, C4<000101>;
P_000001991817e850 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001991817e888 .param/l "j" 0 4 12, C4<000010>;
P_000001991817e8c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001991817e8f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001991817e930 .param/l "lw" 0 4 8, C4<100011>;
P_000001991817e968 .param/l "nor_" 0 4 5, C4<100111>;
P_000001991817e9a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001991817e9d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001991817ea10 .param/l "sgt" 0 4 6, C4<101011>;
P_000001991817ea48 .param/l "sll" 0 4 6, C4<000000>;
P_000001991817ea80 .param/l "slt" 0 4 5, C4<101010>;
P_000001991817eab8 .param/l "slti" 0 4 8, C4<101010>;
P_000001991817eaf0 .param/l "srl" 0 4 6, C4<000010>;
P_000001991817eb28 .param/l "sub" 0 4 5, C4<100010>;
P_000001991817eb60 .param/l "subu" 0 4 5, C4<100011>;
P_000001991817eb98 .param/l "sw" 0 4 8, C4<101011>;
P_000001991817ebd0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001991817ec08 .param/l "xori" 0 4 8, C4<001110>;
v0000019918153470_0 .var "ALUOp", 3 0;
v00000199181536f0_0 .var "ALUSrc", 0 0;
v0000019918151e90_0 .var "MemReadEn", 0 0;
v0000019918151b70_0 .var "MemWriteEn", 0 0;
v0000019918151f30_0 .var "MemtoReg", 0 0;
v0000019918152930_0 .var "RegDst", 0 0;
v0000019918152570_0 .var "RegWriteEn", 0 0;
v0000019918152f70_0 .net "funct", 5 0, L_0000019918211fe0;  alias, 1 drivers
v0000019918151a30_0 .var "hlt", 0 0;
v0000019918152bb0_0 .net "opcode", 5 0, L_00000199181c3230;  alias, 1 drivers
v00000199181526b0_0 .net "rst", 0 0, v00000199181c2650_0;  alias, 1 drivers
E_000001991814d2a0 .event anyedge, v00000199181526b0_0, v0000019918152bb0_0, v0000019918152f70_0;
S_00000199180f1930 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000199180f20e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001991814d360 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000199181c4aa0 .functor BUFZ 32, L_0000019918212260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019918151c10_0 .net "Data_Out", 31 0, L_00000199181c4aa0;  alias, 1 drivers
v00000199181524d0 .array "InstMem", 0 1023, 31 0;
v0000019918151fd0_0 .net *"_ivl_0", 31 0, L_0000019918212260;  1 drivers
v0000019918152750_0 .net *"_ivl_3", 9 0, L_0000019918212440;  1 drivers
v0000019918152c50_0 .net *"_ivl_4", 11 0, L_0000019918211400;  1 drivers
L_00000199181c5480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019918153150_0 .net *"_ivl_7", 1 0, L_00000199181c5480;  1 drivers
v0000019918153290_0 .net "addr", 31 0, v0000019918182330_0;  alias, 1 drivers
v0000019918153330_0 .var/i "i", 31 0;
L_0000019918212260 .array/port v00000199181524d0, L_0000019918211400;
L_0000019918212440 .part v0000019918182330_0, 0, 10;
L_0000019918211400 .concat [ 10 2 0 0], L_0000019918212440, L_00000199181c5480;
S_00000199180db7e0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000199180f20e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000199181c49c0 .functor BUFZ 32, L_0000019918211360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000199181c4790 .functor BUFZ 32, L_00000199182115e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000199181522f0_0 .net *"_ivl_0", 31 0, L_0000019918211360;  1 drivers
v0000019918153790_0 .net *"_ivl_10", 6 0, L_0000019918212580;  1 drivers
L_00000199181c5558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000199181321d0_0 .net *"_ivl_13", 1 0, L_00000199181c5558;  1 drivers
v00000199181314b0_0 .net *"_ivl_2", 6 0, L_0000019918211e00;  1 drivers
L_00000199181c5510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019918181e30_0 .net *"_ivl_5", 1 0, L_00000199181c5510;  1 drivers
v0000019918181ed0_0 .net *"_ivl_8", 31 0, L_00000199182115e0;  1 drivers
v0000019918180d50_0 .net "clk", 0 0, L_00000199181c4170;  alias, 1 drivers
v0000019918182970_0 .var/i "i", 31 0;
v00000199181814d0_0 .net "readData1", 31 0, L_00000199181c49c0;  alias, 1 drivers
v0000019918181b10_0 .net "readData2", 31 0, L_00000199181c4790;  alias, 1 drivers
v0000019918182790_0 .net "readRegister1", 4 0, L_00000199181c32d0;  alias, 1 drivers
v0000019918181f70_0 .net "readRegister2", 4 0, L_0000019918211ea0;  alias, 1 drivers
v00000199181819d0 .array "registers", 31 0, 31 0;
v00000199181816b0_0 .net "rst", 0 0, v00000199181c2650_0;  alias, 1 drivers
v0000019918180e90_0 .net "we", 0 0, v0000019918152570_0;  alias, 1 drivers
v0000019918182650_0 .net "writeData", 31 0, L_0000019918224000;  alias, 1 drivers
v0000019918182830_0 .net "writeRegister", 4 0, L_00000199182124e0;  alias, 1 drivers
E_000001991814d3e0/0 .event negedge, v00000199181526b0_0;
E_000001991814d3e0/1 .event posedge, v0000019918180d50_0;
E_000001991814d3e0 .event/or E_000001991814d3e0/0, E_000001991814d3e0/1;
L_0000019918211360 .array/port v00000199181819d0, L_0000019918211e00;
L_0000019918211e00 .concat [ 5 2 0 0], L_00000199181c32d0, L_00000199181c5510;
L_00000199182115e0 .array/port v00000199181819d0, L_0000019918212580;
L_0000019918212580 .concat [ 5 2 0 0], L_0000019918211ea0, L_00000199181c5558;
S_00000199180db970 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000199180db7e0;
 .timescale 0 0;
v00000199181521b0_0 .var/i "i", 31 0;
S_0000019918182c70 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000199180f20e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001991814ca20 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000199181c43a0 .functor NOT 1, v0000019918152930_0, C4<0>, C4<0>, C4<0>;
v00000199181828d0_0 .net *"_ivl_0", 0 0, L_00000199181c43a0;  1 drivers
v0000019918181c50_0 .net "in1", 4 0, L_0000019918211ea0;  alias, 1 drivers
v0000019918182510_0 .net "in2", 4 0, L_00000199181c30f0;  alias, 1 drivers
v00000199181826f0_0 .net "out", 4 0, L_00000199182124e0;  alias, 1 drivers
v0000019918182a10_0 .net "s", 0 0, v0000019918152930_0;  alias, 1 drivers
L_00000199182124e0 .functor MUXZ 5, L_00000199181c30f0, L_0000019918211ea0, L_00000199181c43a0, C4<>;
S_0000019918182e00 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000199180f20e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001991814ce20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000199181c48e0 .functor NOT 1, v0000019918151f30_0, C4<0>, C4<0>, C4<0>;
v0000019918182ab0_0 .net *"_ivl_0", 0 0, L_00000199181c48e0;  1 drivers
v0000019918182b50_0 .net "in1", 31 0, v00000199181825b0_0;  alias, 1 drivers
v0000019918181070_0 .net "in2", 31 0, v0000019918182010_0;  alias, 1 drivers
v0000019918181570_0 .net "out", 31 0, L_0000019918224000;  alias, 1 drivers
v0000019918181a70_0 .net "s", 0 0, v0000019918151f30_0;  alias, 1 drivers
L_0000019918224000 .functor MUXZ 32, v0000019918182010_0, v00000199181825b0_0, L_00000199181c48e0, C4<>;
S_000001991811dde0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000199180f20e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001991811df70 .param/l "ADD" 0 9 12, C4<0000>;
P_000001991811dfa8 .param/l "AND" 0 9 12, C4<0010>;
P_000001991811dfe0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001991811e018 .param/l "OR" 0 9 12, C4<0011>;
P_000001991811e050 .param/l "SGT" 0 9 12, C4<0111>;
P_000001991811e088 .param/l "SLL" 0 9 12, C4<1000>;
P_000001991811e0c0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001991811e0f8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001991811e130 .param/l "SUB" 0 9 12, C4<0001>;
P_000001991811e168 .param/l "XOR" 0 9 12, C4<0100>;
P_000001991811e1a0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001991811e1d8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000199181c59d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019918181610_0 .net/2u *"_ivl_0", 31 0, L_00000199181c59d8;  1 drivers
v0000019918181390_0 .net "opSel", 3 0, v0000019918153470_0;  alias, 1 drivers
v0000019918181750_0 .net "operand1", 31 0, L_0000019918223c40;  alias, 1 drivers
v00000199181817f0_0 .net "operand2", 31 0, L_00000199182240a0;  alias, 1 drivers
v00000199181825b0_0 .var "result", 31 0;
v0000019918181890_0 .net "zero", 0 0, L_0000019918222f20;  alias, 1 drivers
E_000001991814d5a0 .event anyedge, v0000019918153470_0, v0000019918181750_0, v0000019918153010_0;
L_0000019918222f20 .cmp/eq 32, v00000199181825b0_0, L_00000199181c59d8;
S_0000019918109c70 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000199180f20e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000199181c10a0 .param/l "RType" 0 4 2, C4<000000>;
P_00000199181c10d8 .param/l "add" 0 4 5, C4<100000>;
P_00000199181c1110 .param/l "addi" 0 4 8, C4<001000>;
P_00000199181c1148 .param/l "addu" 0 4 5, C4<100001>;
P_00000199181c1180 .param/l "and_" 0 4 5, C4<100100>;
P_00000199181c11b8 .param/l "andi" 0 4 8, C4<001100>;
P_00000199181c11f0 .param/l "beq" 0 4 10, C4<000100>;
P_00000199181c1228 .param/l "bne" 0 4 10, C4<000101>;
P_00000199181c1260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000199181c1298 .param/l "j" 0 4 12, C4<000010>;
P_00000199181c12d0 .param/l "jal" 0 4 12, C4<000011>;
P_00000199181c1308 .param/l "jr" 0 4 6, C4<001000>;
P_00000199181c1340 .param/l "lw" 0 4 8, C4<100011>;
P_00000199181c1378 .param/l "nor_" 0 4 5, C4<100111>;
P_00000199181c13b0 .param/l "or_" 0 4 5, C4<100101>;
P_00000199181c13e8 .param/l "ori" 0 4 8, C4<001101>;
P_00000199181c1420 .param/l "sgt" 0 4 6, C4<101011>;
P_00000199181c1458 .param/l "sll" 0 4 6, C4<000000>;
P_00000199181c1490 .param/l "slt" 0 4 5, C4<101010>;
P_00000199181c14c8 .param/l "slti" 0 4 8, C4<101010>;
P_00000199181c1500 .param/l "srl" 0 4 6, C4<000010>;
P_00000199181c1538 .param/l "sub" 0 4 5, C4<100010>;
P_00000199181c1570 .param/l "subu" 0 4 5, C4<100011>;
P_00000199181c15a8 .param/l "sw" 0 4 8, C4<101011>;
P_00000199181c15e0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000199181c1618 .param/l "xori" 0 4 8, C4<001110>;
v0000019918180cb0_0 .var "PCsrc", 0 0;
v0000019918181930_0 .net "funct", 5 0, L_0000019918211fe0;  alias, 1 drivers
v0000019918181cf0_0 .net "opcode", 5 0, L_00000199181c3230;  alias, 1 drivers
v00000199181811b0_0 .net "operand1", 31 0, L_00000199181c49c0;  alias, 1 drivers
v0000019918181430_0 .net "operand2", 31 0, L_00000199182240a0;  alias, 1 drivers
v0000019918181bb0_0 .net "rst", 0 0, v00000199181c2650_0;  alias, 1 drivers
E_000001991814d6a0/0 .event anyedge, v00000199181526b0_0, v0000019918152bb0_0, v00000199181814d0_0, v0000019918153010_0;
E_000001991814d6a0/1 .event anyedge, v0000019918152f70_0;
E_000001991814d6a0 .event/or E_000001991814d6a0/0, E_000001991814d6a0/1;
S_0000019918109e00 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000199180f20e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000019918181d90 .array "DataMem", 0 1023, 31 0;
v0000019918182150_0 .net "address", 31 0, v00000199181825b0_0;  alias, 1 drivers
v0000019918180df0_0 .net "clock", 0 0, L_00000199181c4870;  1 drivers
v0000019918181250_0 .net "data", 31 0, L_00000199181c4790;  alias, 1 drivers
v0000019918180f30_0 .var/i "i", 31 0;
v0000019918182010_0 .var "q", 31 0;
v00000199181820b0_0 .net "rden", 0 0, v0000019918151e90_0;  alias, 1 drivers
v00000199181821f0_0 .net "wren", 0 0, v0000019918151b70_0;  alias, 1 drivers
E_000001991814d6e0 .event posedge, v0000019918180df0_0;
S_00000199180d6ac0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000199180f20e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001991814ce60 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000019918182290_0 .net "PCin", 31 0, L_0000019918212080;  alias, 1 drivers
v0000019918182330_0 .var "PCout", 31 0;
v00000199181812f0_0 .net "clk", 0 0, L_00000199181c4170;  alias, 1 drivers
v0000019918180fd0_0 .net "rst", 0 0, v00000199181c2650_0;  alias, 1 drivers
    .scope S_0000019918109c70;
T_0 ;
    %wait E_000001991814d6a0;
    %load/vec4 v0000019918181bb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019918180cb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000019918181cf0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000199181811b0_0;
    %load/vec4 v0000019918181430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000019918181cf0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000199181811b0_0;
    %load/vec4 v0000019918181430_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000019918181cf0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000019918181cf0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000019918181cf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000019918181930_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000019918180cb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000199180d6ac0;
T_1 ;
    %wait E_000001991814d3e0;
    %load/vec4 v0000019918180fd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000019918182330_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000019918182290_0;
    %assign/vec4 v0000019918182330_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000199180f1930;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019918153330_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000019918153330_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000019918153330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199181524d0, 0, 4;
    %load/vec4 v0000019918153330_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019918153330_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199181524d0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199181524d0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199181524d0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199181524d0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199181524d0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199181524d0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199181524d0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199181524d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199181524d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199181524d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199181524d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199181524d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199181524d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000199180f17a0;
T_3 ;
    %wait E_000001991814d2a0;
    %load/vec4 v00000199181526b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000019918151a30_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000019918153470_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000199181536f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019918152570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019918151b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019918151f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019918151e90_0, 0;
    %assign/vec4 v0000019918152930_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000019918151a30_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000019918153470_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000199181536f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019918152570_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019918151b70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019918151f30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000019918151e90_0, 0, 1;
    %store/vec4 v0000019918152930_0, 0, 1;
    %load/vec4 v0000019918152bb0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019918151a30_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019918152930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019918152570_0, 0;
    %load/vec4 v0000019918152f70_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000199181536f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000199181536f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019918152570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019918152930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000199181536f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019918152570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019918152930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000199181536f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019918152570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000199181536f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019918152570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000199181536f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019918152570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000199181536f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019918152570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000199181536f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019918151e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019918152570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000199181536f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019918151f30_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019918151b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000199181536f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019918153470_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000199180db7e0;
T_4 ;
    %wait E_000001991814d3e0;
    %fork t_1, S_00000199180db970;
    %jmp t_0;
    .scope S_00000199180db970;
t_1 ;
    %load/vec4 v00000199181816b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000199181521b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000199181521b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000199181521b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199181819d0, 0, 4;
    %load/vec4 v00000199181521b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000199181521b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000019918180e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000019918182650_0;
    %load/vec4 v0000019918182830_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199181819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000199181819d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000199180db7e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000199180db7e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019918182970_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000019918182970_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000019918182970_0;
    %ix/getv/s 4, v0000019918182970_0;
    %load/vec4a v00000199181819d0, 4;
    %ix/getv/s 4, v0000019918182970_0;
    %load/vec4a v00000199181819d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000019918182970_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019918182970_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001991811dde0;
T_6 ;
    %wait E_000001991814d5a0;
    %load/vec4 v0000019918181390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000199181825b0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000019918181750_0;
    %load/vec4 v00000199181817f0_0;
    %add;
    %assign/vec4 v00000199181825b0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000019918181750_0;
    %load/vec4 v00000199181817f0_0;
    %sub;
    %assign/vec4 v00000199181825b0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000019918181750_0;
    %load/vec4 v00000199181817f0_0;
    %and;
    %assign/vec4 v00000199181825b0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000019918181750_0;
    %load/vec4 v00000199181817f0_0;
    %or;
    %assign/vec4 v00000199181825b0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000019918181750_0;
    %load/vec4 v00000199181817f0_0;
    %xor;
    %assign/vec4 v00000199181825b0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000019918181750_0;
    %load/vec4 v00000199181817f0_0;
    %or;
    %inv;
    %assign/vec4 v00000199181825b0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000019918181750_0;
    %load/vec4 v00000199181817f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000199181825b0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000199181817f0_0;
    %load/vec4 v0000019918181750_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000199181825b0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000019918181750_0;
    %ix/getv 4, v00000199181817f0_0;
    %shiftl 4;
    %assign/vec4 v00000199181825b0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000019918181750_0;
    %ix/getv 4, v00000199181817f0_0;
    %shiftr 4;
    %assign/vec4 v00000199181825b0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000019918109e00;
T_7 ;
    %wait E_000001991814d6e0;
    %load/vec4 v00000199181820b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000019918182150_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000019918181d90, 4;
    %assign/vec4 v0000019918182010_0, 0;
T_7.0 ;
    %load/vec4 v00000199181821f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000019918181250_0;
    %ix/getv 3, v0000019918182150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019918181d90, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000019918109e00;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019918180f30_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000019918180f30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000019918180f30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019918181d90, 0, 4;
    %load/vec4 v0000019918180f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019918180f30_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000019918109e00;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019918180f30_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000019918180f30_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000019918180f30_0;
    %load/vec4a v0000019918181d90, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000019918180f30_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000019918180f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019918180f30_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000199180f20e0;
T_10 ;
    %wait E_000001991814d3e0;
    %load/vec4 v00000199181c1e30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000199181c2d30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000199181c2d30_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000199181c2d30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001991815ba30;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199181c2470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199181c2650_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001991815ba30;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000199181c2470_0;
    %inv;
    %assign/vec4 v00000199181c2470_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001991815ba30;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199181c2650_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199181c2650_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000199181c25b0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
