###############################################################################
#
# IAR C/C++ Compiler V7.12.3.989/W32 for MSP430           28/Mar/2020  16:38:20
# Copyright 1996-2019 IAR Systems AB.
# PC-locked license - IAR Embedded Workbench for MSP430, 8K KickStart Edition 7.12
#
#    __rt_version  =  3
#    __double_size =  32
#    __reg_r4      =  free
#    __reg_r5      =  free
#    __pic         =  no
#    __core        =  430X
#    __data_model  =  small
#    __code_model  =  large
#    Source file   =  
#        C:\Users\platy\Desktop\ECE-306_Code\Homework_08\interrupt_timers.c
#    Command line  =  
#        -f C:\Users\platy\AppData\Local\Temp\EW69A1.tmp
#        (C:\Users\platy\Desktop\ECE-306_Code\Homework_08\interrupt_timers.c
#        -lC C:\Users\platy\Desktop\ECE-306_Code\Homework_08\Debug\List -o
#        C:\Users\platy\Desktop\ECE-306_Code\Homework_08\Debug\Obj --no_cse
#        --no_unroll --no_inline --no_code_motion --no_tbaa --debug
#        -D__MSP430FR2355__ -e --double=32 --dlib_config "C:\Program Files
#        (x86)\IAR Systems\Embedded Workbench 8.0\430\lib\dlib\dl430xlsfn.h" -I
#        ./\ --core=430X --data_model=small -On --multiplier=32
#        --hw_workaround=CPU40 --code_model=large)
#    Locale        =  English_USA.1252
#    List file     =  
#        C:\Users\platy\Desktop\ECE-306_Code\Homework_08\Debug\List\interrupt_timers.lst
#    Object file   =  
#        C:\Users\platy\Desktop\ECE-306_Code\Homework_08\Debug\Obj\interrupt_timers.r43
#
###############################################################################

C:\Users\platy\Desktop\ECE-306_Code\Homework_08\interrupt_timers.c
      1          //==============================================================================
      2          // Filename : interrupts.c
      3          //
      4          // Description: This file contains the interrupt service routines
      5          //
      6          // Author: Marcus Kok
      7          // Date: February 2020
      8          // Compiler: Built with IAR Embedded Workbench for MSP430 7.12.4
      9          //==============================================================================
     10          
     11          #include "macros.h"
     12          #include "msp430.h"

   \                                 In  segment DATA16_AN, at 0x21a
   \   union <unnamed> _A_PAIE_L
   \                     _A_PAIE_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x23a
   \   union <unnamed> _A_PBIE_L
   \                     _A_PBIE_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x382
   \   union <unnamed> _A_TB0CCTL0_L
   \                     _A_TB0CCTL0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x384
   \   union <unnamed> _A_TB0CCTL1_L
   \                     _A_TB0CCTL1_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x392
   \   union <unnamed> _A_TB0CCR0_L
   \                     _A_TB0CCR0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x394
   \   union <unnamed> _A_TB0CCR1_L
   \                     _A_TB0CCR1_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x396
   \   union <unnamed> _A_TB0CCR2_L
   \                     _A_TB0CCR2_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x3ae
   \   union <unnamed> _A_TB0IV_L
   \                     _A_TB0IV_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x506
   \   union <unnamed> _A_UCA0BRW_L
   \                     _A_UCA0BRW_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x508
   \   union <unnamed> _A_UCA0MCTLW_L
   \                     _A_UCA0MCTLW_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x586
   \   union <unnamed> _A_UCA1BRW_L
   \                     _A_UCA1BRW_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x588
   \   union <unnamed> _A_UCA1MCTLW_L
   \                     _A_UCA1MCTLW_L:
   \   000000                DS8 2
     13          #include "functions.h"
     14          #include <string.h>
     15          
     16          //--------------------------- globals ------------------------------------------

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     17          volatile unsigned int CCR0_COUNT = RESET_STATE;
   \                     CCR0_COUNT:
   \   000000                DS8 2
     18          extern unsigned int myTime;

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     19          volatile unsigned int display_count = RESET_STATE;
   \                     display_count:
   \   000000                DS8 2

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     20          volatile unsigned int one_second_count = RESET_STATE;
   \                     one_second_count:
   \   000000                DS8 2

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     21          unsigned int one_second_flag = FALSE;
   \                     one_second_flag:
   \   000000                DS8 2

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     22          volatile unsigned int debounce_count_SW1 = RESET_STATE;
   \                     debounce_count_SW1:
   \   000000                DS8 2

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     23          volatile unsigned int debounce_count_SW2 = RESET_STATE;
   \                     debounce_count_SW2:
   \   000000                DS8 2
     24          extern unsigned int debounce_flag_SW1;
     25          extern unsigned int debounce_flag_SW2;
     26          

   \                                 In  segment DATA16_Z, align 2, align-sorted
   \   000000                REQUIRE ?cstart_init_zero
     27          volatile unsigned int Time_Sequence = RESET_STATE;
   \                     Time_Sequence:
   \   000000                DS8 2
     28          extern volatile unsigned char update_display;
     29          extern volatile unsigned int update_display_count;
     30          extern volatile unsigned int wheel_state;
     31          
     32          extern volatile unsigned char display_changed;
     33          extern char display_line[numLines][strSize];
     34          
     35          extern unsigned int ADC_Left_Detect;
     36          extern unsigned int ADC_Right_Detect;
     37          extern unsigned int ADC_Thumb;
     38          
     39          extern char test_command[NCSU_SIZE];
     40          extern int UCA1_index;
     41          //------------------------------------------------------------------------------
     42          // CCR0 interrupt 
     43          
     44          #pragma vector = TIMER0_B0_VECTOR

   \                                 In  segment ISR_CODE, align 2
     45          __interrupt void TIMER0_B0_ISR(void){
   \                     TIMER0_B0_ISR:
     46            // timer interrupt B0 handler every 50 ms
     47            CCR0_COUNT++;
   \   000000   9253....     ADD.W   #0x1, &CCR0_COUNT
     48            display_count++;
   \   000004   9253....     ADD.W   #0x1, &display_count
     49            one_second_count++;
   \   000008   9253....     ADD.W   #0x1, &one_second_count
     50            if(CCR0_COUNT == TB0CCR0_CYCLES){                     // 0.2 seconds passed
   \   00000C   A293....     CMP.W   #0x2, &CCR0_COUNT
   \   000010   0220         JNE     ??TIMER0_B0_ISR_0
     51              /*
     52              HEXtoBCD(ADC_Left_Detect);          // convert result to a string
     53              ClrDisplay_Buffer_3();
     54              adc_line4(POSITION_ONE);            // place string in display
     55              
     56              HEXtoBCD(ADC_Right_Detect);         // convert result to a string
     57              ClrDisplay_Buffer_2();
     58              adc_line3(POSITION_ONE);            // place string in display
     59              
     60              HEXtoBCD(ADC_Thumb);                // convert result to a string
     61              ClrDisplay_Buffer_1();
     62              adc_line2(POSITION_ONE);            // place string in display
     63              */
     64              
     65              CCR0_COUNT = RESET_STATE;
   \   000012   8243....     MOV.W   #0x0, &CCR0_COUNT
     66              }
     67            
     68            if(one_second_count == CCR0_SEC){             // one second has passed
   \                     ??TIMER0_B0_ISR_0:
   \   000016   B2900A00.... CMP.W   #0xa, &one_second_count
   \   00001C   0420         JNE     ??TIMER0_B0_ISR_1
     69              one_second_flag = TRUE;
   \   00001E   9243....     MOV.W   #0x1, &one_second_flag
     70              one_second_count = RESET_STATE;
   \   000022   8243....     MOV.W   #0x0, &one_second_count
     71            }
     72            
     73            if(display_count > UPDATE_DISPLAY_THRESHOLD){         // 200 ms has passed
   \                     ??TIMER0_B0_ISR_1:
   \   000026   B2900500.... CMP.W   #0x5, &display_count
   \   00002C   0428         JNC     ??TIMER0_B0_ISR_2
     74                update_display = TRUE; // set update display true
   \   00002E   D243....     MOV.B   #0x1, &update_display
     75                display_count = RESET_STATE; //reset count
   \   000032   8243....     MOV.W   #0x0, &display_count
     76              }
     77            TB0CCR0 += TB0CCR0_INTERVAL;
   \                     ??TIMER0_B0_ISR_2:
   \   000036   B25050C39203 ADD.W   #0xc350, &0x392
     78          }
   \   00003C   0013         RETI
   \   00003E                REQUIRE _A_TB0CCR0_L
     79          
     80          //------------------------- overflow handler TB0 -------------------------------
     81          #pragma vector = TIMER0_B1_VECTOR

   \                                 In  segment ISR_CODE, align 2
     82          __interrupt void TIMER0_B1_ISR(void){
   \                     TIMER0_B1_ISR:
   \   000000   0F12         PUSH.W  R15
     83            //Timer B0 1-2 overflow interrupt vector (TBIV) handler
     84            
     85            switch(__even_in_range(TB0IV, OVERFLOW)){
   \   000002   1F42AE03     MOV.W   &0x3ae, R15
   \   000006   E00F         ADDA    R15, PC
   \                     `?<Jumptable for TIMER0_B1_ISR>_0`:
   \   000008   593C         JMP     ??TIMER0_B1_ISR_1
   \   00000A   063C         JMP     ??TIMER0_B1_ISR_5
   \   00000C   4C3C         JMP     ??TIMER0_B1_ISR_6
   \   00000E   563C         JMP     ??TIMER0_B1_ISR_1
   \   000010   553C         JMP     ??TIMER0_B1_ISR_1
   \   000012   543C         JMP     ??TIMER0_B1_ISR_1
   \   000014   533C         JMP     ??TIMER0_B1_ISR_1
   \   000016   523C         JMP     ??TIMER0_B1_ISR_1
     86            case NO_INTERRUPT: break;             // no interrupt
     87            case CCR1_USED:                       // CCR1 used
     88          //---------------------- debounce timer interrupt --------------------------
     89                if(debounce_flag_SW1){
   \                     ??TIMER0_B1_ISR_5:
   \   000018   8293....     CMP.W   #0x0, &debounce_flag_SW1
   \   00001C   2024         JEQ     ??TIMER0_B1_ISR_2
     90                   debounce_count_SW1++;
   \   00001E   9253....     ADD.W   #0x1, &debounce_count_SW1
     91                   if(debounce_count_SW1 > DEBOUNCE_THRESHOLD){
   \   000022   B2900B00.... CMP.W   #0xb, &debounce_count_SW1
   \   000028   1A28         JNC     ??TIMER0_B1_ISR_2
     92                      P4IE |= SW1;                      // re-enable SW1 interrupt
   \   00002A   E2D33B02     BIS.B   #0x2, &0x23b
     93                      debounce_flag_SW1 = FALSE;        // flag set to false
   \   00002E   8243....     MOV.W   #0x0, &debounce_flag_SW1
     94                      if(!debounce_flag_SW2){           // if other debounce not happening
   \   000032   8293....     CMP.W   #0x0, &debounce_flag_SW2
   \   000036   1320         JNE     ??TIMER0_B1_ISR_2
     95                        TB0CCTL0 |= CCIE;               // enable CCR0 interrupt
   \   000038   B2D010008203 BIS.W   #0x10, &0x382
     96                        
     97                        UCA0BRW = UCA0BRW_460800;           // set baud rate to 460800
   \   00003E   92430605     MOV.W   #0x1, &0x506
     98                        UCA0MCTLW = UCA0MCTLW_460800;
   \   000042   B240114A0805 MOV.W   #0x4a11, &0x508
     99                        UCA1BRW = UCA0BRW_460800;           // set baud rate to 460800
   \   000048   92438605     MOV.W   #0x1, &0x586
    100                        UCA1MCTLW = UCA0MCTLW_460800;
   \   00004C   B240114A8805 MOV.W   #0x4a11, &0x588
    101                        
    102                        TB0CCTL0 |= CCIE;               // re-enable CCR0 interrupt
   \   000052   B2D010008203 BIS.W   #0x10, &0x382
    103                        TB0CCTL1 &= ~CCIE;              // disable debounce timer interrupt
   \   000058   B2C010008403 BIC.W   #0x10, &0x384
    104                      }
    105                   }
    106                  }
    107          //---------------------------- SW2--------------------------------------------- 
    108                if(debounce_flag_SW2){
   \                     ??TIMER0_B1_ISR_2:
   \   00005E   8293....     CMP.W   #0x0, &debounce_flag_SW2
   \   000062   1D24         JEQ     ??TIMER0_B1_ISR_3
    109                    debounce_count_SW2++;
   \   000064   9253....     ADD.W   #0x1, &debounce_count_SW2
    110                    if(debounce_count_SW2 > DEBOUNCE_THRESHOLD){
   \   000068   B2900B00.... CMP.W   #0xb, &debounce_count_SW2
   \   00006E   1728         JNC     ??TIMER0_B1_ISR_3
    111                      P2IE |= SW2;                      // re-enable SW2 interrupt
   \   000070   F2D21B02     BIS.B   #0x8, &0x21b
    112                      debounce_flag_SW2 = FALSE;        // flag set to false
   \   000074   8243....     MOV.W   #0x0, &debounce_flag_SW2
    113                      if(!debounce_flag_SW1){           // if other debounce not happening
   \   000078   8293....     CMP.W   #0x0, &debounce_flag_SW1
   \   00007C   1020         JNE     ??TIMER0_B1_ISR_3
    114                        
    115                        UCA0BRW = UCA0BRW_115200;           // set baud rate to 115200      
   \   00007E   A2420605     MOV.W   #0x4, &0x506
    116                        UCA0MCTLW = UCA0MCTLW_115200;
   \   000082   B24011550805 MOV.W   #0x5511, &0x508
    117                        UCA1BRW = UCA0BRW_115200;
   \   000088   A2428605     MOV.W   #0x4, &0x586
    118                        UCA1MCTLW = UCA0MCTLW_115200;
   \   00008C   B24011558805 MOV.W   #0x5511, &0x588
    119                        
    120                        TB0CCTL0 |= CCIE;               // re-enable CCR0 interrupt
   \   000092   B2D010008203 BIS.W   #0x10, &0x382
    121                        TB0CCTL1 &= ~CCIE;              //disable timer interrupt
   \   000098   B2C010008403 BIC.W   #0x10, &0x384
    122                      } 
    123                    }
    124                  }
    125                TB0CCR1 += TB0CCR1_INTERVAL; // add offset to TBCCR1
   \                     ??TIMER0_B1_ISR_3:
   \   00009E   B25088139403 ADD.W   #0x1388, &0x394
    126              break;
   \   0000A4   0B3C         JMP     ??TIMER0_B1_ISR_1
    127            case CCR2_USED:                       // Time_Sequence interrupt CCR2
    128              Time_Sequence++;
   \                     ??TIMER0_B1_ISR_6:
   \   0000A6   9253....     ADD.W   #0x1, &Time_Sequence
    129              if(Time_Sequence > TIME_SEQUENCE_CYCLES){
   \   0000AA   B290FB00.... CMP.W   #0xfb, &Time_Sequence
   \   0000B0   0228         JNC     ??TIMER0_B1_ISR_4
    130                Time_Sequence = RESET_STATE;
   \   0000B2   8243....     MOV.W   #0x0, &Time_Sequence
    131              }
    132              TB0CCR2 += TB0CCR2_INTERVAL;
                                ^
Warning[Pe174]: expression has no effect
   \                     ??TIMER0_B1_ISR_4:
   \   0000B6   924296039603 MOV.W   &0x396, &0x396
    133              break;  
    134            case OVERFLOW:                     //overflow
    135              //implementation
    136              break;
    137            default: break;
    138            }
    139          }
   \                     ??TIMER0_B1_ISR_1:
   \   0000BC   3F41         POP.W   R15
   \   0000BE   0013         RETI
   \   0000C0                REQUIRE _A_PBIE_L
   \   0000C0                REQUIRE _A_TB0CCTL0_L
   \   0000C0                REQUIRE _A_UCA0BRW_L
   \   0000C0                REQUIRE _A_UCA0MCTLW_L
   \   0000C0                REQUIRE _A_UCA1BRW_L
   \   0000C0                REQUIRE _A_UCA1MCTLW_L
   \   0000C0                REQUIRE _A_TB0CCTL1_L
   \   0000C0                REQUIRE _A_PAIE_L
   \   0000C0                REQUIRE _A_TB0CCR1_L
   \   0000C0                REQUIRE _A_TB0CCR2_L
   \   0000C0                REQUIRE _A_TB0IV_L

   \                                 In  segment INTVEC, offset 0x54, root
   \                     `??TIMER0_B1_ISR::??INTVEC 84`:
   \   000054   ....         DC16    TIMER0_B1_ISR

   \                                 In  segment INTVEC, offset 0x56, root
   \                     `??TIMER0_B0_ISR::??INTVEC 86`:
   \   000056   ....         DC16    TIMER0_B0_ISR

   Maximum stack usage in bytes:

   CSTACK Function
   ------ --------
      4   TIMER0_B0_ISR
      6   TIMER0_B1_ISR


   Segment part sizes:

   Bytes  Function/Label
   -----  --------------
       2  CCR0_COUNT
      62  TIMER0_B0_ISR
       2  TIMER0_B0_ISR::??INTVEC 86
     192  TIMER0_B1_ISR
       2  TIMER0_B1_ISR::??INTVEC 84
       2  Time_Sequence
       2  _A_PAIE_L
       2  _A_PBIE_L
       2  _A_TB0CCR0_L
       2  _A_TB0CCR1_L
       2  _A_TB0CCR2_L
       2  _A_TB0CCTL0_L
       2  _A_TB0CCTL1_L
       2  _A_TB0IV_L
       2  _A_UCA0BRW_L
       2  _A_UCA0MCTLW_L
       2  _A_UCA1BRW_L
       2  _A_UCA1MCTLW_L
       2  debounce_count_SW1
       2  debounce_count_SW2
       2  display_count
       2  one_second_count
       2  one_second_flag

 
  24 bytes in segment DATA16_AN
  14 bytes in segment DATA16_Z
   4 bytes in segment INTVEC
 254 bytes in segment ISR_CODE
 
 254 bytes of CODE  memory
   0 bytes of CONST memory (+  4 bytes shared)
  14 bytes of DATA  memory (+ 24 bytes shared)

Errors: none
Warnings: 1
