<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=2170" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2006-10-06T21:48:06-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=2170</id>
<entry>
<author><name><![CDATA[mattmatteh]]></name></author>
<updated>2006-10-06T21:48:06-07:00</updated>
<published>2006-10-06T21:48:06-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2170&amp;p=18244#p18244</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2170&amp;p=18244#p18244"/>
<title type="html"><![CDATA[cpu indirect addressing modes]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2170&amp;p=18244#p18244"><![CDATA[
the cpu core works in my emu, i was just making some changes and cleaning  up some stuff.   i figured the 6502 has those registers and i was going to match that in my code.  i know the hardware doenst have to be exact, but i have those variables anyway.<br /><br />i took a cpu design class several years ago, so i understand most/all of the 6502.  just need to refresh some of it.<br /><br />thanks matt<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=170">mattmatteh</a> — Fri Oct 06, 2006 9:48 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2006-10-06T14:20:09-07:00</updated>
<published>2006-10-06T14:20:09-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2170&amp;p=18233#p18233</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2170&amp;p=18233#p18233"/>
<title type="html"><![CDATA[Re: cpu indirect addressing modes]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2170&amp;p=18233#p18233"><![CDATA[
<div class="quotetitle">mattmatteh wrote:</div><div class="quotecontent"><br />does the 6502 have an internal register for indirect addressing modes to store the pointer?<br /></div><br />Yes. There has to be at least some register fed to the internal ALU to allow the effective address to be built up. Why do you need this? Are you doing a state-machine implementation of the 6502?<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />also, is there an internal register to hold the address for the address bus?<br /></div><br />How to answer this in the most helpful way depends on what you are trying to do.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Fri Oct 06, 2006 2:20 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[mattmatteh]]></name></author>
<updated>2006-10-06T13:22:50-07:00</updated>
<published>2006-10-06T13:22:50-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2170&amp;p=18231#p18231</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2170&amp;p=18231#p18231"/>
<title type="html"><![CDATA[cpu indirect addressing modes]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2170&amp;p=18231#p18231"><![CDATA[
does the 6502 have an internal register for indirect addressing modes to store the pointer?  also, is there an internal register to hold the address for the address bus?<br /><br />matt<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=170">mattmatteh</a> — Fri Oct 06, 2006 1:22 pm</p><hr />
]]></content>
</entry>
</feed>