# BEAN-2

The BEAN-2 is a RISC-V five staged pipelined CPU. The BEAN-2 is the next stage from the BEAN-1 still only implementing the RV32I instruction set. This CPU includes stalling and flushing in order to handle hazards. 

![BEAN-2](assets/BEAN-2.png)