#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Fri Nov 30 13:29:42 2018
# Process ID: 2518
# Current directory: /home/saba/Documents/workstation4_image_processing
# Command line: vivado
# Log file: /home/saba/Documents/workstation4_image_processing/vivado.log
# Journal file: /home/saba/Documents/workstation4_image_processing/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/saba/Documents/workstation4_image_processing/project_1 -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse -scan_for_includes {/home/saba/Downloads/FN0FBA2ILV7T649.vhd /home/saba/Downloads/FZTEBUMILV7T646.vhd /home/saba/Downloads/FQTSFQ5ILV7T63Z.vhd /home/saba/Downloads/FLW9TWWILV7T64G.vhd /home/saba/Downloads/F6SJNRTILV7T642.vhd /home/saba/Downloads/FNTSDZZILV7T645.vhd /home/saba/Downloads/F5IR32HILV7T64J.vhd /home/saba/Downloads/F0UU05JILV7T644.vhd}
import_files -norecurse {/home/saba/Downloads/FN0FBA2ILV7T649.vhd /home/saba/Downloads/FZTEBUMILV7T646.vhd /home/saba/Downloads/FQTSFQ5ILV7T63Z.vhd /home/saba/Downloads/FLW9TWWILV7T64G.vhd /home/saba/Downloads/F6SJNRTILV7T642.vhd /home/saba/Downloads/FNTSDZZILV7T645.vhd /home/saba/Downloads/F5IR32HILV7T64J.vhd /home/saba/Downloads/F0UU05JILV7T644.vhd}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse /home/saba/Downloads/F5QMAYQILV7T6TF.xdc
import_files -fileset constrs_1 /home/saba/Downloads/F5QMAYQILV7T6TF.xdc
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name design_1_blk_mem_gen_0_0
set_property -dict [list CONFIG.Component_Name {design_1_blk_mem_gen_0_0} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {307200} CONFIG.Read_Width_A {12} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips design_1_blk_mem_gen_0_0]
generate_target {instantiation_template} [get_files /home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci]
catch { config_ip_cache -export [get_ips -all design_1_blk_mem_gen_0_0] }
export_ip_user_files -of_objects [get_files /home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci]
launch_runs -jobs 4 design_1_blk_mem_gen_0_0_synth_1
export_simulation -of_objects [get_files /home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci] -directory /home/saba/Documents/workstation4_image_processing/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/saba/Documents/workstation4_image_processing/project_1/project_1.ip_user_files -ipstatic_source_dir /home/saba/Documents/workstation4_image_processing/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/questa} {ies=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci] -no_script -reset -force -quiet
remove_files  -fileset design_1_blk_mem_gen_0_0 /home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci
file delete -force /home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/design_1_blk_mem_gen_0_0
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {307200} CONFIG.Read_Width_A {12} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files /home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/saba/Documents/workstation4_image_processing/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/saba/Documents/workstation4_image_processing/project_1/project_1.ip_user_files -ipstatic_source_dir /home/saba/Documents/workstation4_image_processing/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/questa} {ies=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Port_B_Write_Rate {0}] [get_ips blk_mem_gen_0]
generate_target all [get_files  /home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files /home/saba/Documents/workstation4_image_processing/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/saba/Documents/workstation4_image_processing/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/saba/Documents/workstation4_image_processing/project_1/project_1.ip_user_files -ipstatic_source_dir /home/saba/Documents/workstation4_image_processing/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/questa} {ies=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/saba/Documents/workstation4_image_processing/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs blk_mem_gen_0_synth_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs blk_mem_gen_0_synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/saba/Documents/workstation4_image_processing/project_1/project_1.runs/impl_1/ov7670_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/saba/Documents/workstation4_image_processing/project_1/project_1.runs/impl_1/ov7670_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
