(module "NLX1G332AMUTCG" (layer F.Cu) (tedit 620CE825)
  (descr "NLX1G332AMUTCG, UFDFN6 Gates ROHS")
  (tags "UFDFN6 Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -2.899162) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value NLX1G332AMUTCG (at 0 2.899162) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center -0.724841 0.500025) (end -0.694844 0.500025) (layer F.SilkS) (width 0.059995))
  (fp_circle (center -0.499873 1.200152) (end -0.399797 1.200152) (layer F.SilkS) (width 0.254001))
  (fp_circle (center -0.499873 0.9) (end -0.372873 0.9) (layer F.Fab) (width 0.254001))
  (fp_line (start -0.899162 -0.899162) (end 0.899162 -0.899162) (layer F.SilkS) (width 0.254001))
  (fp_line (start 0.899162 -0.899162) (end 0.899162 0.899162) (layer F.SilkS) (width 0.254001))
  (fp_line (start 0.899162 0.899162) (end -0.899162 0.899162) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.899162 0.899162) (end -0.899162 -0.899162) (layer F.SilkS) (width 0.254001))
  (pad 1 smd rect (at -0.499873 0.359919 90) (size 0.51999 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 0 0.374905 90) (size 0.489992 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 0.500127 0.374905 90) (size 0.489992 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at 0.500127 -0.374905 90) (size 0.489992 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at 0 -0.374905 90) (size 0.489992 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 6 smd rect (at -0.499873 -0.374905 90) (size 0.489992 0.3) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 4.899162) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/NLX1G332AMUTCG.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)