

================================================================
== Vivado HLS Report for 'fir_hw'
================================================================
* Date:           Tue Nov  6 15:57:38 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HET_gyak4
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70tfbv484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     8.454|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  512|  512|  512|  512|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- for_shift  |  254|  254|         2|          -|          -|   127|    no    |
        |- for_mac    |  256|  256|         2|          -|          -|   128|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_2)
	4  / (tmp_2)
3 --> 
	2  / true
4 --> 
	5  / (!tmp)
5 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %input_V), !map !93"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %res_V), !map !97"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @fir_hw_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.06ns)   --->   "br label %0" [../_src/fir_hw.cpp:150]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 4.03>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i7 [ -1, %codeRepl1 ], [ %i_1, %1 ]"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.18ns)   --->   "%tmp_2 = icmp eq i7 %i, 0" [../_src/fir_hw.cpp:150]   --->   Operation 11 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 127, i64 127, i64 127)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %2, label %1" [../_src/fir_hw.cpp:150]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.37ns)   --->   "%i_1 = add i7 %i, -1" [../_src/fir_hw.cpp:152]   --->   Operation 14 'add' 'i_1' <Predicate = (!tmp_2)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_5 = zext i7 %i_1 to i64" [../_src/fir_hw.cpp:152]   --->   Operation 15 'zext' 'tmp_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tomb_V_addr = getelementptr [128 x i24]* @tomb_V, i64 0, i64 %tmp_5" [../_src/fir_hw.cpp:152]   --->   Operation 16 'getelementptr' 'tomb_V_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.66ns)   --->   "%tomb_V_load = load i24* %tomb_V_addr, align 4" [../_src/fir_hw.cpp:152]   --->   Operation 17 'load' 'tomb_V_load' <Predicate = (!tmp_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%input_V_read = call i24 @_ssdm_op_Read.ap_auto.i24P(i24* %input_V)" [../_src/fir_hw.cpp:155]   --->   Operation 18 'read' 'input_V_read' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.66ns)   --->   "store i24 %input_V_read, i24* getelementptr inbounds ([128 x i24]* @tomb_V, i64 0, i64 0), align 16" [../_src/fir_hw.cpp:155]   --->   Operation 19 'store' <Predicate = (tmp_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 20 [1/1] (1.06ns)   --->   "br label %3" [../_src/fir_hw.cpp:158]   --->   Operation 20 'br' <Predicate = (tmp_2)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str) nounwind" [../_src/fir_hw.cpp:151]   --->   Operation 21 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_3 = zext i7 %i to i64" [../_src/fir_hw.cpp:152]   --->   Operation 22 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (2.66ns)   --->   "%tomb_V_load = load i24* %tomb_V_addr, align 4" [../_src/fir_hw.cpp:152]   --->   Operation 23 'load' 'tomb_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tomb_V_addr_1 = getelementptr [128 x i24]* @tomb_V, i64 0, i64 %tmp_3" [../_src/fir_hw.cpp:152]   --->   Operation 24 'getelementptr' 'tomb_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.66ns)   --->   "store i24 %tomb_V_load, i24* %tomb_V_addr_1, align 4" [../_src/fir_hw.cpp:152]   --->   Operation 25 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %0" [../_src/fir_hw.cpp:150]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 6.94>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i45 [ 0, %2 ], [ %acc_V, %4 ]"   --->   Operation 27 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%i1 = phi i8 [ 127, %2 ], [ %i_2, %4 ]"   --->   Operation 28 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%i1_cast = sext i8 %i1 to i32" [../_src/fir_hw.cpp:158]   --->   Operation 29 'sext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i1, i32 7)" [../_src/fir_hw.cpp:158]   --->   Operation 30 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 31 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %4" [../_src/fir_hw.cpp:158]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_7 = zext i32 %i1_cast to i64" [../_src/fir_hw.cpp:160]   --->   Operation 33 'zext' 'tmp_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%coeff_hw_V_addr = getelementptr [128 x i15]* @coeff_hw_V, i64 0, i64 %tmp_7" [../_src/fir_hw.cpp:160]   --->   Operation 34 'getelementptr' 'coeff_hw_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (2.66ns)   --->   "%coeff_hw_V_load = load i15* %coeff_hw_V_addr, align 2" [../_src/fir_hw.cpp:160]   --->   Operation 35 'load' 'coeff_hw_V_load' <Predicate = (!tmp)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tomb_V_addr_2 = getelementptr [128 x i24]* @tomb_V, i64 0, i64 %tmp_7" [../_src/fir_hw.cpp:160]   --->   Operation 36 'getelementptr' 'tomb_V_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (2.66ns)   --->   "%tomb_V_load_1 = load i24* %tomb_V_addr_2, align 4" [../_src/fir_hw.cpp:160]   --->   Operation 37 'load' 'tomb_V_load_1' <Predicate = (!tmp)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_4 : Operation 38 [1/1] (1.39ns)   --->   "%i_2 = add i8 %i1, -1" [../_src/fir_hw.cpp:158]   --->   Operation 38 'add' 'i_2' <Predicate = (!tmp)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%signbit = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_s, i32 44)" [../_src/fir_hw.cpp:163]   --->   Operation 39 'bitselect' 'signbit' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%p_Val2_2 = call i24 @_ssdm_op_PartSelect.i24.i45.i32.i32(i45 %p_Val2_s, i32 17, i32 40)" [../_src/fir_hw.cpp:163]   --->   Operation 40 'partselect' 'p_Val2_2' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_s, i32 16)" [../_src/fir_hw.cpp:163]   --->   Operation 41 'bitselect' 'tmp_16' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node carry)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_s, i32 40)" [../_src/fir_hw.cpp:163]   --->   Operation 42 'bitselect' 'tmp_17' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_18 = trunc i45 %p_Val2_s to i1" [../_src/fir_hw.cpp:160]   --->   Operation 43 'trunc' 'tmp_18' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_1 = or i1 %tmp_18, %tmp_16" [../_src/fir_hw.cpp:160]   --->   Operation 44 'or' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_8 = call i15 @_ssdm_op_PartSelect.i15.i45.i32.i32(i45 %p_Val2_s, i32 1, i32 15)" [../_src/fir_hw.cpp:160]   --->   Operation 45 'partselect' 'tmp_8' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_9 = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %tmp_8, i1 %tmp_1)" [../_src/fir_hw.cpp:160]   --->   Operation 46 'bitconcatenate' 'tmp_9' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.49ns) (out node of the LUT)   --->   "%tmp_s = icmp ne i16 %tmp_9, 0" [../_src/fir_hw.cpp:163]   --->   Operation 47 'icmp' 'tmp_s' <Predicate = (tmp)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%qb_assign = and i1 %tmp_s, %signbit" [../_src/fir_hw.cpp:163]   --->   Operation 48 'and' 'qb_assign' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_4 = zext i1 %qb_assign to i24" [../_src/fir_hw.cpp:163]   --->   Operation 49 'zext' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.63ns) (out node of the LUT)   --->   "%p_Val2_3 = add i24 %p_Val2_2, %tmp_4" [../_src/fir_hw.cpp:163]   --->   Operation 50 'add' 'p_Val2_3' <Predicate = (tmp)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%newsignbit = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_3, i32 23)" [../_src/fir_hw.cpp:163]   --->   Operation 51 'bitselect' 'newsignbit' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node carry)   --->   "%tmp_6 = xor i1 %newsignbit, true" [../_src/fir_hw.cpp:163]   --->   Operation 52 'xor' 'tmp_6' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.61ns) (out node of the LUT)   --->   "%carry = and i1 %tmp_17, %tmp_6" [../_src/fir_hw.cpp:163]   --->   Operation 53 'and' 'carry' <Predicate = (tmp)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_s, i32 41)" [../_src/fir_hw.cpp:163]   --->   Operation 54 'bitselect' 'tmp_20' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_10 = call i3 @_ssdm_op_PartSelect.i3.i45.i32.i32(i45 %p_Val2_s, i32 42, i32 44)" [../_src/fir_hw.cpp:163]   --->   Operation 55 'partselect' 'tmp_10' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.86ns)   --->   "%Range2_all_ones = icmp eq i3 %tmp_10, -1" [../_src/fir_hw.cpp:163]   --->   Operation 56 'icmp' 'Range2_all_ones' <Predicate = (tmp)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_PartSelect.i4.i45.i32.i32(i45 %p_Val2_s, i32 41, i32 44)" [../_src/fir_hw.cpp:163]   --->   Operation 57 'partselect' 'tmp_11' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.08ns)   --->   "%Range1_all_ones = icmp eq i4 %tmp_11, -1" [../_src/fir_hw.cpp:163]   --->   Operation 58 'icmp' 'Range1_all_ones' <Predicate = (tmp)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.08ns)   --->   "%Range1_all_zeros = icmp eq i4 %tmp_11, 0" [../_src/fir_hw.cpp:163]   --->   Operation 59 'icmp' 'Range1_all_zeros' <Predicate = (tmp)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i)   --->   "%deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros" [../_src/fir_hw.cpp:163]   --->   Operation 60 'select' 'deleted_zeros' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i)   --->   "%tmp_12 = xor i1 %tmp_20, true" [../_src/fir_hw.cpp:163]   --->   Operation 61 'xor' 'tmp_12' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i)   --->   "%p_41_i = and i1 %Range2_all_ones, %tmp_12" [../_src/fir_hw.cpp:163]   --->   Operation 62 'and' 'p_41_i' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i)   --->   "%deleted_ones = select i1 %carry, i1 %p_41_i, i1 %Range1_all_ones" [../_src/fir_hw.cpp:163]   --->   Operation 63 'select' 'deleted_ones' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.61ns)   --->   "%p_38_i = and i1 %carry, %Range1_all_ones" [../_src/fir_hw.cpp:163]   --->   Operation 64 'and' 'p_38_i' <Predicate = (tmp)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i)   --->   "%p_not_i = xor i1 %deleted_zeros, true" [../_src/fir_hw.cpp:163]   --->   Operation 65 'xor' 'p_not_i' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i)   --->   "%brmerge_i = or i1 %newsignbit, %p_not_i" [../_src/fir_hw.cpp:163]   --->   Operation 66 'or' 'brmerge_i' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.61ns)   --->   "%tmp_13 = xor i1 %signbit, true" [../_src/fir_hw.cpp:163]   --->   Operation 67 'xor' 'tmp_13' <Predicate = (tmp)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i)   --->   "%overflow = and i1 %brmerge_i, %tmp_13" [../_src/fir_hw.cpp:163]   --->   Operation 68 'and' 'overflow' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.62ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones" [../_src/fir_hw.cpp:163]   --->   Operation 69 'and' 'brmerge40_demorgan_i' <Predicate = (tmp)> <Delay = 0.62> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp1_demorgan = or i1 %p_38_i, %brmerge40_demorgan_i" [../_src/fir_hw.cpp:163]   --->   Operation 70 'or' 'tmp1_demorgan' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp1 = xor i1 %tmp1_demorgan, true" [../_src/fir_hw.cpp:163]   --->   Operation 71 'xor' 'tmp1' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.61ns) (out node of the LUT)   --->   "%underflow = and i1 %signbit, %tmp1" [../_src/fir_hw.cpp:163]   --->   Operation 72 'and' 'underflow' <Predicate = (tmp)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.62ns) (out node of the LUT)   --->   "%brmerge_i_i = or i1 %underflow, %overflow" [../_src/fir_hw.cpp:163]   --->   Operation 73 'or' 'brmerge_i_i' <Predicate = (tmp)> <Delay = 0.62> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp2 = or i1 %brmerge40_demorgan_i, %tmp_13" [../_src/fir_hw.cpp:163]   --->   Operation 74 'or' 'tmp2' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%underflow_not = or i1 %tmp2, %p_38_i" [../_src/fir_hw.cpp:163]   --->   Operation 75 'or' 'underflow_not' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.66ns) (out node of the LUT)   --->   "%p_Val2_5_mux = select i1 %brmerge_i_i, i24 8388607, i24 %p_Val2_3" [../_src/fir_hw.cpp:163]   --->   Operation 76 'select' 'p_Val2_5_mux' <Predicate = (tmp)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%p_Val2_5 = select i1 %underflow, i24 -8388608, i24 %p_Val2_3" [../_src/fir_hw.cpp:163]   --->   Operation 77 'select' 'p_Val2_5' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.66ns) (out node of the LUT)   --->   "%tmp_14 = select i1 %underflow_not, i24 %p_Val2_5_mux, i24 %p_Val2_5" [../_src/fir_hw.cpp:163]   --->   Operation 78 'select' 'tmp_14' <Predicate = (tmp)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i24P(i24* %res_V, i24 %tmp_14)" [../_src/fir_hw.cpp:163]   --->   Operation 79 'write' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "ret void" [../_src/fir_hw.cpp:165]   --->   Operation 80 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 8.45>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [../_src/fir_hw.cpp:159]   --->   Operation 81 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (2.66ns)   --->   "%coeff_hw_V_load = load i15* %coeff_hw_V_addr, align 2" [../_src/fir_hw.cpp:160]   --->   Operation 82 'load' 'coeff_hw_V_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%OP1_V_cast_cast = sext i15 %coeff_hw_V_load to i39" [../_src/fir_hw.cpp:160]   --->   Operation 83 'sext' 'OP1_V_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/2] (2.66ns)   --->   "%tomb_V_load_1 = load i24* %tomb_V_addr_2, align 4" [../_src/fir_hw.cpp:160]   --->   Operation 84 'load' 'tomb_V_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%OP2_V_cast_cast = sext i24 %tomb_V_load_1 to i39" [../_src/fir_hw.cpp:160]   --->   Operation 85 'sext' 'OP2_V_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (2.84ns)   --->   "%p_Val2_1 = mul i39 %OP1_V_cast_cast, %OP2_V_cast_cast" [../_src/fir_hw.cpp:160]   --->   Operation 86 'mul' 'p_Val2_1' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i39 %p_Val2_1 to i45" [../_src/fir_hw.cpp:160]   --->   Operation 87 'sext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (2.95ns)   --->   "%acc_V = add i45 %p_Val2_s, %tmp_4_cast" [../_src/fir_hw.cpp:160]   --->   Operation 88 'add' 'acc_V' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br label %3" [../_src/fir_hw.cpp:158]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tomb_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ coeff_hw_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6           (specbitsmap      ) [ 000000]
StgValue_7           (specbitsmap      ) [ 000000]
StgValue_8           (spectopmodule    ) [ 000000]
StgValue_9           (br               ) [ 011100]
i                    (phi              ) [ 001100]
tmp_2                (icmp             ) [ 001100]
empty                (speclooptripcount) [ 000000]
StgValue_13          (br               ) [ 000000]
i_1                  (add              ) [ 011100]
tmp_5                (zext             ) [ 000000]
tomb_V_addr          (getelementptr    ) [ 000100]
input_V_read         (read             ) [ 000000]
StgValue_19          (store            ) [ 000000]
StgValue_20          (br               ) [ 001111]
StgValue_21          (specloopname     ) [ 000000]
tmp_3                (zext             ) [ 000000]
tomb_V_load          (load             ) [ 000000]
tomb_V_addr_1        (getelementptr    ) [ 000000]
StgValue_25          (store            ) [ 000000]
StgValue_26          (br               ) [ 011100]
p_Val2_s             (phi              ) [ 000011]
i1                   (phi              ) [ 000010]
i1_cast              (sext             ) [ 000000]
tmp                  (bitselect        ) [ 000011]
empty_4              (speclooptripcount) [ 000000]
StgValue_32          (br               ) [ 000000]
tmp_7                (zext             ) [ 000000]
coeff_hw_V_addr      (getelementptr    ) [ 000001]
tomb_V_addr_2        (getelementptr    ) [ 000001]
i_2                  (add              ) [ 001011]
signbit              (bitselect        ) [ 000000]
p_Val2_2             (partselect       ) [ 000000]
tmp_16               (bitselect        ) [ 000000]
tmp_17               (bitselect        ) [ 000000]
tmp_18               (trunc            ) [ 000000]
tmp_1                (or               ) [ 000000]
tmp_8                (partselect       ) [ 000000]
tmp_9                (bitconcatenate   ) [ 000000]
tmp_s                (icmp             ) [ 000000]
qb_assign            (and              ) [ 000000]
tmp_4                (zext             ) [ 000000]
p_Val2_3             (add              ) [ 000000]
newsignbit           (bitselect        ) [ 000000]
tmp_6                (xor              ) [ 000000]
carry                (and              ) [ 000000]
tmp_20               (bitselect        ) [ 000000]
tmp_10               (partselect       ) [ 000000]
Range2_all_ones      (icmp             ) [ 000000]
tmp_11               (partselect       ) [ 000000]
Range1_all_ones      (icmp             ) [ 000000]
Range1_all_zeros     (icmp             ) [ 000000]
deleted_zeros        (select           ) [ 000000]
tmp_12               (xor              ) [ 000000]
p_41_i               (and              ) [ 000000]
deleted_ones         (select           ) [ 000000]
p_38_i               (and              ) [ 000000]
p_not_i              (xor              ) [ 000000]
brmerge_i            (or               ) [ 000000]
tmp_13               (xor              ) [ 000000]
overflow             (and              ) [ 000000]
brmerge40_demorgan_i (and              ) [ 000000]
tmp1_demorgan        (or               ) [ 000000]
tmp1                 (xor              ) [ 000000]
underflow            (and              ) [ 000000]
brmerge_i_i          (or               ) [ 000000]
tmp2                 (or               ) [ 000000]
underflow_not        (or               ) [ 000000]
p_Val2_5_mux         (select           ) [ 000000]
p_Val2_5             (select           ) [ 000000]
tmp_14               (select           ) [ 000000]
StgValue_79          (write            ) [ 000000]
StgValue_80          (ret              ) [ 000000]
StgValue_81          (specloopname     ) [ 000000]
coeff_hw_V_load      (load             ) [ 000000]
OP1_V_cast_cast      (sext             ) [ 000000]
tomb_V_load_1        (load             ) [ 000000]
OP2_V_cast_cast      (sext             ) [ 000000]
p_Val2_1             (mul              ) [ 000000]
tmp_4_cast           (sext             ) [ 000000]
acc_V                (add              ) [ 001011]
StgValue_89          (br               ) [ 001011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tomb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tomb_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coeff_hw_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_hw_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_hw_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i45.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="input_V_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="24" slack="0"/>
<pin id="96" dir="0" index="1" bw="24" slack="0"/>
<pin id="97" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_read/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="StgValue_79_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="24" slack="0"/>
<pin id="103" dir="0" index="2" bw="24" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_79/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tomb_V_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="24" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="7" slack="0"/>
<pin id="111" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tomb_V_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="0" index="1" bw="24" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="tomb_V_load/2 StgValue_19/2 StgValue_25/3 tomb_V_load_1/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tomb_V_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="24" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tomb_V_addr_1/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="coeff_hw_V_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="15" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="32" slack="0"/>
<pin id="135" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_hw_V_addr/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_hw_V_load/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tomb_V_addr_2_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="24" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tomb_V_addr_2/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="1"/>
<pin id="154" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="7" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="p_Val2_s_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="45" slack="1"/>
<pin id="166" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_Val2_s_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="45" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="176" class="1005" name="i1_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="1"/>
<pin id="178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="i1_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_5_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="i1_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i1_cast/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_7_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="signbit_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="45" slack="0"/>
<pin id="236" dir="0" index="2" bw="7" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_Val2_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="24" slack="0"/>
<pin id="243" dir="0" index="1" bw="45" slack="0"/>
<pin id="244" dir="0" index="2" bw="6" slack="0"/>
<pin id="245" dir="0" index="3" bw="7" slack="0"/>
<pin id="246" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_16_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="45" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_17_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="45" slack="0"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_18_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="45" slack="0"/>
<pin id="269" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_8_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="15" slack="0"/>
<pin id="279" dir="0" index="1" bw="45" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="0" index="3" bw="5" slack="0"/>
<pin id="282" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_9_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="15" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="qb_assign_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_4_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_Val2_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="24" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="newsignbit_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="24" slack="0"/>
<pin id="320" dir="0" index="2" bw="6" slack="0"/>
<pin id="321" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_6_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="carry_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_20_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="45" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_10_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="0" index="1" bw="45" slack="0"/>
<pin id="348" dir="0" index="2" bw="7" slack="0"/>
<pin id="349" dir="0" index="3" bw="7" slack="0"/>
<pin id="350" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="Range2_all_ones_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_11_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="45" slack="0"/>
<pin id="364" dir="0" index="2" bw="7" slack="0"/>
<pin id="365" dir="0" index="3" bw="7" slack="0"/>
<pin id="366" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="Range1_all_ones_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="Range1_all_zeros_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="deleted_zeros_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_12_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_41_i_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="deleted_ones_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_38_i_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_not_i_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="brmerge_i_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_13_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="overflow_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="brmerge40_demorgan_i_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp1_demorgan_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1_demorgan/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="underflow_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="brmerge_i_i_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="underflow_not_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_Val2_5_mux_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="24" slack="0"/>
<pin id="486" dir="0" index="2" bw="24" slack="0"/>
<pin id="487" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5_mux/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_Val2_5_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="24" slack="0"/>
<pin id="494" dir="0" index="2" bw="24" slack="0"/>
<pin id="495" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_14_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="24" slack="0"/>
<pin id="502" dir="0" index="2" bw="24" slack="0"/>
<pin id="503" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="OP1_V_cast_cast_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="15" slack="0"/>
<pin id="510" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast_cast/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="OP2_V_cast_cast_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="24" slack="0"/>
<pin id="514" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast_cast/5 "/>
</bind>
</comp>

<comp id="516" class="1007" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="15" slack="0"/>
<pin id="518" dir="0" index="1" bw="24" slack="0"/>
<pin id="519" dir="0" index="2" bw="45" slack="1"/>
<pin id="520" dir="1" index="3" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_1/5 tmp_4_cast/5 acc_V/5 "/>
</bind>
</comp>

<comp id="527" class="1005" name="i_1_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="0"/>
<pin id="529" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="532" class="1005" name="tomb_V_addr_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="1"/>
<pin id="534" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tomb_V_addr "/>
</bind>
</comp>

<comp id="540" class="1005" name="coeff_hw_V_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="1"/>
<pin id="542" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="coeff_hw_V_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="tomb_V_addr_2_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="7" slack="1"/>
<pin id="547" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tomb_V_addr_2 "/>
</bind>
</comp>

<comp id="550" class="1005" name="i_2_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="555" class="1005" name="acc_V_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="45" slack="1"/>
<pin id="557" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="90" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="94" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="114" pin="3"/><net_sink comp="114" pin=1"/></net>

<net id="130"><net_src comp="122" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="156" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="156" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="207"><net_src comp="152" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="212"><net_src comp="180" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="180" pin="4"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="209" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="231"><net_src comp="180" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="168" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="168" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="168" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="264"><net_src comp="44" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="168" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="52" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="168" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="251" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="56" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="168" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="58" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="60" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="292"><net_src comp="62" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="277" pin="4"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="271" pin="2"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="233" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="241" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="307" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="66" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="311" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="68" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="70" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="259" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="325" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="44" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="168" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="168" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="76" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="46" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="359"><net_src comp="345" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="78" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="80" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="168" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="72" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="46" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="375"><net_src comp="361" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="82" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="361" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="84" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="331" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="371" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="377" pin="2"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="337" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="70" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="355" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="391" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="331" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="397" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="371" pin="2"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="331" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="371" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="383" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="70" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="317" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="417" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="233" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="70" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="423" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="317" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="403" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="411" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="70" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="233" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="435" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="441" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="429" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="411" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="465" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="86" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="311" pin="2"/><net_sink comp="483" pin=2"/></net>

<net id="496"><net_src comp="459" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="88" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="311" pin="2"/><net_sink comp="491" pin=2"/></net>

<net id="504"><net_src comp="477" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="483" pin="3"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="491" pin="3"/><net_sink comp="499" pin=2"/></net>

<net id="507"><net_src comp="499" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="511"><net_src comp="138" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="114" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="508" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="512" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="164" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="530"><net_src comp="193" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="535"><net_src comp="107" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="543"><net_src comp="131" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="548"><net_src comp="144" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="553"><net_src comp="227" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="558"><net_src comp="516" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="168" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V | {4 }
	Port: tomb_V | {2 3 }
 - Input state : 
	Port: fir_hw : input_V | {2 }
	Port: fir_hw : tomb_V | {2 3 4 5 }
	Port: fir_hw : coeff_hw_V | {4 5 }
  - Chain level:
	State 1
	State 2
		tmp_2 : 1
		StgValue_13 : 2
		i_1 : 1
		tmp_5 : 2
		tomb_V_addr : 3
		tomb_V_load : 4
	State 3
		tomb_V_addr_1 : 1
		StgValue_25 : 2
	State 4
		i1_cast : 1
		tmp : 1
		StgValue_32 : 2
		tmp_7 : 2
		coeff_hw_V_addr : 3
		coeff_hw_V_load : 4
		tomb_V_addr_2 : 3
		tomb_V_load_1 : 4
		i_2 : 1
		signbit : 1
		p_Val2_2 : 1
		tmp_16 : 1
		tmp_17 : 1
		tmp_18 : 1
		tmp_1 : 2
		tmp_8 : 1
		tmp_9 : 2
		tmp_s : 3
		qb_assign : 4
		tmp_4 : 4
		p_Val2_3 : 5
		newsignbit : 6
		tmp_6 : 7
		carry : 7
		tmp_20 : 1
		tmp_10 : 1
		Range2_all_ones : 2
		tmp_11 : 1
		Range1_all_ones : 2
		Range1_all_zeros : 2
		deleted_zeros : 7
		tmp_12 : 2
		p_41_i : 3
		deleted_ones : 7
		p_38_i : 7
		p_not_i : 8
		brmerge_i : 8
		tmp_13 : 2
		overflow : 8
		brmerge40_demorgan_i : 8
		tmp1_demorgan : 8
		tmp1 : 8
		underflow : 8
		brmerge_i_i : 8
		tmp2 : 8
		underflow_not : 8
		p_Val2_5_mux : 8
		p_Val2_5 : 8
		tmp_14 : 9
		StgValue_79 : 10
	State 5
		OP1_V_cast_cast : 1
		OP2_V_cast_cast : 1
		p_Val2_1 : 2
		tmp_4_cast : 3
		acc_V : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_383    |    0    |    0    |    2    |
|          |     deleted_ones_fu_403     |    0    |    0    |    2    |
|  select  |     p_Val2_5_mux_fu_483     |    0    |    0    |    24   |
|          |       p_Val2_5_fu_491       |    0    |    0    |    24   |
|          |        tmp_14_fu_499        |    0    |    0    |    24   |
|----------|-----------------------------|---------|---------|---------|
|          |          i_1_fu_193         |    0    |    0    |    15   |
|    add   |          i_2_fu_227         |    0    |    0    |    15   |
|          |       p_Val2_3_fu_311       |    0    |    0    |    31   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_2_fu_187        |    0    |    0    |    11   |
|          |         tmp_s_fu_295        |    0    |    0    |    13   |
|   icmp   |    Range2_all_ones_fu_355   |    0    |    0    |    9    |
|          |    Range1_all_ones_fu_371   |    0    |    0    |    9    |
|          |   Range1_all_zeros_fu_377   |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |       qb_assign_fu_301      |    0    |    0    |    6    |
|          |         carry_fu_331        |    0    |    0    |    6    |
|          |        p_41_i_fu_397        |    0    |    0    |    6    |
|    and   |        p_38_i_fu_411        |    0    |    0    |    6    |
|          |       overflow_fu_435       |    0    |    0    |    6    |
|          | brmerge40_demorgan_i_fu_441 |    0    |    0    |    6    |
|          |       underflow_fu_459      |    0    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_271        |    0    |    0    |    6    |
|          |       brmerge_i_fu_423      |    0    |    0    |    6    |
|    or    |     tmp1_demorgan_fu_447    |    0    |    0    |    6    |
|          |      brmerge_i_i_fu_465     |    0    |    0    |    6    |
|          |         tmp2_fu_471         |    0    |    0    |    6    |
|          |     underflow_not_fu_477    |    0    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_6_fu_325        |    0    |    0    |    6    |
|          |        tmp_12_fu_391        |    0    |    0    |    6    |
|    xor   |        p_not_i_fu_417       |    0    |    0    |    6    |
|          |        tmp_13_fu_429        |    0    |    0    |    6    |
|          |         tmp1_fu_453         |    0    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_516         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |   input_V_read_read_fu_94   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   StgValue_79_write_fu_100  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_5_fu_199        |    0    |    0    |    0    |
|   zext   |         tmp_3_fu_204        |    0    |    0    |    0    |
|          |         tmp_7_fu_221        |    0    |    0    |    0    |
|          |         tmp_4_fu_307        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        i1_cast_fu_209       |    0    |    0    |    0    |
|   sext   |    OP1_V_cast_cast_fu_508   |    0    |    0    |    0    |
|          |    OP2_V_cast_cast_fu_512   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_213         |    0    |    0    |    0    |
|          |        signbit_fu_233       |    0    |    0    |    0    |
| bitselect|        tmp_16_fu_251        |    0    |    0    |    0    |
|          |        tmp_17_fu_259        |    0    |    0    |    0    |
|          |      newsignbit_fu_317      |    0    |    0    |    0    |
|          |        tmp_20_fu_337        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_2_fu_241       |    0    |    0    |    0    |
|partselect|         tmp_8_fu_277        |    0    |    0    |    0    |
|          |        tmp_10_fu_345        |    0    |    0    |    0    |
|          |        tmp_11_fu_361        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_18_fu_267        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_9_fu_287        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   296   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|coeff_hw_V|    1   |    0   |    0   |
|  tomb_V  |    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    2   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     acc_V_reg_555     |   45   |
|coeff_hw_V_addr_reg_540|    7   |
|       i1_reg_176      |    8   |
|      i_1_reg_527      |    7   |
|      i_2_reg_550      |    8   |
|       i_reg_152       |    7   |
|    p_Val2_s_reg_164   |   45   |
| tomb_V_addr_2_reg_545 |    7   |
|  tomb_V_addr_reg_532  |    7   |
+-----------------------+--------+
|         Total         |   141  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   6  |   7  |   42   ||    33   |
| grp_access_fu_114 |  p1  |   2  |  24  |   48   ||    9    |
| grp_access_fu_138 |  p0  |   2  |   7  |   14   ||    9    |
|     i_reg_152     |  p0  |   2  |   7  |   14   ||    9    |
|  p_Val2_s_reg_164 |  p0  |   2  |  45  |   90   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   208  ||  5.579  ||    69   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   296  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   69   |
|  Register |    -   |    -   |    -   |   141  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |    5   |   141  |   365  |
+-----------+--------+--------+--------+--------+--------+
