{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition " "Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 21:37:39 2013 " "Info: Processing started: Tue Jun 25 21:37:39 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fgt -c fgt " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fgt -c fgt" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "fgt.bdf 1 1 " "Warning: Using design file fgt.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fgt " "Info: Found entity 1: fgt" {  } { { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "fgt " "Info: Elaborating entity \"fgt\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "final.vhd 2 1 " "Warning: Using design file final.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final-a " "Info: Found design unit 1: final-a" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 final " "Info: Found entity 1: final" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final final:inst13 " "Info: Elaborating entity \"final\" for hierarchy \"final:inst13\"" {  } { { "fgt.bdf" "inst13" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 88 1136 1264 280 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "qn final.vhd(26) " "Warning (10492): VHDL Process Statement warning at final.vhd(26): signal \"qn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw final.vhd(40) " "Warning (10492): VHDL Process Statement warning at final.vhd(40): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw final.vhd(41) " "Warning (10492): VHDL Process Statement warning at final.vhd(41): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "qn final.vhd(42) " "Warning (10492): VHDL Process Statement warning at final.vhd(42): signal \"qn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw final.vhd(60) " "Warning (10492): VHDL Process Statement warning at final.vhd(60): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "qn final.vhd(61) " "Warning (10492): VHDL Process Statement warning at final.vhd(61): signal \"qn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cgin final.vhd(86) " "Warning (10492): VHDL Process Statement warning at final.vhd(86): signal \"cgin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prin final.vhd(87) " "Warning (10492): VHDL Process Statement warning at final.vhd(87): signal \"prin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pgre final.vhd(17) " "Warning (10631): VHDL Process Statement warning at final.vhd(17): inferring latch(es) for signal or variable \"pgre\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z final.vhd(17) " "Warning (10631): VHDL Process Statement warning at final.vhd(17): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op final.vhd(17) " "Warning (10631): VHDL Process Statement warning at final.vhd(17): inferring latch(es) for signal or variable \"op\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "finish final.vhd(7) " "Warning (10034): Output port \"finish\" at final.vhd(7) has no driver" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z final.vhd(17) " "Info (10041): Inferred latch for \"Z\" at final.vhd(17)" {  } { { "final.vhd" "" { Text "C:/altera/72sp2/quartus/final.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "clk_gen.bdf 1 1 " "Warning: Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Info: Found entity 1: clk_gen" {  } { { "clk_gen.bdf" "" { Schematic "C:/altera/72sp2/quartus/clk_gen.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst11 " "Info: Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst11\"" {  } { { "fgt.bdf" "inst11" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { -72 536 656 56 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "div10_t.bdf 1 1 " "Warning: Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div10_t " "Info: Found entity 1: div10_t" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10_t clk_gen:inst11\|div10_t:inst3 " "Info: Elaborating entity \"div10_t\" for hierarchy \"clk_gen:inst11\|div10_t:inst3\"" {  } { { "clk_gen.bdf" "inst3" { Schematic "C:/altera/72sp2/quartus/clk_gen.bdf" { { 32 432 560 128 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "div10_t " "Warning: Processing legacy GDF or BDF entity \"div10_t\" with Max+Plus II bus and instance naming rules" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Warning" "WGDFX_MIXED_DESIGN_FILE_NAMING" "" "Warning: The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { } } }  } 0 0 "The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "pg_s.vhd 2 1 " "Warning: Using design file pg_s.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pg_s-a " "Info: Found design unit 1: pg_s-a" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 pg_s " "Info: Found entity 1: pg_s" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pg_s pg_s:inst1 " "Info: Elaborating entity \"pg_s\" for hierarchy \"pg_s:inst1\"" {  } { { "fgt.bdf" "inst1" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 88 736 848 216 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 pg_s.vhd(26) " "Warning (10492): VHDL Process Statement warning at pg_s.vhd(26): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G0 pg_s.vhd(27) " "Warning (10492): VHDL Process Statement warning at pg_s.vhd(27): signal \"G0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QN pg_s.vhd(35) " "Warning (10492): VHDL Process Statement warning at pg_s.vhd(35): signal \"QN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW pg_s.vhd(40) " "Warning (10492): VHDL Process Statement warning at pg_s.vhd(40): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QN pg_s.vhd(41) " "Warning (10492): VHDL Process Statement warning at pg_s.vhd(41): signal \"QN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW pg_s.vhd(59) " "Warning (10492): VHDL Process Statement warning at pg_s.vhd(59): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QN pg_s.vhd(60) " "Warning (10492): VHDL Process Statement warning at pg_s.vhd(60): signal \"QN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op pg_s.vhd(79) " "Warning (10492): VHDL Process Statement warning at pg_s.vhd(79): signal \"op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R pg_s.vhd(22) " "Warning (10631): VHDL Process Statement warning at pg_s.vhd(22): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G pg_s.vhd(22) " "Warning (10631): VHDL Process Statement warning at pg_s.vhd(22): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op pg_s.vhd(22) " "Warning (10631): VHDL Process Statement warning at pg_s.vhd(22): inferring latch(es) for signal or variable \"op\", which holds its previous value in one or more paths through the process" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G pg_s.vhd(22) " "Info (10041): Inferred latch for \"G\" at pg_s.vhd(22)" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R pg_s.vhd(22) " "Info (10041): Inferred latch for \"R\" at pg_s.vhd(22)" {  } { { "pg_s.vhd" "" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "shine.vhd 2 1 " "Warning: Using design file shine.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shine-a " "Info: Found design unit 1: shine-a" {  } { { "shine.vhd" "" { Text "C:/altera/72sp2/quartus/shine.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 shine " "Info: Found entity 1: shine" {  } { { "shine.vhd" "" { Text "C:/altera/72sp2/quartus/shine.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "shine " "Warning (12300): Found the following files while searching for definition of entity \"shine\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "shine.bdf " "Warning: File: shine.bdf" {  } {  } 0 0 "File: %1!s!" 0 0 "" 0}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shine shine:inst " "Info: Elaborating entity \"shine\" for hierarchy \"shine:inst\"" {  } { { "fgt.bdf" "inst" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 320 328 424 416 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y shine.vhd(14) " "Warning (10631): VHDL Process Statement warning at shine.vhd(14): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "shine.vhd" "" { Text "C:/altera/72sp2/quartus/shine.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z shine.vhd(14) " "Warning (10631): VHDL Process Statement warning at shine.vhd(14): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "shine.vhd" "" { Text "C:/altera/72sp2/quartus/shine.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "final:inst13\|qn\[0\]~0 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"final:inst13\|qn\[0\]~0\"" {  } { { "final.vhd" "qn\[0\]~0" { Text "C:/altera/72sp2/quartus/final.vhd" 23 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "pg_s:inst1\|QN\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"pg_s:inst1\|QN\[0\]~4\"" {  } { { "pg_s.vhd" "QN\[0\]~4" { Text "C:/altera/72sp2/quartus/pg_s.vhd" 32 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "final:inst13\|lpm_counter:qn_rtl_0 " "Info: Elaborated megafunction instantiation \"final:inst13\|lpm_counter:qn_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "libraries/megafunctions/alt_counter_f10ke.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file libraries/megafunctions/alt_counter_f10ke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_counter_f10ke " "Info: Found entity 1: alt_counter_f10ke" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 268 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final:inst13\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter final:inst13\|lpm_counter:qn_rtl_0 " "Info: Elaborated megafunction instantiation \"final:inst13\|lpm_counter:qn_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"final:inst13\|lpm_counter:qn_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final:inst13\|lpm_counter:qn_rtl_0 " "Info: Instantiated megafunction \"final:inst13\|lpm_counter:qn_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Info: Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "pg_s:inst1\|lpm_counter:QN_rtl_1 " "Info: Elaborated megafunction instantiation \"pg_s:inst1\|lpm_counter:QN_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter pg_s:inst1\|lpm_counter:QN_rtl_1 " "Info: Elaborated megafunction instantiation \"pg_s:inst1\|lpm_counter:QN_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"pg_s:inst1\|lpm_counter:QN_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/72sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pg_s:inst1\|lpm_counter:QN_rtl_1 " "Info: Instantiated megafunction \"pg_s:inst1\|lpm_counter:QN_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Info: Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "div10_t:inst6\|5 clk_gen:inst9\|div10_t:inst\|5 " "Info: Duplicate register \"div10_t:inst6\|5\" merged to single register \"clk_gen:inst9\|div10_t:inst\|5\"" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 240 304 264 "5" "" } } } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "clk_gen:inst10\|div10_t:inst\|5 clk_gen:inst9\|div10_t:inst\|5 " "Info: Duplicate register \"clk_gen:inst10\|div10_t:inst\|5\" merged to single register \"clk_gen:inst9\|div10_t:inst\|5\"" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 240 304 264 "5" "" } } } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "clk_gen:inst8\|div10_t:inst\|5 clk_gen:inst9\|div10_t:inst\|5 " "Info: Duplicate register \"clk_gen:inst8\|div10_t:inst\|5\" merged to single register \"clk_gen:inst9\|div10_t:inst\|5\"" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/72sp2/quartus/div10_t.bdf" { { 184 240 304 264 "5" "" } } } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "pin_name VCC " "Warning (13410): Pin \"pin_name\" stuck at VCC" {  } { { "fgt.bdf" "" { Schematic "C:/altera/72sp2/quartus/fgt.bdf" { { 320 824 1000 336 "pin_name" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "201 " "Info: Implemented 201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Info: Implemented 185 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Allocated 158 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 21:37:42 2013 " "Info: Processing ended: Tue Jun 25 21:37:42 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
