{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:9yKSN-GCB0IC", "title": "Distribution of processing activity across processing hardware based on power consumption considerations", "published_by": "US Patent 6,804,632, 2004", "authors": ["D Orenstien", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2064913060845378540", "cited_by": 274.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:u-x6o8ySG0sC", "title": "Speculation techniques for improving load related instruction scheduling", "published_by": "Proceedings of the 26th annual international symposium on Computer\u00a0\u2026, 1999", "authors": ["A Yoaz", "M Erez", "R Ronen", "S Jourdan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13752384474229527791", "cited_by": 237.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:d1gkVwhDpl0C", "title": "Coming challenges in microarchitecture and architecture", "published_by": "Proceedings of the IEEE 89 (3), 325-340, 2001", "authors": ["R Ronen", "A Mendelson", "K Lai", "SL Lu", "F Pollack", "JP Shen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10195300878845629465", "cited_by": 212.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:zYLM7Y9cAGgC", "title": "Method and apparatus for varying energy per instruction according to the amount of available parallelism", "published_by": "US Patent 7,437,581, 2008", "authors": ["E Grochowski", "J Shen", "H Wang", "D Orenstein", "GS Sheaffer", "R Ronen", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3764258523466922920", "cited_by": 199.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:2osOgNQ5qMEC", "title": "Best of both latency and throughput", "published_by": "IEEE International Conference on Computer Design: VLSI in Computers and\u00a0\u2026, 2004", "authors": ["E Grochowski", "R Ronen", "J Shen", "H Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13817134289187446338", "cited_by": 179.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:qjMakFHDy7sC", "title": "A novel renaming scheme to exploit value temporal locality through physical register reuse and unification", "published_by": "Proceedings. 31st Annual ACM/IEEE International Symposium on\u00a0\u2026, 1998", "authors": ["S Jourdan", "R Ronen", "M Bekerman", "B Shomar", "A Yoaz"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15410930934039113722", "cited_by": 170.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:eQOLeE2rZwMC", "title": "Distribution of processing activity in a multiple core microprocessor", "published_by": "US Patent 7,043,405, 2006", "authors": ["D Orenstien", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17069667855790561630", "cited_by": 149.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:UeHWp8X0CEIC", "title": "Correlated load-address predictors", "published_by": "ACM SIGARCH Computer Architecture News 27 (2), 54-63, 1999", "authors": ["M Bekerman", "S Jourdan", "R Ronen", "G Kirshenboim", "L Rappoport", "A Yoaz", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13503176619913159808", "cited_by": 147.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:IjCSPb-OGe4C", "title": "Programming model for a heterogeneous x86 platform", "published_by": "Proceedings of the 30th ACM SIGPLAN Conference on Programming Language\u00a0\u2026, 2009", "authors": ["B Saha", "X Zhou", "H Chen", "Y Gao", "S Yan", "M Rajagopalan", "J Fang", "P Zhang", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3590518364885691476", "cited_by": 106.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:ufrVoPGSRksC", "title": "Micro-operation cache: a power aware frontend for the variable instruction length isa", "published_by": "Proceedings of the 2001 international symposium on Low power electronics and\u00a0\u2026, 2001", "authors": ["B Solomon", "A Mendelson", "D Orenstein", "Y Almog", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11087570765597203834", "cited_by": 89.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:WF5omc3nYNoC", "title": "Method and system for branch target prediction using path information", "published_by": "US Patent 6,601,161, 2003", "authors": ["L Rappoport", "R Ronen", "N Kacevas", "O Lempel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18136594943342144945", "cited_by": 86.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:YsMSGLbcyi4C", "title": "Low-power processor hint, such as from a PAUSE instruction", "published_by": "US Patent 6,687,838, 2004", "authors": ["D Orenstien", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2815168924804824527", "cited_by": 77.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:Y0pCki6q_DkC", "title": "On estimating optimal performance of cpu dynamic thermal management", "published_by": "IEEE Computer Architecture Letters 2 (1), 6-6, 2003", "authors": ["A Cohen", "F Finkelstein", "A Mendelson", "R Ronen", "D Rudoy"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3173894238986231929", "cited_by": 76.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:zLWjf1WUPmwC", "title": "SIMPLER MAGIC: Synthesis and mapping of in-memory logic executed in a single row to improve throughput", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2019", "authors": ["R Ben-Hur", "R Ronen", "A Haj-Ali", "D Bhattacharjee", "A Eliahu", "N Peled", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18264100927770254864", "cited_by": 73.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:r0BpntZqJG4C", "title": "Power management for multiple processor cores", "published_by": "US Patent 8,402,290, 2013", "authors": ["L Finkelstein", "E Rotem", "A Cohen", "R Ronen", "D Rajwan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12912739625951190135", "cited_by": 72.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:roLk4NBRz8UC", "title": "System and method for fusing instructions", "published_by": "US Patent 6,675,376, 2004", "authors": ["R Ronen", "A Peleg", "N Hoffman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3842269266052269212", "cited_by": 68.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:Tyk-4Ss8FVUC", "title": "Method and apparatus for cache line prediction and prefetching using a prefetch controller and buffer and access history", "published_by": "US Patent 6,134,643, 2000", "authors": ["G Kedem", "R Ronen", "A Yoaz"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12935044297847812390", "cited_by": 68.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:0EnyYjriUFMC", "title": "Deterministic power-estimation for thermal control", "published_by": "US Patent 7,096,145, 2006", "authors": ["D Orenstien", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14664933214617632450", "cited_by": 67.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:W7OEmFMy1HYC", "title": "Early load address resolution via register tracking", "published_by": "ACM SIGARCH Computer Architecture News 28 (2), 306-315, 2000", "authors": ["M Bekerman", "A Yoaz", "F Gabbay", "S Jourdan", "M Kalaev", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8475675162490324859", "cited_by": 63.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&citation_for_view=DdgLjsoAAAAJ:JV2RwH3_ST0C", "title": "Method and apparatus to vectorize multiple input instructions", "published_by": "US Patent 7,802,076, 2010", "authors": ["Y Almog", "R Rosner", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11491401532544212390", "cited_by": 61.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:_FxGoFyzp5QC", "title": "System and method for early resolution of low confidence branches and safe data cache accesses", "published_by": "US Patent 6,697,932, 2004", "authors": ["A Yoaz", "M Erez", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12280617303915821344", "cited_by": 58.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:mvPsJ3kp5DgC", "title": "Imaging: In-memory algorithms for image processing", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 65 (12), 4258-4271, 2018", "authors": ["A Haj-Ali", "R Ben-Hur", "N Wald", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12929641863085367301", "cited_by": 56.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:LkGwnXOMwfcC", "title": "Filtering techniques to improve trace-cache efficiency", "published_by": "Proceedings 2001 International Conference on Parallel Architectures and\u00a0\u2026, 2001", "authors": ["R Rosner", "A Mendelson", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2836179556025530818", "cited_by": 55.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:rO6llkc54NcC", "title": "Instruction segment recording scheme", "published_by": "US Patent 7,757,065, 2010", "authors": ["SJ Jourdan", "R Ronen", "L Rappoport"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2975112826387896118", "cited_by": 52.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:5nxA0vEk-isC", "title": "Correlated address prediction", "published_by": "US Patent 6,438,673, 2002", "authors": ["SJ Jourdan", "M Bekerman", "R Ronen", "L Rappoport"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17038571118844876371", "cited_by": 52.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:M3ejUd6NZC8C", "title": "Method and apparatus for providing a re-ordered instruction cache in a pipelined microprocessor", "published_by": "US Patent 5,790,822, 1998", "authors": ["GS Sheaffer", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6912907850046757444", "cited_by": 50.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:M05iB0D1s5AC", "title": "Method and system for branch target prediction using path information", "published_by": "US Patent App. 10/404,384, 2005", "authors": ["L Rappoport", "R Ronen", "N Kacevas", "O Lempel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6399679159207197195", "cited_by": 49.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:Se3iqnhoufwC", "title": "Method and apparatus for predicting when load instructions can be executed out-of order", "published_by": "US Patent 5,987,595, 1999", "authors": ["A Yoaz", "R Ronen", "RC Valentine"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6978866364293684998", "cited_by": 48.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:UebtZRa9Y70C", "title": "Register renaming to optimize identical register values", "published_by": "US Patent 6,505,293, 2003", "authors": ["SJ Jourdan", "R Ronen", "A Yoaz"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10887670288711208905", "cited_by": 47.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:Wp0gIr-vW9MC", "title": "Migrating tasks between asymmetric computing elements of a multi-core processor", "published_by": "US Patent 10,185,566, 2019", "authors": ["A Naveh", "Y Yosef", "E Weissmann", "A Aggarwal", "E Rotem", "A Mendelson", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8500758731744357519", "cited_by": 46.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:4TOpqqG69KYC", "title": "Prediction of issued silent store operations for allowing subsequently issued loads to bypass unexecuted silent stores and confirming the bypass upon execution of the stores", "published_by": "US Patent 7,062,638, 2006", "authors": ["A Yoaz", "R Ronen", "R Patel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4721007261400288647", "cited_by": 46.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:_kc_bZDykSQC", "title": "Power reduction for processor front-end by caching decoded instructions", "published_by": "US Patent 6,950,903, 2005", "authors": ["B Solomon", "R Ronen", "D Orenstien"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11756509061399710344", "cited_by": 46.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:RHpTSmoSYBkC", "title": "Method for optimizing voltage-frequency setup in multi-core processor systems", "published_by": "US Patent 8,245,070, 2012", "authors": ["L Finkelstein", "Y Abulafia", "A Cohen", "R Ronen", "D Rajwan", "E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16090768551719872220", "cited_by": 44.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:YFjsv_pBGBYC", "title": "Trace cache filtering", "published_by": "US Patent 7,260,684, 2007", "authors": ["A Mendelson", "R Rosner", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1276819041633174998", "cited_by": 43.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:HDshCWvjkbEC", "title": "Providing an asymmetric multicore processor system transparently to an operating system", "published_by": "US Patent 9,720,730, 2017", "authors": ["B Ginzburg", "I Osadchiy", "R Ronen", "E Weissmann", "M Mishaeli", "A Naveh", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4067332466201752218", "cited_by": 42.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:KlAtU1dfN6UC", "title": "Unified renaming scheme for load and store instructions", "published_by": "US Patent 6,625,723, 2003", "authors": ["SJ Jourday", "A Yoaz", "R Ronen", "M Bekerman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8726617947001987992", "cited_by": 38.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:ULOm3_A8WrAC", "title": "Mapping destination logical register to physical register storing immediate or renamed source register of move instruction and using mapping counters", "published_by": "US Patent 6,594,754, 2003", "authors": ["SJ Jourdan", "GS Sheaffer", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3121444213008298422", "cited_by": 35.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:q3oQSFYPqjQC", "title": "Not in name alone: A memristive memory processing unit for real in-memory processing", "published_by": "IEEE Micro 38 (5), 13-21, 2018", "authors": ["A Haj-Ali", "R Ben-Hur", "N Wald", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5111628063158524203", "cited_by": 34.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:qxL8FJ1GzNcC", "title": "Combining power prediction and optimal control approaches for performance optimization in thermally limited designs", "published_by": "US Patent 7,464,278, 2008", "authors": ["A Cohen", "A De La Zerda", "L Finkelstein", "R Ronen", "D Rudoy"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9512246937469180104", "cited_by": 34.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:mB3voiENLucC", "title": "Improving the energy efficiency of big cores", "published_by": "ACM SIGARCH Computer Architecture News 42 (3), 493-504, 2014", "authors": ["K Czechowski", "VW Lee", "E Grochowski", "R Ronen", "R Singhal", "R Vuduc", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10080025967101887410", "cited_by": 32.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:_Qo2XoVZTnwC", "title": "Binary translation in asymmetric multiprocessor system", "published_by": "US Patent App. 13/993,042, 2014", "authors": ["K Yamada", "R Ronen", "W Li", "B Ginzburg", "G Haber", "K Levit-Gurevich", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15434068340060988102", "cited_by": 30.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:kNdYIx-mwKoC", "title": "DDMR: Dynamic and scalable dual modular redundancy with short validation intervals", "published_by": "IEEE Computer Architecture Letters 7 (2), 65-68, 2008", "authors": ["A Golander", "S Weiss", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7122416381410731197", "cited_by": 30.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:R3hNpaxXUhUC", "title": "Method and apparatus for a register renaming structure", "published_by": "US Patent 7,155,599, 2006", "authors": ["SJ Jourdan", "M Bekerman", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10014255804175099937", "cited_by": 29.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:hqOjcs7Dif8C", "title": "System, apparatus and method for prioritizing instructions and eliminating useless instructions", "published_by": "US Patent 6,857,060, 2005", "authors": ["G Elias", "A Yoaz", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12542075276544359088", "cited_by": 29.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:3fE2CSJIrl8C", "title": "Lazy retirement: A power aware register management mechanism", "published_by": "Workshop on Complexity\u2013Effective Design, 2002", "authors": ["G Savransky", "R Ronen", "A Gonz\u00e1lez"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14837731102479843880,16713066271329800057", "cited_by": 29.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:dfsIfKJdRG4C", "title": "Translation lookaside buffer for multiple context compute engine", "published_by": "US Patent 9,152,572, 2015", "authors": ["R Ronen", "B Ginzburg", "E Weissmann", "K Vaithianathan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3636530640967929890", "cited_by": 28.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:kRWSkSYxWN8C", "title": "Practical challenges in delivering the promises of real processing-in-memory machines", "published_by": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2018", "authors": ["N Talati", "AH Ali", "RB Hur", "N Wald", "R Ronen", "PE Gaillardon", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17641866490512002879", "cited_by": 26.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:qUcmZB5y_30C", "title": "Method and apparatus for executing a 32-bit application by confining the application to a 32-bit address space subset in a 64-bit processor", "published_by": "US Patent 7,171,543, 2007", "authors": ["R Ronen", "A Peleg"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11828195491999000086", "cited_by": 25.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:IWHjjKOFINEC", "title": "Methods and apparatus for optimal voltage and frequency control of thermally limited systems", "published_by": "US Patent 7,141,953, 2006", "authors": ["A Cohen", "L Finkelstein", "A Mendelson", "R Ronen", "D Rudoy"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13721192671095924119", "cited_by": 25.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:MXK_kJrjxJIC", "title": "Extended block cache", "published_by": "Proceedings Sixth International Symposium on High-Performance Computer\u00a0\u2026, 2000", "authors": ["S Jourdan", "L Rappoport", "Y Almog", "M Erez", "A Yoaz", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8450285454716621061", "cited_by": 25.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:8k81kl-MbHgC", "title": "Out-of-order superscalar microprocessor with a renaming device that maps instructions from memory to registers", "published_by": "US Patent 5,838,941, 1998", "authors": ["RC Valentine", "GS Sheaffer", "R Ronen", "I Spillinger", "A Yoaz"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2143890830576085341", "cited_by": 25.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:maZDTaKrznsC", "title": "Power reduction for processor front-end by caching decoded instructions", "published_by": "US Patent 7,130,966, 2006", "authors": ["B Solomon", "R Ronen", "D Orenstien"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6941154519062919532", "cited_by": 24.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:RGFaLdJalmkC", "title": "Method and apparatus for optimizing load memory accesses", "published_by": "US Patent 6,772,317, 2004", "authors": ["SJ Jourdan", "M Bekerman", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10229609127985034052", "cited_by": 24.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:YOwf2qJgpHMC", "title": "Method of modifying an instruction set architecture of a computer processor to maintain backward compatibility", "published_by": "US Patent 5,701,442, 1997", "authors": ["R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6467646953331260607", "cited_by": 24.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:Zph67rFs4hoC", "title": "Cache structure for storing variable length data", "published_by": "US Patent 6,549,987, 2003", "authors": ["L Rappoport", "SJ Jourdan", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16611140078075249196", "cited_by": 23.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:eJXPG6dFmWUC", "title": "Cache structure for storing variable length data", "published_by": "US Patent 6,631,445, 2003", "authors": ["L Rappoport", "SJ Jourdan", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10406595189815553490", "cited_by": 21.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:V3AGJWp-ZtQC", "title": "CONCEPT: A Column-Oriented Memory Controller for Efficient Memory and PIM Operations in RRAM", "published_by": "IEEE Micro 39 (1), 33-43, 2019", "authors": ["N Talati", "H Ha", "B Perach", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8248413081943847317", "cited_by": 20.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:1sJd4Hv_s6UC", "title": "Core switching acceleration in asymmetric multiprocessor system", "published_by": "US Patent 9,348,594, 2016", "authors": ["K Yamada", "B Ginzburg", "W Li", "R Ronen", "E Natanzon", "K Levit-Gurevich", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7785949500026536152", "cited_by": 20.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:VOx2b1Wkg3QC", "title": "System and method for fusing instructions", "published_by": "US Patent 7,458,069, 2008", "authors": ["R Ronen", "A Peleg", "N Hoffman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6917867654588173826", "cited_by": 20.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:CHSYGLWDkRkC", "title": "Dynamic pinning of virtual pages shared between different type processors of a heterogeneous computing platform", "published_by": "US Patent 9,164,923, 2015", "authors": ["G Sheaffer", "B Ginzburg", "R Ronen", "E Weissmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7183752051726999736", "cited_by": 18.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:4JMBOYKVnBMC", "title": "Apparatus, method and system for fast register renaming using virtual renaming, including by using rename information or a renamed register", "published_by": "US Patent 6,950,928, 2005", "authors": ["R Ronen", "A Yoaz", "G Pribush"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2011555308154225780", "cited_by": 18.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:SP6oXDckpogC", "title": "Apparatus and method for accelerating operations in a processor which uses shared virtual memory", "published_by": "US Patent 9,405,701, 2016", "authors": ["E Weissmann", "KK Vaithianathan", "Y Zach", "B Ginzburg", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10846241761997638092", "cited_by": 17.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:J_g5lzvAfSwC", "title": "Method and apparatus for predicting branches using a meta predictor", "published_by": "US Patent 8,285,976, 2012", "authors": ["SJ Jourdan", "A Yoaz", "M Erez", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12768878887745743249", "cited_by": 17.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:4DMP91E08xMC", "title": "Reducing soft error vulnerability of data caches", "published_by": "The 3rd Workshop on Silicon Errors in Logic-System Effects, 2007", "authors": ["X Vera", "J Abella", "A Gonzalez", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1209401845271344240", "cited_by": 17.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:geHnlv5EZngC", "title": "Apparatus and method for accelerating operations in a processor which uses shared virtual memory", "published_by": "US Patent 9,971,688, 2018", "authors": ["E Weissmann", "KK Vaithianathan", "Y Zach", "B Ginzburg", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5579959124023311421", "cited_by": 16.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:f2IySw72cVMC", "title": "Context switching mechanism for a processing core having a general purpose CPU core and a tightly coupled accelerator", "published_by": "US Patent 9,396,020, 2016", "authors": ["B Ginzburg", "R Ronen", "E Weissmann", "K Vaithianathan", "E Cohen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4811160190010713509", "cited_by": 16.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:j3f4tGmQtD8C", "title": "Selectively protecting a register file", "published_by": "US Patent 7,689,804, 2010", "authors": ["X Vera", "J Abella", "JA Pineiro", "A Gonzalez", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11713143363360770401", "cited_by": 16.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:hMod-77fHWUC", "title": "Cache memory bank access prediction", "published_by": "US Patent 6,694,421, 2004", "authors": ["A Yoaz", "R Ronen", "L Rappoport", "M Erez", "SJ Jourdan", "B Valentine"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16652719555222144489", "cited_by": 16.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:mVmsd5A6BfQC", "title": "Silence is golden?", "published_by": "Work-in-progress workshop of the 7th International Symposium on High\u00a0\u2026, 2001", "authors": ["A Yoaz", "R Ronen", "RS Chappell", "Y Almog"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10726582859126946724", "cited_by": 16.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:b1wdh0AR-JQC", "title": "MultPIM: Fast stateful multiplication for processing-in-memory", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 69 (3), 1647-1651, 2021", "authors": ["O Leitersdorf", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7038718438080830859", "cited_by": 15.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:tOudhMTPpwUC", "title": "Dynamically managing thermal levels in a processing system", "published_by": "US Patent 7,934,110, 2011", "authors": ["L Finkelstein", "A Cohen", "R Ronen", "E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15858075313217961228", "cited_by": 15.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:kuK5TVdYjLIC", "title": "The bitlet model: A parameterized analytical model to compare PIM and CPU systems", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 18 (2), 1-29, 2022", "authors": ["R Ronen", "A Eliahu", "O Leitersdorf", "N Peled", "K Korgaonkar", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7303204941724763617", "cited_by": 14.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:aqlVkmm33-oC", "title": "Synchronizing redundant cores in a dynamic DMR multicore architecture", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 56 (6), 474-478, 2009", "authors": ["A Golander", "S Weiss", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1255960066853588786", "cited_by": 14.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:9ZlFYXVOiuMC", "title": "Selecting long atomic traces for high coverage", "published_by": "Proceedings of the 17th annual international conference on Supercomputing, 2-11, 2003", "authors": ["R Rosner", "M Moffie", "Y Sazeides", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17762723399505824137", "cited_by": 14.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:lmc2jWPfTJgC", "title": "FiltPIM: In-memory filter for DNA sequencing", "published_by": "2021 28th IEEE International Conference on Electronics, Circuits, and\u00a0\u2026, 2021", "authors": ["M Khalifa", "R Ben-Hur", "R Ronen", "O Leitersdorf", "L Yavits", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14698012748651491968", "cited_by": 13.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:hFOr9nPyWt4C", "title": "Generating lookahead tracked register value based on arithmetic operation indication", "published_by": "US Patent 7,017,026, 2006", "authors": ["A Yoaz", "R Ronen", "SJ Jourdan", "M Bekerman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6656972990214870019", "cited_by": 13.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:URolC5Kub84C", "title": "Method and apparatus for executing low power validations for high confidence speculations", "published_by": "US Patent App. 10/187,010, 2004", "authors": ["E Krimer", "B Shomar", "R Ronen", "D Orenstein"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=246038749386443755", "cited_by": 13.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:QIV2ME_5wuYC", "title": "Controlling population size of confidence assignments", "published_by": "US Patent 6,625,744, 2003", "authors": ["L Rappoport", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13073604384949570876", "cited_by": 12.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:uc_IGeMz5qoC", "title": "Mechanism for saving and retrieving micro-architecture context", "published_by": "US Patent 11,243,768, 2022", "authors": ["E Rotem", "E Weissmann", "B Ginzburg", "A Naveh", "N Shulman", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18032412987090601339", "cited_by": 11.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:5Ul4iDaHHb8C", "title": "Apparatus and method for accelerating operations in a processor which uses shared virtual memory", "published_by": "US Patent 10,467,012, 2019", "authors": ["E Weissmann", "KK Vaithianathan", "Y Zach", "B Ginzburg", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7852101773044532069", "cited_by": 11.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:8AbLer7MMksC", "title": "Apparatus and method for accelerating operations in a processor which uses shared virtual memory", "published_by": "US Patent App. 15/394,493, 2017", "authors": ["E Weissmann", "KK Vaithianathan", "Y Zach", "B Ginzburg", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15439969072002933114", "cited_by": 11.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:7PzlFSSx8tAC", "title": "Fast branch misprediction recovery method and system", "published_by": "US Patent 6,757,816, 2004", "authors": ["A Yoaz", "G Pribush", "F Gabby", "M Erez", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7986162060841332854", "cited_by": 11.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:-f6ydRqryjwC", "title": "Method for optimized representation of page table entries", "published_by": "US Patent 6,678,816, 2004", "authors": ["R Ronen", "AF Glew", "MJ Bach", "R Valentine", "RA Uhlig", "OD Kahn"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2591689484508509858", "cited_by": 11.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:ILKRHgRFtOwC", "title": "Contra: area-constrained technology mapping framework for memristive memory processing unit", "published_by": "Proceedings of the 39th International Conference on Computer-Aided Design, 1-9, 2020", "authors": ["D Bhattacharjee", "A Chattopadhyay", "S Dutta", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8308403656822871715", "cited_by": 10.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:dhFuZR0502QC", "title": "Method and system for safe data dependency collapsing based on control-flow speculation", "published_by": "US Patent 6,516,405, 2003", "authors": ["SJ Jourdan", "F Gabbay", "R Ronen", "A Yoaz"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4754464060583784959", "cited_by": 10.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:iH-uZ7U-co4C", "title": "Dynamic techniques for load and load-use scheduling", "published_by": "Proceedings of the IEEE 89 (11), 1621-1637, 2001", "authors": ["A Roth", "R Ronen", "A Mendelson"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17356443343917606221", "cited_by": 10.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:VaXvl8Fpj5cC", "title": "Efficient training of the memristive deep belief net immune to non\u2010idealities of the synaptic devices", "published_by": "Advanced Intelligent Systems 4 (5), 2100249, 2022", "authors": ["W Wang", "B Hoffer", "T Greenberg-Toledo", "Y Li", "M Zou", "E Herbelin", "R Ronen", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3167141410009181328", "cited_by": 9.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:TIZ-Mc8IlK0C", "title": "Efficient error-correcting-code mechanism for high-throughput memristive processing-in-memory", "published_by": "2021 58th ACM/IEEE Design Automation Conference (DAC), 199-204, 2021", "authors": ["O Leitersdorf", "B Perach", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12938304537617724649", "cited_by": 9.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:L8Ckcad2t8MC", "title": "Method for optimized representation of page table entries", "published_by": "US Patent 6,647,482, 2003", "authors": ["R Ronen", "AF Glew", "MJ Bach", "RC Valentine", "RA Uhlig", "OD Kahn"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9538946718120179061", "cited_by": 9.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:ZeXyd9-uunAC", "title": "Enhanced virtual renaming scheme and deadlock prevention therefor", "published_by": "US Patent 6,553,483, 2003", "authors": ["SJ Jourdan", "R Ronen", "M Bekerman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11541241813908526257", "cited_by": 9.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:xtoqd-5pKcoC", "title": "Low-power processor hint, such as from a PAUSE instruction", "published_by": "US Patent App. 09/733,821, 2002", "authors": ["D Orenstein", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2644582597156654554", "cited_by": 9.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:k_IJM867U9cC", "title": "Filtering basic instruction segments in a processor front-end for power conservation", "published_by": "US Patent 7,062,607, 2006", "authors": ["B Solomon", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3980297097938116354", "cited_by": 8.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:blknAaTinKkC", "title": "Memory record update filtering", "published_by": "US Patent 6,412,050, 2002", "authors": ["SJ Jourdan", "R Ronen", "M Bekerman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13652510624984697710", "cited_by": 8.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:hMsQuOkrut0C", "title": "abstractPIM: Bridging the gap between processing-in-memory technology and instruction set architecture", "published_by": "2020 IFIP/IEEE 28th International Conference on Very Large Scale Integration\u00a0\u2026, 2020", "authors": ["A Eliahu", "R Ben-Hur", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7402338020025154919", "cited_by": 7.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:BqipwSGYUEgC", "title": "Mechanism for saving and retrieving micro-architecture context", "published_by": "US Patent 10,191,742, 2019", "authors": ["E Rotem", "E Weissmann", "B Ginzburg", "A Naveh", "N Shulman", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=776429217462264708", "cited_by": 7.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:i2xiXl-TujoC", "title": "Practical challenges in delivering the promises of real processing-in-memory machines. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)", "published_by": "IEEE, 2018", "authors": ["N Talati", "AH Ali", "RB Hur", "N Wald", "R Ronen", "PE Gaillardon", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1634756458052264678", "cited_by": 7.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:bEWYMUwI8FkC", "title": "Implementing TLB Synchronization for Systems with Shared Virtual Memory Between Processing Devices", "published_by": "US Patent App. 13/045,688, 2012", "authors": ["B Ginzburg", "E Natanzon", "I Osadchiy", "R Ronen", "E Weissmann", "Y Zach", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8515517189451908301", "cited_by": 7.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:TQgYirikUcIC", "title": "Methods and apparatus for optimal voltage and frequency control of thermally limited systems", "published_by": "US Patent 7,586,281, 2009", "authors": ["A Cohen", "L Finkelstein", "A Mendelson", "R Ronen", "D Rudoy"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=968105665207320569", "cited_by": 7.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:k8Z6L05lTy4C", "title": "PIMDB: Understanding Bulk-Bitwise Processing In-Memory Through Database Analytics", "published_by": "arXiv preprint arXiv:2203.10486, 2022", "authors": ["B Perach", "R Ronen", "B Kimelfeld", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4343338188999302101", "cited_by": 6.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=20&pagesize=80&citation_for_view=DdgLjsoAAAAJ:tuHXwOkdijsC", "title": "Making memristive processing-in-memory reliable", "published_by": "2021 28th IEEE International Conference on Electronics, Circuits, and\u00a0\u2026, 2021", "authors": ["O Leitersdorf", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8380621022844784445", "cited_by": 6.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:XiSMed-E-HIC", "title": "Mechanism for issuing requests to an accelerator from multiple threads", "published_by": "US Patent 10,558,490, 2020", "authors": ["R Ronen", "B Ginzburg", "E Weissmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1245556162006471772", "cited_by": 6.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:e5wmG9Sq2KIC", "title": "Terascale chip multiprocessor memory hierarchy and programming model", "published_by": "2009 International Conference on High Performance Computing (HiPC), 150-159, 2009", "authors": ["S Yan", "X Zhou", "Y Gao", "H Chen", "S Luo", "P Zhang", "N Cherukuri", "R Ronen", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11044659169742622664", "cited_by": 6.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:g5m5HwL7SMYC", "title": "Method and apparatus for predicting values in a processor having a plurality of prediction modes", "published_by": "US Patent 7,428,627, 2008", "authors": ["SJ Jourdan", "M Bekerman", "R Ronen", "L Rappoport"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16257633387699016895", "cited_by": 6.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:vV6vV6tmYwMC", "title": "Low-power processor hint, such as from a pause instruction", "published_by": "US Patent 7,159,133, 2007", "authors": ["D Orenstien", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3116196647269217033", "cited_by": 6.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:TFP_iSt0sucC", "title": "Lookahead register value tracking", "published_by": "US Patent 6,742,112, 2004", "authors": ["A Yoaz", "R Ronen", "SJ Jourdan", "M Bekerman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6703703349245897258", "cited_by": 6.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:2P1L_qKh6hAC", "title": "Hot way caches: an energy saving technique for high performance caches", "published_by": "US Patent 6,601,155, 2003", "authors": ["E Krimer", "B Shomar", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7941141252468840355", "cited_by": 6.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:isC4tDSrTZIC", "title": "Speculative branch target allocation", "published_by": "US Patent App. 09/847,068, 2002", "authors": ["Y Almog", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2813975662924688933", "cited_by": 6.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:oNZyr7d5Mn4C", "title": "AritPIM: High-throughput in-memory arithmetic", "published_by": "IEEE Transactions on Emerging Topics in Computing, 2023", "authors": ["O Leitersdorf", "D Leitersdorf", "J Gal", "M Dahan", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3829809826660662806", "cited_by": 5.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:g3aElNc5_aQC", "title": "X-MAGIC: Enhancing PIM using input overwriting capabilities", "published_by": "2020 IFIP/IEEE 28th International Conference on Very Large Scale Integration\u00a0\u2026, 2020", "authors": ["N Peled", "R Ben-Hur", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13087651561581681992", "cited_by": 5.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:epqYDVWIO7EC", "title": "The Bitlet model: Defining a litmus test for the bitwise processing-in-memory paradigm", "published_by": "arXiv preprint arXiv:1910.10234, 2019", "authors": ["K Korgaonkar", "R Ronen", "A Chattopadhyay", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=286283990187560030", "cited_by": 5.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:sSrBHYA8nusC", "title": "Why & when deep learning works: Looking inside deep learnings", "published_by": "arXiv preprint arXiv:1705.03921, 2017", "authors": ["R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2701707251898400589", "cited_by": 5.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:KxtntwgDAa4C", "title": "Synchronous software interface for an accelerated compute engine", "published_by": "US Patent 9,053,022, 2015", "authors": ["R Ronen", "B Ginzburg", "E Weissmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9903411983660340820", "cited_by": 5.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:738O_yMBCRsC", "title": "Power management for multiple processor cores", "published_by": "US Patent App. 13/847,392, 2013", "authors": ["L Finkelstein", "E Rotem", "A Cohen", "R Ronen", "D Rajwan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6988233474713337534", "cited_by": 5.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:NaGl4SEjCO4C", "title": "System and method of reducing the number of copies from alias registers to real registers in the commitment of instructions", "published_by": "US Patent 7,024,542, 2006", "authors": ["G Savransky", "R Ronen", "A Gonzalez"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11610850212263349783", "cited_by": 5.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:fQNAKQ3IYiAC", "title": "Memory record update filtering", "published_by": "US Patent 6,678,808, 2004", "authors": ["SJ Jourdan", "R Ronen", "M Bekerman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3165722484140877881", "cited_by": 5.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:M3NEmzRMIkIC", "title": "Compiler-directed sign/zero extension of a first bit size result to overwrite incorrect data before subsequent processing involving the result within an architecture supporting\u00a0\u2026", "published_by": "US Patent 8,874,882, 2014", "authors": ["R Ronen", "A Peleg"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8361106731287919963", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:70eg2SAEIzsC", "title": "Page Fault Handling Mechanism", "published_by": "US Patent App. 13/048,053, 2012", "authors": ["B Ginzburg", "E Natanzon", "I Osadchiy", "R Ronen", "E Weissmann", "Y Zach", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16060471588233977353", "cited_by": 4.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:WZBGuue-350C", "title": "PartitionPIM: Practical memristive partitions for fast processing-in-memory", "published_by": "arXiv preprint arXiv:2206.04200, 2022", "authors": ["O Leitersdorf", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18411674845458941055", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:-FonjvnnhkoC", "title": "MatPIM: Accelerating matrix operations with memristive stateful logic", "published_by": "2022 IEEE International Symposium on Circuits and Systems (ISCAS), 215-219, 2022", "authors": ["O Leitersdorf", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1778439911589609998", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:tYavs44e6CUC", "title": "MultiPULPly: A multiplication engine for accelerating neural networks on ultra-low-power architectures", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 17 (2), 1-27, 2021", "authors": ["A Eliahu", "R Ronen", "PE Gaillardon", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8668443845393907021", "cited_by": 3.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:5ugPr518TE4C", "title": "Context switching mechanism for a processor having a general purpose core and a tightly coupled accelerator", "published_by": "US Patent 10,120,691, 2018", "authors": ["B Ginzburg", "R Ronen", "E Weissmann", "K Vaithianathan", "E Cohen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12745493114518729013", "cited_by": 3.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:GnPB-g6toBAC", "title": "Power-The Next Frontier", "published_by": "EUROMICRO Conference, 2001", "authors": ["R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2818460500885132430", "cited_by": 3.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:PoWvk5oyLR8C", "title": "On Consistency for Bulk-Bitwise Processing-in-Memory", "published_by": "2023 IEEE International Symposium on High-Performance Computer Architecture\u00a0\u2026, 2023", "authors": ["B Perach", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10037626869844507319", "cited_by": 2.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:RYcK_YlVTxYC", "title": "Trace indexing via trace end addresses", "published_by": "US Patent 7,802,077, 2010", "authors": ["SJ Jourdan", "L Rappoport", "R Ronen", "A Yoaz"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16095932418964487799", "cited_by": 2.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:M7yex6snE4oC", "title": "Invited presentation", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=417604212174570387", "cited_by": 2.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:ldfaerwXgEUC", "title": "Memory cache bank prediction", "published_by": "US Patent 6,880,063, 2005", "authors": ["A Yoaz", "R Ronen", "L Rappoport", "M Erez", "SJ Jourdan", "B Valentine"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8164143853349317586", "cited_by": 2.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:O3NaXMp0MMsC", "title": "Method and apparatus for fast, speculative floating point register renaming", "published_by": "US Patent 6,697,933, 2004", "authors": ["G Pribush", "R Ronen", "B Shomar"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3844185387558986067", "cited_by": 2.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:SpbeaW3--B0C", "title": "FourierPIM: High-throughput in-memory Fast Fourier Transform and polynomial multiplication", "published_by": "Memories-Materials, Devices, Circuits and Systems 4, 100034, 2023", "authors": ["O Leitersdorf", "Y Boneh", "G Gazit", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7621166269005733426", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:S16KYo8Pm5AC", "title": "Enabling Relational Database Analytical Processing in Bulk-Bitwise Processing-In-Memory", "published_by": "arXiv preprint arXiv:2302.01675, 2023", "authors": ["B Perach", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=814741398000208470", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:kz9GbA2Ns4gC", "title": "HashPIM: High-Throughput SHA-3 via Memristive Digital Processing-in-Memory", "published_by": "2022 11th International Conference on Modern Circuits and Systems\u00a0\u2026, 2022", "authors": ["B Oved", "O Leitersdorf", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8415935368659244736", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:35N4QoGY0k4C", "title": "Meta predictor restoration upon detecting misprediction", "published_by": "US Patent 8,572,358, 2013", "authors": ["R Ronen", "M Erez", "S Jourdan", "A Yoaz"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5949623093988249835", "cited_by": 1.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:lSLTfruPkqcC", "title": "Power reduction for processor front-end by caching decoded instructions", "published_by": "US Patent 7,653,786, 2010", "authors": ["B Solomon", "R Ronen", "D Orenstien"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6984879527655445", "cited_by": 1.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:D_sINldO8mEC", "title": "Method and system for safe data dependency collapsing based on control-flow speculation", "published_by": "US Patent 7,284,116, 2007", "authors": ["SJ Jourdan", "F Gabbay", "R Ronen", "A Yoaz"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18170263808126057949", "cited_by": 1.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:q3CdL3IzO_QC", "title": "Understanding Bulk-Bitwise Processing In-Memory Through Database Analytics", "published_by": "IEEE Transactions on Emerging Topics in Computing, 2023", "authors": ["B Perach", "R Ronen", "B Kimelfeld", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:foquWX3nUaYC", "title": "CUDA-PIM: End-to-End Integration of Digital Processing-in-Memory from High-Level C++ to Microarchitectural Design", "published_by": "arXiv preprint arXiv:2308.14007, 2023", "authors": ["O Leitersdorf", "R Ronen", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:HbR8gkJAVGIC", "title": "Accelerating Relational Database Analytical Processing with Bulk-Bitwise Processing-in-Memory", "published_by": "2023 21st IEEE Interregional NEWCAS Conference (NEWCAS), 1-5, 2023", "authors": ["B Perach", "R Ronen", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:Dip1O2bNi0gC", "title": "ConvPIM: Evaluating Digital Processing-in-Memory through Convolutional Neural Network Acceleration", "published_by": "arXiv preprint arXiv:2305.04122, 2023", "authors": ["O Leitersdorf", "R Ronen", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:EYYDruWGBe4C", "title": "Aggregated page fault signaling and handling", "published_by": "US Patent 11,275,637, 2022", "authors": ["B Ginzburg", "R Ronen", "I Osadchiy"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:MLfJN-KU85MC", "title": "Supporting Information for\" Efficient Training of the Memristive Deep Belief Net Immune to Non-Idealities of the Synaptic Devices\"", "published_by": "Authorea Preprints, 2022", "authors": ["W Wang", "B Hoffer", "T Greenberg-Toledo", "Y Li", "M Zou", "E Herbelin", "R Ronen", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:BUYA1_V_uYcC", "title": "The Bitlet Model", "published_by": "arXiv preprint arXiv:2107.10308, 2021", "authors": ["K Korgaonkar", "R Ronen", "A Chattopadhyay", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:gsN89kCJA0AC", "title": "abstractPIM: A Technology Backward-Compatible Compilation Flow for Processing-In-Memory", "published_by": "VLSI-SoC: Design Trends: 28th IFIP WG 10.5/IEEE International Conference on\u00a0\u2026, 2021", "authors": ["A Eliahu", "R Ben-Hur", "R Ronen", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:ML0RJ9NH7IQC", "title": "Mechanism for issuing requests to an accelerator from multiple threads", "published_by": "US Patent App. 16/729,760, 2020", "authors": ["R Ronen", "B Ginzburg", "E Weissmann"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:KUbvn5osdkgC", "title": "Memristor-based in-memory logic and its application in image processing", "published_by": "Memristive Devices for Brain-Inspired Computing, 175-194, 2020", "authors": ["A Haj-Ali", "R Ronen", "R Ben-Hur", "N Wald", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:EkHepimYqZsC", "title": "Aggregated page fault signaling and handling", "published_by": "US Patent App. 16/234,539, 2019", "authors": ["B Ginzburg", "R Ronen", "I Osadchiy"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:eflP2zaiRacC", "title": "Aggregated page fault signaling and handling", "published_by": "US Patent 10,255,126, 2019", "authors": ["B Ginzburg", "R Ronen", "I Osadchiy"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:ns9cj8rnVeAC", "title": "Aggregated page fault signaling and handline", "published_by": "US Patent 9,891,980, 2018", "authors": ["B Ginzburg", "R Ronen", "I Osadchiy"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:OU6Ihb5iCvQC", "title": "Dynamic pinning of virtual pages shared between different type processors of a heterogeneous computing platform", "published_by": "US Patent 9,747,221, 2017", "authors": ["G Sheaffer", "B Ginzburg", "R Ronen", "E Weissmann"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:L7CI7m0gUJcC", "title": "Submissions: https://mc. manuscriptcentral. com/micro-cs Author guidelines", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:ZHo1McVdvXMC", "title": "Meta predictor restoration upon detecting misprediction", "published_by": "US Patent 8,943,298, 2015", "authors": ["S Jourdan", "A Yoaz", "M Erez", "R Ronen"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:u_35RYKgDlwC", "title": "Submissions: https://mc. manuscriptcentral. com/micro-cs Author guidelines", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:4OULZ7Gr8RgC", "title": "Submissions: https://mc. manuscriptcentral. com/micro-cs Author guidelines", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:4fKUyHm3Qg0C", "title": "Submissions: https://mc. manuscriptcentral. com/micro-cs Author guidelines", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:yD5IFk8b50cC", "title": "Submissions: https://mc. manuscriptcentral. com/micro-cs Author guidelines", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:3s1wT3WcHBgC", "title": "Submissions: https://mc. manuscriptcentral. com/micro-cs Author guidelines", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:u9iWguZQMMsC", "title": "Submissions: https://mc. manuscriptcentral. com/micro-cs Author guidelines", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:HoB7MX3m0LUC", "title": "Submissions: https://mc. manuscriptcentral. com/micro-cs Author guidelines", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:pyW8ca7W8N0C", "title": "Submissions: https://mc. manuscriptcentral. com/micro-cs Author guidelines", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:NhqRSupF_l8C", "title": "Submissions: https://mc. manuscriptcentral. com/micro-cs Author guidelines", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:UxriW0iASnsC", "title": "Memory cache bank prediction", "published_by": "US Patent 7,644,236, 2010", "authors": ["A Yoaz", "R Ronen", "L Rappoport", "M Erez", "SJ Jourdan", "B Valentine"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:P5F9QuxV20EC", "title": "Editorial Management Joan Taylor Magazine Business Operations Editor Ed Zintel Contributing Editor", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:08ZZubdj9fEC", "title": "Director, Products & Services Evan Butterfield Magazine Business Operations Manager Robin Baldwin Senior Editorial Services Manager", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:l7t_Zn2s7bgC", "title": "Enhanced virtual renaming scheme and deadlock prevention therefor", "published_by": "US Patent 7,539,850, 2009", "authors": ["SJ Jourdan", "R Ronen", "M Bekerman"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:vDijr-p_gm4C", "title": "A Many-Core Intel\u00ae Architecture for Visual Computing", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:K3LRdlH-MEoC", "title": "Editorial Management Margaret Weatherford Associate Staff Editor Ed Zintel Contributing Editors", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:p2g8aNsByqUC", "title": "Managing Editor Margaret Weatherford Associate Staff Editor Ed Zintel Contributing Editors", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:B3FOqHPlNUQC", "title": "Guest Editors' Introduction: Micro's Top Picks from the Microarchitecture Conferences", "published_by": "IEEE micro 27 (1), 8-11, 2007", "authors": ["R Ronen", "A Gonzalez"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:EUQCXRtRnyEC", "title": "Micro's top picks from the microarchitecture conferences-Guest Editors' introduction", "published_by": "IEEE MICRO 27 (1), 8-11, 2007", "authors": ["R Ronen", "A Gonzalez"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:zA6iFVUQeVQC", "title": "Memory record update filtering", "published_by": "US Patent 6,553,469, 2003", "authors": ["SJ Jourdan", "R Ronen", "M Bekerman"], "cited_by_link": NaN, "cited_by": NaN, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:vbGhcppDl1QC", "title": "Synthesis and In-memory MaPping of Logic Execution for Memristor-Aided loGIC", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:BwyfMAYsbu0C", "title": "Not in Name Alone: A Memristive Memory Processing Unit for Real In-Memory Processing", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:WbkHhVStYXYC", "title": "HPCA-14 Organizing Committee", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:dshw04ExmUIC", "title": "Conference Officers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:nb7KW1ujOQ8C", "title": "New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:bFI3QPDXJZMC", "title": "Early Load Address Resolution Through Register Tracking", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=DdgLjsoAAAAJ&cstart=100&pagesize=100&citation_for_view=DdgLjsoAAAAJ:D03iK_w7-QYC", "title": "Mike Smith Guri Sohi Ilan Spillinger Vijayalakshmi Srinivasan Jared Stark", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["4461", "36", "86"], "Since 2018": ["1285", "19", "48"]}, "chart": {"1999": 26, "2000": 40, "2001": 59, "2002": 69, "2003": 104, "2004": 161, "2005": 141, "2006": 162, "2007": 152, "2008": 202, "2009": 186, "2010": 224, "2011": 295, "2012": 183, "2013": 211, "2014": 226, "2015": 226, "2016": 224, "2017": 218, "2018": 266, "2019": 258, "2020": 186, "2021": 221, "2022": 221, "2023": 128}}, "co_authors": [], "interests": ["Computer Architecture"], "link": "https://scholar.google.com/citations?hl=en&user=DdgLjsoAAAAJ", "name": "Ronny Ronen", "affiliates": [{"name": "Technion", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=15559632040351204626"}]}