// Seed: 1135034680
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  bit id_6;
  assign id_1 = id_3 << -1'b0;
  reg id_7, id_8;
  initial #1 id_6 <= id_8;
endmodule
program module_1 (
    input tri1 id_0,
    input wor  id_1
);
  wire id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_8 = id_3;
  assign id_4#(.id_5(id_8)) = id_6;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_1,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
