`timescale 1ns / 1ps

module ROM (
                     input [9:0]   address,
                     output [31:0]   data_out
                     );

	reg [31:0] mem[0:1023];

	assign data_out = mem[address];

	initial
	begin
	$readmemh ("meminit.hex",mem,0,1023);
	end

endmodule
