{
  "module_name": "rt5659.h",
  "hash_id": "80cd4ee046205ade575fcb61685d3317e709abd4cd51f3104bb66165833d807a",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5659.h",
  "human_readable_source": " \n \n\n#ifndef __RT5659_H__\n#define __RT5659_H__\n\n#include <sound/rt5659.h>\n\n#define DEVICE_ID 0x6311\n\n \n#define RT5659_RESET\t\t\t\t0x0000\n#define RT5659_VENDOR_ID\t\t\t0x00fd\n#define RT5659_VENDOR_ID_1\t\t\t0x00fe\n#define RT5659_DEVICE_ID\t\t\t0x00ff\n \n#define RT5659_SPO_VOL\t\t\t\t0x0001\n#define RT5659_HP_VOL\t\t\t\t0x0002\n#define RT5659_LOUT\t\t\t\t0x0003\n#define RT5659_MONO_OUT\t\t\t\t0x0004\n#define RT5659_HPL_GAIN\t\t\t\t0x0005\n#define RT5659_HPR_GAIN\t\t\t\t0x0006\n#define RT5659_MONO_GAIN\t\t\t0x0007\n#define RT5659_SPDIF_CTRL_1\t\t\t0x0008\n#define RT5659_SPDIF_CTRL_2\t\t\t0x0009\n \n#define RT5659_CAL_BST_CTRL\t\t\t0x000a\n#define RT5659_IN1_IN2\t\t\t\t0x000c\n#define RT5659_IN3_IN4\t\t\t\t0x000d\n#define RT5659_INL1_INR1_VOL\t\t\t0x000f\n \n#define RT5659_EJD_CTRL_1\t\t\t0x0010\n#define RT5659_EJD_CTRL_2\t\t\t0x0011\n#define RT5659_EJD_CTRL_3\t\t\t0x0012\n#define RT5659_SILENCE_CTRL\t\t\t0x0015\n#define RT5659_PSV_CTRL\t\t\t\t0x0016\n \n#define RT5659_SIDETONE_CTRL\t\t\t0x0018\n \n#define RT5659_DAC1_DIG_VOL\t\t\t0x0019\n#define RT5659_DAC2_DIG_VOL\t\t\t0x001a\n#define RT5659_DAC_CTRL\t\t\t\t0x001b\n#define RT5659_STO1_ADC_DIG_VOL\t\t\t0x001c\n#define RT5659_MONO_ADC_DIG_VOL\t\t\t0x001d\n#define RT5659_STO2_ADC_DIG_VOL\t\t\t0x001e\n#define RT5659_STO1_BOOST\t\t\t0x001f\n#define RT5659_MONO_BOOST\t\t\t0x0020\n#define RT5659_STO2_BOOST\t\t\t0x0021\n#define RT5659_HP_IMP_GAIN_1\t\t\t0x0022\n#define RT5659_HP_IMP_GAIN_2\t\t\t0x0023\n \n#define RT5659_STO1_ADC_MIXER\t\t\t0x0026\n#define RT5659_MONO_ADC_MIXER\t\t\t0x0027\n#define RT5659_AD_DA_MIXER\t\t\t0x0029\n#define RT5659_STO_DAC_MIXER\t\t\t0x002a\n#define RT5659_MONO_DAC_MIXER\t\t\t0x002b\n#define RT5659_DIG_MIXER\t\t\t0x002c\n#define RT5659_A_DAC_MUX\t\t\t0x002d\n#define RT5659_DIG_INF23_DATA\t\t\t0x002f\n \n#define RT5659_PDM_OUT_CTRL\t\t\t0x0031\n#define RT5659_PDM_DATA_CTRL_1\t\t\t0x0032\n#define RT5659_PDM_DATA_CTRL_2\t\t\t0x0033\n#define RT5659_PDM_DATA_CTRL_3\t\t\t0x0034\n#define RT5659_PDM_DATA_CTRL_4\t\t\t0x0035\n#define RT5659_SPDIF_CTRL\t\t\t0x0036\n\n \n#define RT5659_REC1_GAIN\t\t\t0x003a\n#define RT5659_REC1_L1_MIXER\t\t\t0x003b\n#define RT5659_REC1_L2_MIXER\t\t\t0x003c\n#define RT5659_REC1_R1_MIXER\t\t\t0x003d\n#define RT5659_REC1_R2_MIXER\t\t\t0x003e\n#define RT5659_CAL_REC\t\t\t\t0x0040\n#define RT5659_REC2_L1_MIXER\t\t\t0x009b\n#define RT5659_REC2_L2_MIXER\t\t\t0x009c\n#define RT5659_REC2_R1_MIXER\t\t\t0x009d\n#define RT5659_REC2_R2_MIXER\t\t\t0x009e\n#define RT5659_RC_CLK_CTRL\t\t\t0x009f\n \n#define RT5659_SPK_L_MIXER\t\t\t0x0046\n#define RT5659_SPK_R_MIXER\t\t\t0x0047\n#define RT5659_SPO_AMP_GAIN\t\t\t0x0048\n#define RT5659_ALC_BACK_GAIN\t\t\t0x0049\n#define RT5659_MONOMIX_GAIN\t\t\t0x004a\n#define RT5659_MONOMIX_IN_GAIN\t\t\t0x004b\n#define RT5659_OUT_L_GAIN\t\t\t0x004d\n#define RT5659_OUT_L_MIXER\t\t\t0x004e\n#define RT5659_OUT_R_GAIN\t\t\t0x004f\n#define RT5659_OUT_R_MIXER\t\t\t0x0050\n#define RT5659_LOUT_MIXER\t\t\t0x0052\n\n#define RT5659_HAPTIC_GEN_CTRL_1\t\t0x0053\n#define RT5659_HAPTIC_GEN_CTRL_2\t\t0x0054\n#define RT5659_HAPTIC_GEN_CTRL_3\t\t0x0055\n#define RT5659_HAPTIC_GEN_CTRL_4\t\t0x0056\n#define RT5659_HAPTIC_GEN_CTRL_5\t\t0x0057\n#define RT5659_HAPTIC_GEN_CTRL_6\t\t0x0058\n#define RT5659_HAPTIC_GEN_CTRL_7\t\t0x0059\n#define RT5659_HAPTIC_GEN_CTRL_8\t\t0x005a\n#define RT5659_HAPTIC_GEN_CTRL_9\t\t0x005b\n#define RT5659_HAPTIC_GEN_CTRL_10\t\t0x005c\n#define RT5659_HAPTIC_GEN_CTRL_11\t\t0x005d\n#define RT5659_HAPTIC_LPF_CTRL_1\t\t0x005e\n#define RT5659_HAPTIC_LPF_CTRL_2\t\t0x005f\n#define RT5659_HAPTIC_LPF_CTRL_3\t\t0x0060\n \n#define RT5659_PWR_DIG_1\t\t\t0x0061\n#define RT5659_PWR_DIG_2\t\t\t0x0062\n#define RT5659_PWR_ANLG_1\t\t\t0x0063\n#define RT5659_PWR_ANLG_2\t\t\t0x0064\n#define RT5659_PWR_ANLG_3\t\t\t0x0065\n#define RT5659_PWR_MIXER\t\t\t0x0066\n#define RT5659_PWR_VOL\t\t\t\t0x0067\n \n#define RT5659_PRIV_INDEX\t\t\t0x006a\n#define RT5659_CLK_DET\t\t\t\t0x006b\n#define RT5659_PRIV_DATA\t\t\t0x006c\n \n#define RT5659_PRE_DIV_1\t\t\t0x006e\n#define RT5659_PRE_DIV_2\t\t\t0x006f\n \n#define RT5659_I2S1_SDP\t\t\t\t0x0070\n#define RT5659_I2S2_SDP\t\t\t\t0x0071\n#define RT5659_I2S3_SDP\t\t\t\t0x0072\n#define RT5659_ADDA_CLK_1\t\t\t0x0073\n#define RT5659_ADDA_CLK_2\t\t\t0x0074\n#define RT5659_DMIC_CTRL_1\t\t\t0x0075\n#define RT5659_DMIC_CTRL_2\t\t\t0x0076\n \n#define RT5659_TDM_CTRL_1\t\t\t0x0077\n#define RT5659_TDM_CTRL_2\t\t\t0x0078\n#define RT5659_TDM_CTRL_3\t\t\t0x0079\n#define RT5659_TDM_CTRL_4\t\t\t0x007a\n#define RT5659_TDM_CTRL_5\t\t\t0x007b\n\n \n#define RT5659_GLB_CLK\t\t\t\t0x0080\n#define RT5659_PLL_CTRL_1\t\t\t0x0081\n#define RT5659_PLL_CTRL_2\t\t\t0x0082\n#define RT5659_ASRC_1\t\t\t\t0x0083\n#define RT5659_ASRC_2\t\t\t\t0x0084\n#define RT5659_ASRC_3\t\t\t\t0x0085\n#define RT5659_ASRC_4\t\t\t\t0x0086\n#define RT5659_ASRC_5\t\t\t\t0x0087\n#define RT5659_ASRC_6\t\t\t\t0x0088\n#define RT5659_ASRC_7\t\t\t\t0x0089\n#define RT5659_ASRC_8\t\t\t\t0x008a\n#define RT5659_ASRC_9\t\t\t\t0x008b\n#define RT5659_ASRC_10\t\t\t\t0x008c\n#define RT5659_DEPOP_1\t\t\t\t0x008e\n#define RT5659_DEPOP_2\t\t\t\t0x008f\n#define RT5659_DEPOP_3\t\t\t\t0x0090\n#define RT5659_HP_CHARGE_PUMP_1\t\t\t0x0091\n#define RT5659_HP_CHARGE_PUMP_2\t\t\t0x0092\n#define RT5659_MICBIAS_1\t\t\t0x0093\n#define RT5659_MICBIAS_2\t\t\t0x0094\n#define RT5659_ASRC_11\t\t\t\t0x0097\n#define RT5659_ASRC_12\t\t\t\t0x0098\n#define RT5659_ASRC_13\t\t\t\t0x0099\n#define RT5659_REC_M1_M2_GAIN_CTRL\t\t0x009a\n#define RT5659_CLASSD_CTRL_1\t\t\t0x00a0\n#define RT5659_CLASSD_CTRL_2\t\t\t0x00a1\n\n \n#define RT5659_ADC_EQ_CTRL_1\t\t\t0x00ae\n#define RT5659_ADC_EQ_CTRL_2\t\t\t0x00af\n#define RT5659_DAC_EQ_CTRL_1\t\t\t0x00b0\n#define RT5659_DAC_EQ_CTRL_2\t\t\t0x00b1\n#define RT5659_DAC_EQ_CTRL_3\t\t\t0x00b2\n\n#define RT5659_IRQ_CTRL_1\t\t\t0x00b6\n#define RT5659_IRQ_CTRL_2\t\t\t0x00b7\n#define RT5659_IRQ_CTRL_3\t\t\t0x00b8\n#define RT5659_IRQ_CTRL_4\t\t\t0x00ba\n#define RT5659_IRQ_CTRL_5\t\t\t0x00bb\n#define RT5659_IRQ_CTRL_6\t\t\t0x00bc\n#define RT5659_INT_ST_1\t\t\t\t0x00be\n#define RT5659_INT_ST_2\t\t\t\t0x00bf\n#define RT5659_GPIO_CTRL_1\t\t\t0x00c0\n#define RT5659_GPIO_CTRL_2\t\t\t0x00c1\n#define RT5659_GPIO_CTRL_3\t\t\t0x00c2\n#define RT5659_GPIO_CTRL_4\t\t\t0x00c3\n#define RT5659_GPIO_CTRL_5\t\t\t0x00c4\n#define RT5659_GPIO_STA\t\t\t\t0x00c5\n#define RT5659_SINE_GEN_CTRL_1\t\t\t0x00cb\n#define RT5659_SINE_GEN_CTRL_2\t\t\t0x00cc\n#define RT5659_SINE_GEN_CTRL_3\t\t\t0x00cd\n#define RT5659_HP_AMP_DET_CTRL_1\t\t0x00d6\n#define RT5659_HP_AMP_DET_CTRL_2\t\t0x00d7\n#define RT5659_SV_ZCD_1\t\t\t\t0x00d9\n#define RT5659_SV_ZCD_2\t\t\t\t0x00da\n#define RT5659_IL_CMD_1\t\t\t\t0x00db\n#define RT5659_IL_CMD_2\t\t\t\t0x00dc\n#define RT5659_IL_CMD_3\t\t\t\t0x00dd\n#define RT5659_IL_CMD_4\t\t\t\t0x00de\n#define RT5659_4BTN_IL_CMD_1\t\t\t0x00df\n#define RT5659_4BTN_IL_CMD_2\t\t\t0x00e0\n#define RT5659_4BTN_IL_CMD_3\t\t\t0x00e1\n#define RT5659_PSV_IL_CMD_1\t\t\t0x00e4\n#define RT5659_PSV_IL_CMD_2\t\t\t0x00e5\n\n#define RT5659_ADC_STO1_HP_CTRL_1\t\t0x00ea\n#define RT5659_ADC_STO1_HP_CTRL_2\t\t0x00eb\n#define RT5659_ADC_MONO_HP_CTRL_1\t\t0x00ec\n#define RT5659_ADC_MONO_HP_CTRL_2\t\t0x00ed\n#define RT5659_AJD1_CTRL\t\t\t0x00f0\n#define RT5659_AJD2_AJD3_CTRL\t\t\t0x00f1\n#define RT5659_JD1_THD\t\t\t\t0x00f2\n#define RT5659_JD2_THD\t\t\t\t0x00f3\n#define RT5659_JD3_THD\t\t\t\t0x00f4\n#define RT5659_JD_CTRL_1\t\t\t0x00f6\n#define RT5659_JD_CTRL_2\t\t\t0x00f7\n#define RT5659_JD_CTRL_3\t\t\t0x00f8\n#define RT5659_JD_CTRL_4\t\t\t0x00f9\n \n#define RT5659_DIG_MISC\t\t\t\t0x00fa\n#define RT5659_DUMMY_2\t\t\t\t0x00fb\n#define RT5659_DUMMY_3\t\t\t\t0x00fc\n\n#define RT5659_DAC_ADC_DIG_VOL\t\t\t0x0100\n#define RT5659_BIAS_CUR_CTRL_1\t\t\t0x010a\n#define RT5659_BIAS_CUR_CTRL_2\t\t\t0x010b\n#define RT5659_BIAS_CUR_CTRL_3\t\t\t0x010c\n#define RT5659_BIAS_CUR_CTRL_4\t\t\t0x010d\n#define RT5659_BIAS_CUR_CTRL_5\t\t\t0x010e\n#define RT5659_BIAS_CUR_CTRL_6\t\t\t0x010f\n#define RT5659_BIAS_CUR_CTRL_7\t\t\t0x0110\n#define RT5659_BIAS_CUR_CTRL_8\t\t\t0x0111\n#define RT5659_BIAS_CUR_CTRL_9\t\t\t0x0112\n#define RT5659_BIAS_CUR_CTRL_10\t\t\t0x0113\n#define RT5659_MEMORY_TEST\t\t\t0x0116\n#define RT5659_VREF_REC_OP_FB_CAP_CTRL\t\t0x0117\n#define RT5659_CLASSD_0\t\t\t\t0x011a\n#define RT5659_CLASSD_1\t\t\t\t0x011b\n#define RT5659_CLASSD_2\t\t\t\t0x011c\n#define RT5659_CLASSD_3\t\t\t\t0x011d\n#define RT5659_CLASSD_4\t\t\t\t0x011e\n#define RT5659_CLASSD_5\t\t\t\t0x011f\n#define RT5659_CLASSD_6\t\t\t\t0x0120\n#define RT5659_CLASSD_7\t\t\t\t0x0121\n#define RT5659_CLASSD_8\t\t\t\t0x0122\n#define RT5659_CLASSD_9\t\t\t\t0x0123\n#define RT5659_CLASSD_10\t\t\t0x0124\n#define RT5659_CHARGE_PUMP_1\t\t\t0x0125\n#define RT5659_CHARGE_PUMP_2\t\t\t0x0126\n#define RT5659_DIG_IN_CTRL_1\t\t\t0x0132\n#define RT5659_DIG_IN_CTRL_2\t\t\t0x0133\n#define RT5659_PAD_DRIVING_CTRL\t\t\t0x0137\n#define RT5659_SOFT_RAMP_DEPOP\t\t\t0x0138\n#define RT5659_PLL\t\t\t\t0x0139\n#define RT5659_CHOP_DAC\t\t\t\t0x013a\n#define RT5659_CHOP_ADC\t\t\t\t0x013b\n#define RT5659_CALIB_ADC_CTRL\t\t\t0x013c\n#define RT5659_SOFT_RAMP_DEPOP_DAC_CLK_CTRL\t0x013e\n#define RT5659_VOL_TEST\t\t\t\t0x013f\n#define RT5659_TEST_MODE_CTRL_1\t\t\t0x0145\n#define RT5659_TEST_MODE_CTRL_2\t\t\t0x0146\n#define RT5659_TEST_MODE_CTRL_3\t\t\t0x0147\n#define RT5659_TEST_MODE_CTRL_4\t\t\t0x0148\n#define RT5659_BASSBACK_CTRL\t\t\t0x0150\n#define RT5659_MP3_PLUS_CTRL_1\t\t\t0x0151\n#define RT5659_MP3_PLUS_CTRL_2\t\t\t0x0152\n#define RT5659_MP3_HPF_A1\t\t\t0x0153\n#define RT5659_MP3_HPF_A2\t\t\t0x0154\n#define RT5659_MP3_HPF_H0\t\t\t0x0155\n#define RT5659_MP3_LPF_H0\t\t\t0x0156\n#define RT5659_3D_SPK_CTRL\t\t\t0x0157\n#define RT5659_3D_SPK_COEF_1\t\t\t0x0158\n#define RT5659_3D_SPK_COEF_2\t\t\t0x0159\n#define RT5659_3D_SPK_COEF_3\t\t\t0x015a\n#define RT5659_3D_SPK_COEF_4\t\t\t0x015b\n#define RT5659_3D_SPK_COEF_5\t\t\t0x015c\n#define RT5659_3D_SPK_COEF_6\t\t\t0x015d\n#define RT5659_3D_SPK_COEF_7\t\t\t0x015e\n#define RT5659_STO_NG2_CTRL_1\t\t\t0x0160\n#define RT5659_STO_NG2_CTRL_2\t\t\t0x0161\n#define RT5659_STO_NG2_CTRL_3\t\t\t0x0162\n#define RT5659_STO_NG2_CTRL_4\t\t\t0x0163\n#define RT5659_STO_NG2_CTRL_5\t\t\t0x0164\n#define RT5659_STO_NG2_CTRL_6\t\t\t0x0165\n#define RT5659_STO_NG2_CTRL_7\t\t\t0x0166\n#define RT5659_STO_NG2_CTRL_8\t\t\t0x0167\n#define RT5659_MONO_NG2_CTRL_1\t\t\t0x0170\n#define RT5659_MONO_NG2_CTRL_2\t\t\t0x0171\n#define RT5659_MONO_NG2_CTRL_3\t\t\t0x0172\n#define RT5659_MONO_NG2_CTRL_4\t\t\t0x0173\n#define RT5659_MONO_NG2_CTRL_5\t\t\t0x0174\n#define RT5659_MONO_NG2_CTRL_6\t\t\t0x0175\n#define RT5659_MID_HP_AMP_DET\t\t\t0x0190\n#define RT5659_LOW_HP_AMP_DET\t\t\t0x0191\n#define RT5659_LDO_CTRL\t\t\t\t0x0192\n#define RT5659_HP_DECROSS_CTRL_1\t\t0x01b0\n#define RT5659_HP_DECROSS_CTRL_2\t\t0x01b1\n#define RT5659_HP_DECROSS_CTRL_3\t\t0x01b2\n#define RT5659_HP_DECROSS_CTRL_4\t\t0x01b3\n#define RT5659_HP_IMP_SENS_CTRL_1\t\t0x01c0\n#define RT5659_HP_IMP_SENS_CTRL_2\t\t0x01c1\n#define RT5659_HP_IMP_SENS_CTRL_3\t\t0x01c2\n#define RT5659_HP_IMP_SENS_CTRL_4\t\t0x01c3\n#define RT5659_HP_IMP_SENS_MAP_1\t\t0x01c7\n#define RT5659_HP_IMP_SENS_MAP_2\t\t0x01c8\n#define RT5659_HP_IMP_SENS_MAP_3\t\t0x01c9\n#define RT5659_HP_IMP_SENS_MAP_4\t\t0x01ca\n#define RT5659_HP_IMP_SENS_MAP_5\t\t0x01cb\n#define RT5659_HP_IMP_SENS_MAP_6\t\t0x01cc\n#define RT5659_HP_IMP_SENS_MAP_7\t\t0x01cd\n#define RT5659_HP_IMP_SENS_MAP_8\t\t0x01ce\n#define RT5659_HP_LOGIC_CTRL_1\t\t\t0x01da\n#define RT5659_HP_LOGIC_CTRL_2\t\t\t0x01db\n#define RT5659_HP_CALIB_CTRL_1\t\t\t0x01de\n#define RT5659_HP_CALIB_CTRL_2\t\t\t0x01df\n#define RT5659_HP_CALIB_CTRL_3\t\t\t0x01e0\n#define RT5659_HP_CALIB_CTRL_4\t\t\t0x01e1\n#define RT5659_HP_CALIB_CTRL_5\t\t\t0x01e2\n#define RT5659_HP_CALIB_CTRL_6\t\t\t0x01e3\n#define RT5659_HP_CALIB_CTRL_7\t\t\t0x01e4\n#define RT5659_HP_CALIB_CTRL_9\t\t\t0x01e6\n#define RT5659_HP_CALIB_CTRL_10\t\t\t0x01e7\n#define RT5659_HP_CALIB_CTRL_11\t\t\t0x01e8\n#define RT5659_HP_CALIB_STA_1\t\t\t0x01ea\n#define RT5659_HP_CALIB_STA_2\t\t\t0x01eb\n#define RT5659_HP_CALIB_STA_3\t\t\t0x01ec\n#define RT5659_HP_CALIB_STA_4\t\t\t0x01ed\n#define RT5659_HP_CALIB_STA_5\t\t\t0x01ee\n#define RT5659_HP_CALIB_STA_6\t\t\t0x01ef\n#define RT5659_HP_CALIB_STA_7\t\t\t0x01f0\n#define RT5659_HP_CALIB_STA_8\t\t\t0x01f1\n#define RT5659_HP_CALIB_STA_9\t\t\t0x01f2\n#define RT5659_MONO_AMP_CALIB_CTRL_1\t\t0x01f6\n#define RT5659_MONO_AMP_CALIB_CTRL_2\t\t0x01f7\n#define RT5659_MONO_AMP_CALIB_CTRL_3\t\t0x01f8\n#define RT5659_MONO_AMP_CALIB_CTRL_4\t\t0x01f9\n#define RT5659_MONO_AMP_CALIB_CTRL_5\t\t0x01fa\n#define RT5659_MONO_AMP_CALIB_STA_1\t\t0x01fb\n#define RT5659_MONO_AMP_CALIB_STA_2\t\t0x01fc\n#define RT5659_MONO_AMP_CALIB_STA_3\t\t0x01fd\n#define RT5659_MONO_AMP_CALIB_STA_4\t\t0x01fe\n#define RT5659_SPK_PWR_LMT_CTRL_1\t\t0x0200\n#define RT5659_SPK_PWR_LMT_CTRL_2\t\t0x0201\n#define RT5659_SPK_PWR_LMT_CTRL_3\t\t0x0202\n#define RT5659_SPK_PWR_LMT_STA_1\t\t0x0203\n#define RT5659_SPK_PWR_LMT_STA_2\t\t0x0204\n#define RT5659_SPK_PWR_LMT_STA_3\t\t0x0205\n#define RT5659_SPK_PWR_LMT_STA_4\t\t0x0206\n#define RT5659_SPK_PWR_LMT_STA_5\t\t0x0207\n#define RT5659_SPK_PWR_LMT_STA_6\t\t0x0208\n#define RT5659_FLEX_SPK_BST_CTRL_1\t\t0x0256\n#define RT5659_FLEX_SPK_BST_CTRL_2\t\t0x0257\n#define RT5659_FLEX_SPK_BST_CTRL_3\t\t0x0258\n#define RT5659_FLEX_SPK_BST_CTRL_4\t\t0x0259\n#define RT5659_SPK_EX_LMT_CTRL_1\t\t0x025a\n#define RT5659_SPK_EX_LMT_CTRL_2\t\t0x025b\n#define RT5659_SPK_EX_LMT_CTRL_3\t\t0x025c\n#define RT5659_SPK_EX_LMT_CTRL_4\t\t0x025d\n#define RT5659_SPK_EX_LMT_CTRL_5\t\t0x025e\n#define RT5659_SPK_EX_LMT_CTRL_6\t\t0x025f\n#define RT5659_SPK_EX_LMT_CTRL_7\t\t0x0260\n#define RT5659_ADJ_HPF_CTRL_1\t\t\t0x0261\n#define RT5659_ADJ_HPF_CTRL_2\t\t\t0x0262\n#define RT5659_SPK_DC_CAILB_CTRL_1\t\t0x0265\n#define RT5659_SPK_DC_CAILB_CTRL_2\t\t0x0266\n#define RT5659_SPK_DC_CAILB_CTRL_3\t\t0x0267\n#define RT5659_SPK_DC_CAILB_CTRL_4\t\t0x0268\n#define RT5659_SPK_DC_CAILB_CTRL_5\t\t0x0269\n#define RT5659_SPK_DC_CAILB_STA_1\t\t0x026a\n#define RT5659_SPK_DC_CAILB_STA_2\t\t0x026b\n#define RT5659_SPK_DC_CAILB_STA_3\t\t0x026c\n#define RT5659_SPK_DC_CAILB_STA_4\t\t0x026d\n#define RT5659_SPK_DC_CAILB_STA_5\t\t0x026e\n#define RT5659_SPK_DC_CAILB_STA_6\t\t0x026f\n#define RT5659_SPK_DC_CAILB_STA_7\t\t0x0270\n#define RT5659_SPK_DC_CAILB_STA_8\t\t0x0271\n#define RT5659_SPK_DC_CAILB_STA_9\t\t0x0272\n#define RT5659_SPK_DC_CAILB_STA_10\t\t0x0273\n#define RT5659_SPK_VDD_STA_1\t\t\t0x0280\n#define RT5659_SPK_VDD_STA_2\t\t\t0x0281\n#define RT5659_SPK_DC_DET_CTRL_1\t\t0x0282\n#define RT5659_SPK_DC_DET_CTRL_2\t\t0x0283\n#define RT5659_SPK_DC_DET_CTRL_3\t\t0x0284\n#define RT5659_PURE_DC_DET_CTRL_1\t\t0x0290\n#define RT5659_PURE_DC_DET_CTRL_2\t\t0x0291\n#define RT5659_DUMMY_4\t\t\t\t0x02fa\n#define RT5659_DUMMY_5\t\t\t\t0x02fb\n#define RT5659_DUMMY_6\t\t\t\t0x02fc\n#define RT5659_DRC1_CTRL_1\t\t\t0x0300\n#define RT5659_DRC1_CTRL_2\t\t\t0x0301\n#define RT5659_DRC1_CTRL_3\t\t\t0x0302\n#define RT5659_DRC1_CTRL_4\t\t\t0x0303\n#define RT5659_DRC1_CTRL_5\t\t\t0x0304\n#define RT5659_DRC1_CTRL_6\t\t\t0x0305\n#define RT5659_DRC1_HARD_LMT_CTRL_1\t\t0x0306\n#define RT5659_DRC1_HARD_LMT_CTRL_2\t\t0x0307\n#define RT5659_DRC2_CTRL_1\t\t\t0x0308\n#define RT5659_DRC2_CTRL_2\t\t\t0x0309\n#define RT5659_DRC2_CTRL_3\t\t\t0x030a\n#define RT5659_DRC2_CTRL_4\t\t\t0x030b\n#define RT5659_DRC2_CTRL_5\t\t\t0x030c\n#define RT5659_DRC2_CTRL_6\t\t\t0x030d\n#define RT5659_DRC2_HARD_LMT_CTRL_1\t\t0x030e\n#define RT5659_DRC2_HARD_LMT_CTRL_2\t\t0x030f\n#define RT5659_DRC1_PRIV_1\t\t\t0x0310\n#define RT5659_DRC1_PRIV_2\t\t\t0x0311\n#define RT5659_DRC1_PRIV_3\t\t\t0x0312\n#define RT5659_DRC1_PRIV_4\t\t\t0x0313\n#define RT5659_DRC1_PRIV_5\t\t\t0x0314\n#define RT5659_DRC1_PRIV_6\t\t\t0x0315\n#define RT5659_DRC1_PRIV_7\t\t\t0x0316\n#define RT5659_DRC2_PRIV_1\t\t\t0x0317\n#define RT5659_DRC2_PRIV_2\t\t\t0x0318\n#define RT5659_DRC2_PRIV_3\t\t\t0x0319\n#define RT5659_DRC2_PRIV_4\t\t\t0x031a\n#define RT5659_DRC2_PRIV_5\t\t\t0x031b\n#define RT5659_DRC2_PRIV_6\t\t\t0x031c\n#define RT5659_DRC2_PRIV_7\t\t\t0x031d\n#define RT5659_MULTI_DRC_CTRL\t\t\t0x0320\n#define RT5659_CROSS_OVER_1\t\t\t0x0321\n#define RT5659_CROSS_OVER_2\t\t\t0x0322\n#define RT5659_CROSS_OVER_3\t\t\t0x0323\n#define RT5659_CROSS_OVER_4\t\t\t0x0324\n#define RT5659_CROSS_OVER_5\t\t\t0x0325\n#define RT5659_CROSS_OVER_6\t\t\t0x0326\n#define RT5659_CROSS_OVER_7\t\t\t0x0327\n#define RT5659_CROSS_OVER_8\t\t\t0x0328\n#define RT5659_CROSS_OVER_9\t\t\t0x0329\n#define RT5659_CROSS_OVER_10\t\t\t0x032a\n#define RT5659_ALC_PGA_CTRL_1\t\t\t0x0330\n#define RT5659_ALC_PGA_CTRL_2\t\t\t0x0331\n#define RT5659_ALC_PGA_CTRL_3\t\t\t0x0332\n#define RT5659_ALC_PGA_CTRL_4\t\t\t0x0333\n#define RT5659_ALC_PGA_CTRL_5\t\t\t0x0334\n#define RT5659_ALC_PGA_CTRL_6\t\t\t0x0335\n#define RT5659_ALC_PGA_CTRL_7\t\t\t0x0336\n#define RT5659_ALC_PGA_CTRL_8\t\t\t0x0337\n#define RT5659_ALC_PGA_STA_1\t\t\t0x0338\n#define RT5659_ALC_PGA_STA_2\t\t\t0x0339\n#define RT5659_ALC_PGA_STA_3\t\t\t0x033a\n#define RT5659_DAC_L_EQ_PRE_VOL\t\t\t0x0340\n#define RT5659_DAC_R_EQ_PRE_VOL\t\t\t0x0341\n#define RT5659_DAC_L_EQ_POST_VOL\t\t0x0342\n#define RT5659_DAC_R_EQ_POST_VOL\t\t0x0343\n#define RT5659_DAC_L_EQ_LPF1_A1\t\t\t0x0344\n#define RT5659_DAC_L_EQ_LPF1_H0\t\t\t0x0345\n#define RT5659_DAC_R_EQ_LPF1_A1\t\t\t0x0346\n#define RT5659_DAC_R_EQ_LPF1_H0\t\t\t0x0347\n#define RT5659_DAC_L_EQ_BPF2_A1\t\t\t0x0348\n#define RT5659_DAC_L_EQ_BPF2_A2\t\t\t0x0349\n#define RT5659_DAC_L_EQ_BPF2_H0\t\t\t0x034a\n#define RT5659_DAC_R_EQ_BPF2_A1\t\t\t0x034b\n#define RT5659_DAC_R_EQ_BPF2_A2\t\t\t0x034c\n#define RT5659_DAC_R_EQ_BPF2_H0\t\t\t0x034d\n#define RT5659_DAC_L_EQ_BPF3_A1\t\t\t0x034e\n#define RT5659_DAC_L_EQ_BPF3_A2\t\t\t0x034f\n#define RT5659_DAC_L_EQ_BPF3_H0\t\t\t0x0350\n#define RT5659_DAC_R_EQ_BPF3_A1\t\t\t0x0351\n#define RT5659_DAC_R_EQ_BPF3_A2\t\t\t0x0352\n#define RT5659_DAC_R_EQ_BPF3_H0\t\t\t0x0353\n#define RT5659_DAC_L_EQ_BPF4_A1\t\t\t0x0354\n#define RT5659_DAC_L_EQ_BPF4_A2\t\t\t0x0355\n#define RT5659_DAC_L_EQ_BPF4_H0\t\t\t0x0356\n#define RT5659_DAC_R_EQ_BPF4_A1\t\t\t0x0357\n#define RT5659_DAC_R_EQ_BPF4_A2\t\t\t0x0358\n#define RT5659_DAC_R_EQ_BPF4_H0\t\t\t0x0359\n#define RT5659_DAC_L_EQ_HPF1_A1\t\t\t0x035a\n#define RT5659_DAC_L_EQ_HPF1_H0\t\t\t0x035b\n#define RT5659_DAC_R_EQ_HPF1_A1\t\t\t0x035c\n#define RT5659_DAC_R_EQ_HPF1_H0\t\t\t0x035d\n#define RT5659_DAC_L_EQ_HPF2_A1\t\t\t0x035e\n#define RT5659_DAC_L_EQ_HPF2_A2\t\t\t0x035f\n#define RT5659_DAC_L_EQ_HPF2_H0\t\t\t0x0360\n#define RT5659_DAC_R_EQ_HPF2_A1\t\t\t0x0361\n#define RT5659_DAC_R_EQ_HPF2_A2\t\t\t0x0362\n#define RT5659_DAC_R_EQ_HPF2_H0\t\t\t0x0363\n#define RT5659_DAC_L_BI_EQ_BPF1_H0_1\t\t0x0364\n#define RT5659_DAC_L_BI_EQ_BPF1_H0_2\t\t0x0365\n#define RT5659_DAC_L_BI_EQ_BPF1_B1_1\t\t0x0366\n#define RT5659_DAC_L_BI_EQ_BPF1_B1_2\t\t0x0367\n#define RT5659_DAC_L_BI_EQ_BPF1_B2_1\t\t0x0368\n#define RT5659_DAC_L_BI_EQ_BPF1_B2_2\t\t0x0369\n#define RT5659_DAC_L_BI_EQ_BPF1_A1_1\t\t0x036a\n#define RT5659_DAC_L_BI_EQ_BPF1_A1_2\t\t0x036b\n#define RT5659_DAC_L_BI_EQ_BPF1_A2_1\t\t0x036c\n#define RT5659_DAC_L_BI_EQ_BPF1_A2_2\t\t0x036d\n#define RT5659_DAC_R_BI_EQ_BPF1_H0_1\t\t0x036e\n#define RT5659_DAC_R_BI_EQ_BPF1_H0_2\t\t0x036f\n#define RT5659_DAC_R_BI_EQ_BPF1_B1_1\t\t0x0370\n#define RT5659_DAC_R_BI_EQ_BPF1_B1_2\t\t0x0371\n#define RT5659_DAC_R_BI_EQ_BPF1_B2_1\t\t0x0372\n#define RT5659_DAC_R_BI_EQ_BPF1_B2_2\t\t0x0373\n#define RT5659_DAC_R_BI_EQ_BPF1_A1_1\t\t0x0374\n#define RT5659_DAC_R_BI_EQ_BPF1_A1_2\t\t0x0375\n#define RT5659_DAC_R_BI_EQ_BPF1_A2_1\t\t0x0376\n#define RT5659_DAC_R_BI_EQ_BPF1_A2_2\t\t0x0377\n#define RT5659_ADC_L_EQ_LPF1_A1\t\t\t0x03d0\n#define RT5659_ADC_R_EQ_LPF1_A1\t\t\t0x03d1\n#define RT5659_ADC_L_EQ_LPF1_H0\t\t\t0x03d2\n#define RT5659_ADC_R_EQ_LPF1_H0\t\t\t0x03d3\n#define RT5659_ADC_L_EQ_BPF1_A1\t\t\t0x03d4\n#define RT5659_ADC_R_EQ_BPF1_A1\t\t\t0x03d5\n#define RT5659_ADC_L_EQ_BPF1_A2\t\t\t0x03d6\n#define RT5659_ADC_R_EQ_BPF1_A2\t\t\t0x03d7\n#define RT5659_ADC_L_EQ_BPF1_H0\t\t\t0x03d8\n#define RT5659_ADC_R_EQ_BPF1_H0\t\t\t0x03d9\n#define RT5659_ADC_L_EQ_BPF2_A1\t\t\t0x03da\n#define RT5659_ADC_R_EQ_BPF2_A1\t\t\t0x03db\n#define RT5659_ADC_L_EQ_BPF2_A2\t\t\t0x03dc\n#define RT5659_ADC_R_EQ_BPF2_A2\t\t\t0x03dd\n#define RT5659_ADC_L_EQ_BPF2_H0\t\t\t0x03de\n#define RT5659_ADC_R_EQ_BPF2_H0\t\t\t0x03df\n#define RT5659_ADC_L_EQ_BPF3_A1\t\t\t0x03e0\n#define RT5659_ADC_R_EQ_BPF3_A1\t\t\t0x03e1\n#define RT5659_ADC_L_EQ_BPF3_A2\t\t\t0x03e2\n#define RT5659_ADC_R_EQ_BPF3_A2\t\t\t0x03e3\n#define RT5659_ADC_L_EQ_BPF3_H0\t\t\t0x03e4\n#define RT5659_ADC_R_EQ_BPF3_H0\t\t\t0x03e5\n#define RT5659_ADC_L_EQ_BPF4_A1\t\t\t0x03e6\n#define RT5659_ADC_R_EQ_BPF4_A1\t\t\t0x03e7\n#define RT5659_ADC_L_EQ_BPF4_A2\t\t\t0x03e8\n#define RT5659_ADC_R_EQ_BPF4_A2\t\t\t0x03e9\n#define RT5659_ADC_L_EQ_BPF4_H0\t\t\t0x03ea\n#define RT5659_ADC_R_EQ_BPF4_H0\t\t\t0x03eb\n#define RT5659_ADC_L_EQ_HPF1_A1\t\t\t0x03ec\n#define RT5659_ADC_R_EQ_HPF1_A1\t\t\t0x03ed\n#define RT5659_ADC_L_EQ_HPF1_H0\t\t\t0x03ee\n#define RT5659_ADC_R_EQ_HPF1_H0\t\t\t0x03ef\n#define RT5659_ADC_L_EQ_PRE_VOL\t\t\t0x03f0\n#define RT5659_ADC_R_EQ_PRE_VOL\t\t\t0x03f1\n#define RT5659_ADC_L_EQ_POST_VOL\t\t0x03f2\n#define RT5659_ADC_R_EQ_POST_VOL\t\t0x03f3\n\n\n\n \n#define RT5659_L_MUTE\t\t\t\t(0x1 << 15)\n#define RT5659_L_MUTE_SFT\t\t\t15\n#define RT5659_VOL_L_MUTE\t\t\t(0x1 << 14)\n#define RT5659_VOL_L_SFT\t\t\t14\n#define RT5659_R_MUTE\t\t\t\t(0x1 << 7)\n#define RT5659_R_MUTE_SFT\t\t\t7\n#define RT5659_VOL_R_MUTE\t\t\t(0x1 << 6)\n#define RT5659_VOL_R_SFT\t\t\t6\n#define RT5659_L_VOL_MASK\t\t\t(0x3f << 8)\n#define RT5659_L_VOL_SFT\t\t\t8\n#define RT5659_R_VOL_MASK\t\t\t(0x3f)\n#define RT5659_R_VOL_SFT\t\t\t0\n\n \n#define RT5659_G_HP\t\t\t\t(0x1f << 8)\n#define RT5659_G_HP_SFT\t\t\t\t8\n#define RT5659_G_STO_DA_DMIX\t\t\t(0x1f)\n#define RT5659_G_STO_DA_SFT\t\t\t0\n\n \n#define RT5659_IN1_DF_MASK\t\t\t(0x1 << 15)\n#define RT5659_IN1_DF\t\t\t\t15\n#define RT5659_BST1_MASK\t\t\t(0x7f << 8)\n#define RT5659_BST1_SFT\t\t\t\t8\n#define RT5659_BST2_MASK\t\t\t(0x7f)\n#define RT5659_BST2_SFT\t\t\t\t0\n\n \n#define RT5659_IN3_DF_MASK\t\t\t(0x1 << 15)\n#define RT5659_IN3_DF\t\t\t\t15\n#define RT5659_BST3_MASK\t\t\t(0x7f << 8)\n#define RT5659_BST3_SFT\t\t\t\t8\n#define RT5659_IN4_DF_MASK\t\t\t(0x1 << 7)\n#define RT5659_IN4_DF\t\t\t\t7\n#define RT5659_BST4_MASK\t\t\t(0x7f)\n#define RT5659_BST4_SFT\t\t\t\t0\n\n \n#define RT5659_INL_VOL_MASK\t\t\t(0x1f << 8)\n#define RT5659_INL_VOL_SFT\t\t\t8\n#define RT5659_INR_VOL_MASK\t\t\t(0x1f)\n#define RT5659_INR_VOL_SFT\t\t\t0\n\n \n#define RT5659_EMB_JD_EN\t\t\t(0x1 << 15)\n#define RT5659_EMB_JD_EN_SFT\t\t\t15\n#define RT5659_JD_MODE\t\t\t\t(0x1 << 13)\n#define RT5659_JD_MODE_SFT\t\t\t13\n#define RT5659_EXT_JD_EN\t\t\t(0x1 << 11)\n#define RT5659_EXT_JD_EN_SFT\t\t\t11\n#define RT5659_EXT_JD_DIG\t\t\t(0x1 << 9)\n\n \n#define RT5659_EXT_JD_SRC\t\t\t(0x7 << 4)\n#define RT5659_EXT_JD_SRC_SFT\t\t\t4\n#define RT5659_EXT_JD_SRC_GPIO_JD1\t\t(0x0 << 4)\n#define RT5659_EXT_JD_SRC_GPIO_JD2\t\t(0x1 << 4)\n#define RT5659_EXT_JD_SRC_JD1_1\t\t\t(0x2 << 4)\n#define RT5659_EXT_JD_SRC_JD1_2\t\t\t(0x3 << 4)\n#define RT5659_EXT_JD_SRC_JD2\t\t\t(0x4 << 4)\n#define RT5659_EXT_JD_SRC_JD3\t\t\t(0x5 << 4)\n#define RT5659_EXT_JD_SRC_MANUAL\t\t(0x6 << 4)\n\n \n#define RT5659_SIL_DET_MASK\t\t\t(0x1 << 15)\n#define RT5659_SIL_DET_DIS\t\t\t(0x0 << 15)\n#define RT5659_SIL_DET_EN\t\t\t(0x1 << 15)\n\n \n#define RT5659_ST_SEL_MASK\t\t\t(0x7 << 9)\n#define RT5659_ST_SEL_SFT\t\t\t9\n#define RT5659_ST_EN\t\t\t\t(0x1 << 6)\n#define RT5659_ST_EN_SFT\t\t\t6\n\n \n#define RT5659_DAC_L1_VOL_MASK\t\t\t(0xff << 8)\n#define RT5659_DAC_L1_VOL_SFT\t\t\t8\n#define RT5659_DAC_R1_VOL_MASK\t\t\t(0xff)\n#define RT5659_DAC_R1_VOL_SFT\t\t\t0\n\n \n#define RT5659_DAC_L2_VOL_MASK\t\t\t(0xff << 8)\n#define RT5659_DAC_L2_VOL_SFT\t\t\t8\n#define RT5659_DAC_R2_VOL_MASK\t\t\t(0xff)\n#define RT5659_DAC_R2_VOL_SFT\t\t\t0\n\n \n#define RT5659_M_DAC2_L_VOL\t\t\t(0x1 << 13)\n#define RT5659_M_DAC2_L_VOL_SFT\t\t\t13\n#define RT5659_M_DAC2_R_VOL\t\t\t(0x1 << 12)\n#define RT5659_M_DAC2_R_VOL_SFT\t\t\t12\n#define RT5659_DAC_L2_SEL_MASK\t\t\t(0x7 << 4)\n#define RT5659_DAC_L2_SEL_SFT\t\t\t4\n#define RT5659_DAC_R2_SEL_MASK\t\t\t(0x7 << 0)\n#define RT5659_DAC_R2_SEL_SFT\t\t\t0\n\n \n#define RT5659_ADC_L_VOL_MASK\t\t\t(0x7f << 8)\n#define RT5659_ADC_L_VOL_SFT\t\t\t8\n#define RT5659_ADC_R_VOL_MASK\t\t\t(0x7f)\n#define RT5659_ADC_R_VOL_SFT\t\t\t0\n\n \n#define RT5659_MONO_ADC_L_VOL_MASK\t\t(0x7f << 8)\n#define RT5659_MONO_ADC_L_VOL_SFT\t\t8\n#define RT5659_MONO_ADC_R_VOL_MASK\t\t(0x7f)\n#define RT5659_MONO_ADC_R_VOL_SFT\t\t0\n\n \n#define RT5659_STO1_ADC_L_BST_MASK\t\t(0x3 << 14)\n#define RT5659_STO1_ADC_L_BST_SFT\t\t14\n#define RT5659_STO1_ADC_R_BST_MASK\t\t(0x3 << 12)\n#define RT5659_STO1_ADC_R_BST_SFT\t\t12\n\n \n#define RT5659_MONO_ADC_L_BST_MASK\t\t(0x3 << 14)\n#define RT5659_MONO_ADC_L_BST_SFT\t\t14\n#define RT5659_MONO_ADC_R_BST_MASK\t\t(0x3 << 12)\n#define RT5659_MONO_ADC_R_BST_SFT\t\t12\n\n \n#define RT5659_STO2_ADC_L_BST_MASK\t\t(0x3 << 14)\n#define RT5659_STO2_ADC_L_BST_SFT\t\t14\n#define RT5659_STO2_ADC_R_BST_MASK\t\t(0x3 << 12)\n#define RT5659_STO2_ADC_R_BST_SFT\t\t12\n\n \n#define RT5659_M_STO1_ADC_L1\t\t\t(0x1 << 15)\n#define RT5659_M_STO1_ADC_L1_SFT\t\t15\n#define RT5659_M_STO1_ADC_L2\t\t\t(0x1 << 14)\n#define RT5659_M_STO1_ADC_L2_SFT\t\t14\n#define RT5659_STO1_ADC1_SRC_MASK\t\t(0x1 << 13)\n#define RT5659_STO1_ADC1_SRC_SFT\t\t13\n#define RT5659_STO1_ADC1_SRC_ADC\t\t(0x1 << 13)\n#define RT5659_STO1_ADC1_SRC_DACMIX\t\t(0x0 << 13)\n#define RT5659_STO1_ADC_SRC_MASK\t\t(0x1 << 12)\n#define RT5659_STO1_ADC_SRC_SFT\t\t\t12\n#define RT5659_STO1_ADC_SRC_ADC1\t\t(0x1 << 12)\n#define RT5659_STO1_ADC_SRC_ADC2\t\t(0x0 << 12)\n#define RT5659_STO1_ADC2_SRC_MASK\t\t(0x1 << 11)\n#define RT5659_STO1_ADC2_SRC_SFT\t\t11\n#define RT5659_STO1_DMIC_SRC_MASK\t\t(0x1 << 8)\n#define RT5659_STO1_DMIC_SRC_SFT\t\t8\n#define RT5659_STO1_DMIC_SRC_DMIC2\t\t(0x1 << 8)\n#define RT5659_STO1_DMIC_SRC_DMIC1\t\t(0x0 << 8)\n#define RT5659_M_STO1_ADC_R1\t\t\t(0x1 << 6)\n#define RT5659_M_STO1_ADC_R1_SFT\t\t6\n#define RT5659_M_STO1_ADC_R2\t\t\t(0x1 << 5)\n#define RT5659_M_STO1_ADC_R2_SFT\t\t5\n\n \n#define RT5659_M_MONO_ADC_L1\t\t\t(0x1 << 15)\n#define RT5659_M_MONO_ADC_L1_SFT\t\t15\n#define RT5659_M_MONO_ADC_L2\t\t\t(0x1 << 14)\n#define RT5659_M_MONO_ADC_L2_SFT\t\t14\n#define RT5659_MONO_ADC_L2_SRC_MASK\t\t(0x1 << 12)\n#define RT5659_MONO_ADC_L2_SRC_SFT\t\t12\n#define RT5659_MONO_ADC_L1_SRC_MASK\t\t(0x1 << 11)\n#define RT5659_MONO_ADC_L1_SRC_SFT\t\t11\n#define RT5659_MONO_ADC_L_SRC_MASK\t\t(0x3 << 9)\n#define RT5659_MONO_ADC_L_SRC_SFT\t\t9\n#define RT5659_MONO_DMIC_L_SRC_MASK\t\t(0x1 << 8)\n#define RT5659_MONO_DMIC_L_SRC_SFT\t\t8\n#define RT5659_M_MONO_ADC_R1\t\t\t(0x1 << 7)\n#define RT5659_M_MONO_ADC_R1_SFT\t\t7\n#define RT5659_M_MONO_ADC_R2\t\t\t(0x1 << 6)\n#define RT5659_M_MONO_ADC_R2_SFT\t\t6\n#define RT5659_STO2_ADC_SRC_MASK\t\t(0x1 << 5)\n#define RT5659_STO2_ADC_SRC_SFT\t\t\t5\n#define RT5659_MONO_ADC_R2_SRC_MASK\t\t(0x1 << 4)\n#define RT5659_MONO_ADC_R2_SRC_SFT\t\t4\n#define RT5659_MONO_ADC_R1_SRC_MASK\t\t(0x1 << 3)\n#define RT5659_MONO_ADC_R1_SRC_SFT\t\t3\n#define RT5659_MONO_ADC_R_SRC_MASK\t\t(0x3 << 1)\n#define RT5659_MONO_ADC_R_SRC_SFT\t\t1\n#define RT5659_MONO_DMIC_R_SRC_MASK\t\t0x1\n#define RT5659_MONO_DMIC_R_SRC_SFT\t\t0\n\n \n#define RT5659_M_ADCMIX_L\t\t\t(0x1 << 15)\n#define RT5659_M_ADCMIX_L_SFT\t\t\t15\n#define RT5659_M_DAC1_L\t\t\t\t(0x1 << 14)\n#define RT5659_M_DAC1_L_SFT\t\t\t14\n#define RT5659_DAC1_R_SEL_MASK\t\t\t(0x3 << 10)\n#define RT5659_DAC1_R_SEL_SFT\t\t\t10\n#define RT5659_DAC1_R_SEL_IF1\t\t\t(0x0 << 10)\n#define RT5659_DAC1_R_SEL_IF2\t\t\t(0x1 << 10)\n#define RT5659_DAC1_R_SEL_IF3\t\t\t(0x2 << 10)\n#define RT5659_DAC1_L_SEL_MASK\t\t\t(0x3 << 8)\n#define RT5659_DAC1_L_SEL_SFT\t\t\t8\n#define RT5659_DAC1_L_SEL_IF1\t\t\t(0x0 << 8)\n#define RT5659_DAC1_L_SEL_IF2\t\t\t(0x1 << 8)\n#define RT5659_DAC1_L_SEL_IF3\t\t\t(0x2 << 8)\n#define RT5659_M_ADCMIX_R\t\t\t(0x1 << 7)\n#define RT5659_M_ADCMIX_R_SFT\t\t\t7\n#define RT5659_M_DAC1_R\t\t\t\t(0x1 << 6)\n#define RT5659_M_DAC1_R_SFT\t\t\t6\n\n \n#define RT5659_M_DAC_L1_STO_L\t\t\t(0x1 << 15)\n#define RT5659_M_DAC_L1_STO_L_SFT\t\t15\n#define RT5659_G_DAC_L1_STO_L_MASK\t\t(0x1 << 14)\n#define RT5659_G_DAC_L1_STO_L_SFT\t\t14\n#define RT5659_M_DAC_R1_STO_L\t\t\t(0x1 << 13)\n#define RT5659_M_DAC_R1_STO_L_SFT\t\t13\n#define RT5659_G_DAC_R1_STO_L_MASK\t\t(0x1 << 12)\n#define RT5659_G_DAC_R1_STO_L_SFT\t\t12\n#define RT5659_M_DAC_L2_STO_L\t\t\t(0x1 << 11)\n#define RT5659_M_DAC_L2_STO_L_SFT\t\t11\n#define RT5659_G_DAC_L2_STO_L_MASK\t\t(0x1 << 10)\n#define RT5659_G_DAC_L2_STO_L_SFT\t\t10\n#define RT5659_M_DAC_R2_STO_L\t\t\t(0x1 << 9)\n#define RT5659_M_DAC_R2_STO_L_SFT\t\t9\n#define RT5659_G_DAC_R2_STO_L_MASK\t\t(0x1 << 8)\n#define RT5659_G_DAC_R2_STO_L_SFT\t\t8\n#define RT5659_M_DAC_L1_STO_R\t\t\t(0x1 << 7)\n#define RT5659_M_DAC_L1_STO_R_SFT\t\t7\n#define RT5659_G_DAC_L1_STO_R_MASK\t\t(0x1 << 6)\n#define RT5659_G_DAC_L1_STO_R_SFT\t\t6\n#define RT5659_M_DAC_R1_STO_R\t\t\t(0x1 << 5)\n#define RT5659_M_DAC_R1_STO_R_SFT\t\t5\n#define RT5659_G_DAC_R1_STO_R_MASK\t\t(0x1 << 4)\n#define RT5659_G_DAC_R1_STO_R_SFT\t\t4\n#define RT5659_M_DAC_L2_STO_R\t\t\t(0x1 << 3)\n#define RT5659_M_DAC_L2_STO_R_SFT\t\t3\n#define RT5659_G_DAC_L2_STO_R_MASK\t\t(0x1 << 2)\n#define RT5659_G_DAC_L2_STO_R_SFT\t\t2\n#define RT5659_M_DAC_R2_STO_R\t\t\t(0x1 << 1)\n#define RT5659_M_DAC_R2_STO_R_SFT\t\t1\n#define RT5659_G_DAC_R2_STO_R_MASK\t\t(0x1)\n#define RT5659_G_DAC_R2_STO_R_SFT\t\t0\n\n \n#define RT5659_M_DAC_L1_MONO_L\t\t\t(0x1 << 15)\n#define RT5659_M_DAC_L1_MONO_L_SFT\t\t15\n#define RT5659_G_DAC_L1_MONO_L_MASK\t\t(0x1 << 14)\n#define RT5659_G_DAC_L1_MONO_L_SFT\t\t14\n#define RT5659_M_DAC_R1_MONO_L\t\t\t(0x1 << 13)\n#define RT5659_M_DAC_R1_MONO_L_SFT\t\t13\n#define RT5659_G_DAC_R1_MONO_L_MASK\t\t(0x1 << 12)\n#define RT5659_G_DAC_R1_MONO_L_SFT\t\t12\n#define RT5659_M_DAC_L2_MONO_L\t\t\t(0x1 << 11)\n#define RT5659_M_DAC_L2_MONO_L_SFT\t\t11\n#define RT5659_G_DAC_L2_MONO_L_MASK\t\t(0x1 << 10)\n#define RT5659_G_DAC_L2_MONO_L_SFT\t\t10\n#define RT5659_M_DAC_R2_MONO_L\t\t\t(0x1 << 9)\n#define RT5659_M_DAC_R2_MONO_L_SFT\t\t9\n#define RT5659_G_DAC_R2_MONO_L_MASK\t\t(0x1 << 8)\n#define RT5659_G_DAC_R2_MONO_L_SFT\t\t8\n#define RT5659_M_DAC_L1_MONO_R\t\t\t(0x1 << 7)\n#define RT5659_M_DAC_L1_MONO_R_SFT\t\t7\n#define RT5659_G_DAC_L1_MONO_R_MASK\t\t(0x1 << 6)\n#define RT5659_G_DAC_L1_MONO_R_SFT\t\t6\n#define RT5659_M_DAC_R1_MONO_R\t\t\t(0x1 << 5)\n#define RT5659_M_DAC_R1_MONO_R_SFT\t\t5\n#define RT5659_G_DAC_R1_MONO_R_MASK\t\t(0x1 << 4)\n#define RT5659_G_DAC_R1_MONO_R_SFT\t\t4\n#define RT5659_M_DAC_L2_MONO_R\t\t\t(0x1 << 3)\n#define RT5659_M_DAC_L2_MONO_R_SFT\t\t3\n#define RT5659_G_DAC_L2_MONO_R_MASK\t\t(0x1 << 2)\n#define RT5659_G_DAC_L2_MONO_R_SFT\t\t2\n#define RT5659_M_DAC_R2_MONO_R\t\t\t(0x1 << 1)\n#define RT5659_M_DAC_R2_MONO_R_SFT\t\t1\n#define RT5659_G_DAC_R2_MONO_R_MASK\t\t(0x1)\n#define RT5659_G_DAC_R2_MONO_R_SFT\t\t0\n\n \n#define RT5659_M_DAC_MIX_L\t\t\t(0x1 << 7)\n#define RT5659_M_DAC_MIX_L_SFT\t\t\t7\n#define RT5659_DAC_MIX_L_MASK\t\t\t(0x1 << 6)\n#define RT5659_DAC_MIX_L_SFT\t\t\t6\n#define RT5659_M_DAC_MIX_R\t\t\t(0x1 << 5)\n#define RT5659_M_DAC_MIX_R_SFT\t\t\t5\n#define RT5659_DAC_MIX_R_MASK\t\t\t(0x1 << 4)\n#define RT5659_DAC_MIX_R_SFT\t\t\t4\n\n \n#define RT5659_A_DACL1_SEL\t\t\t(0x1 << 3)\n#define RT5659_A_DACL1_SFT\t\t\t3\n#define RT5659_A_DACR1_SEL\t\t\t(0x1 << 2)\n#define RT5659_A_DACR1_SFT\t\t\t2\n#define RT5659_A_DACL2_SEL\t\t\t(0x1 << 1)\n#define RT5659_A_DACL2_SFT\t\t\t1\n#define RT5659_A_DACR2_SEL\t\t\t(0x1 << 0)\n#define RT5659_A_DACR2_SFT\t\t\t0\n\n \n#define RT5659_IF2_ADC3_IN_MASK\t\t\t(0x3 << 14)\n#define RT5659_IF2_ADC3_IN_SFT\t\t\t14\n#define RT5659_IF2_ADC_IN_MASK\t\t\t(0x3 << 12)\n#define RT5659_IF2_ADC_IN_SFT\t\t\t12\n#define RT5659_IF2_DAC_SEL_MASK\t\t\t(0x3 << 10)\n#define RT5659_IF2_DAC_SEL_SFT\t\t\t10\n#define RT5659_IF2_ADC_SEL_MASK\t\t\t(0x3 << 8)\n#define RT5659_IF2_ADC_SEL_SFT\t\t\t8\n#define RT5659_IF3_DAC_SEL_MASK\t\t\t(0x3 << 6)\n#define RT5659_IF3_DAC_SEL_SFT\t\t\t6\n#define RT5659_IF3_ADC_SEL_MASK\t\t\t(0x3 << 4)\n#define RT5659_IF3_ADC_SEL_SFT\t\t\t4\n#define RT5659_IF3_ADC_IN_MASK\t\t\t(0x3 << 0)\n#define RT5659_IF3_ADC_IN_SFT\t\t\t0\n\n \n#define RT5659_PDM1_L_MASK\t\t\t(0x1 << 15)\n#define RT5659_PDM1_L_SFT\t\t\t15\n#define RT5659_M_PDM1_L\t\t\t\t(0x1 << 14)\n#define RT5659_M_PDM1_L_SFT\t\t\t14\n#define RT5659_PDM1_R_MASK\t\t\t(0x1 << 13)\n#define RT5659_PDM1_R_SFT\t\t\t13\n#define RT5659_M_PDM1_R\t\t\t\t(0x1 << 12)\n#define RT5659_M_PDM1_R_SFT\t\t\t12\n#define RT5659_PDM2_BUSY\t\t\t(0x1 << 7)\n#define RT5659_PDM1_BUSY\t\t\t(0x1 << 6)\n#define RT5659_PDM_PATTERN\t\t\t(0x1 << 5)\n#define RT5659_PDM_GAIN\t\t\t\t(0x1 << 4)\n#define RT5659_PDM_DIV_MASK\t\t\t(0x3)\n\n \n#define RT5659_SPDIF_SEL_MASK\t\t\t(0x3 << 0)\n#define RT5659_SPDIF_SEL_SFT\t\t\t0\n\n \n#define RT5659_M_BST1_RM1_L\t\t\t(0x1 << 5)\n#define RT5659_M_BST1_RM1_L_SFT\t\t\t5\n#define RT5659_M_BST2_RM1_L\t\t\t(0x1 << 4)\n#define RT5659_M_BST2_RM1_L_SFT\t\t\t4\n#define RT5659_M_BST3_RM1_L\t\t\t(0x1 << 3)\n#define RT5659_M_BST3_RM1_L_SFT\t\t\t3\n#define RT5659_M_BST4_RM1_L\t\t\t(0x1 << 2)\n#define RT5659_M_BST4_RM1_L_SFT\t\t\t2\n#define RT5659_M_INL_RM1_L\t\t\t(0x1 << 1)\n#define RT5659_M_INL_RM1_L_SFT\t\t\t1\n#define RT5659_M_SPKVOLL_RM1_L\t\t\t(0x1)\n#define RT5659_M_SPKVOLL_RM1_L_SFT\t\t0\n\n \n#define RT5659_M_BST1_RM1_R\t\t\t(0x1 << 5)\n#define RT5659_M_BST1_RM1_R_SFT\t\t\t5\n#define RT5659_M_BST2_RM1_R\t\t\t(0x1 << 4)\n#define RT5659_M_BST2_RM1_R_SFT\t\t\t4\n#define RT5659_M_BST3_RM1_R\t\t\t(0x1 << 3)\n#define RT5659_M_BST3_RM1_R_SFT\t\t\t3\n#define RT5659_M_BST4_RM1_R\t\t\t(0x1 << 2)\n#define RT5659_M_BST4_RM1_R_SFT\t\t\t2\n#define RT5659_M_INR_RM1_R\t\t\t(0x1 << 1)\n#define RT5659_M_INR_RM1_R_SFT\t\t\t1\n#define RT5659_M_HPOVOLR_RM1_R\t\t\t(0x1)\n#define RT5659_M_HPOVOLR_RM1_R_SFT\t\t0\n\n \n#define RT5659_M_BST3_SM_L\t\t\t(0x1 << 4)\n#define RT5659_M_BST3_SM_L_SFT\t\t\t4\n#define RT5659_M_IN_R_SM_L\t\t\t(0x1 << 3)\n#define RT5659_M_IN_R_SM_L_SFT\t\t\t3\n#define RT5659_M_IN_L_SM_L\t\t\t(0x1 << 2)\n#define RT5659_M_IN_L_SM_L_SFT\t\t\t2\n#define RT5659_M_BST1_SM_L\t\t\t(0x1 << 1)\n#define RT5659_M_BST1_SM_L_SFT\t\t\t1\n#define RT5659_M_DAC_L2_SM_L\t\t\t(0x1)\n#define RT5659_M_DAC_L2_SM_L_SFT\t\t0\n\n \n#define RT5659_M_BST3_SM_R\t\t\t(0x1 << 4)\n#define RT5659_M_BST3_SM_R_SFT\t\t\t4\n#define RT5659_M_IN_R_SM_R\t\t\t(0x1 << 3)\n#define RT5659_M_IN_R_SM_R_SFT\t\t\t3\n#define RT5659_M_IN_L_SM_R\t\t\t(0x1 << 2)\n#define RT5659_M_IN_L_SM_R_SFT\t\t\t2\n#define RT5659_M_BST4_SM_R\t\t\t(0x1 << 1)\n#define RT5659_M_BST4_SM_R_SFT\t\t\t1\n#define RT5659_M_DAC_R2_SM_R\t\t\t(0x1)\n#define RT5659_M_DAC_R2_SM_R_SFT\t\t0\n\n \n#define RT5659_M_DAC_L2_SPKOMIX\t\t\t(0x1 << 13)\n#define RT5659_M_DAC_L2_SPKOMIX_SFT\t\t13\n#define RT5659_M_SPKVOLL_SPKOMIX\t\t(0x1 << 12)\n#define RT5659_M_SPKVOLL_SPKOMIX_SFT\t\t12\n#define RT5659_M_DAC_R2_SPKOMIX\t\t\t(0x1 << 9)\n#define RT5659_M_DAC_R2_SPKOMIX_SFT\t\t9\n#define RT5659_M_SPKVOLR_SPKOMIX\t\t(0x1 << 8)\n#define RT5659_M_SPKVOLR_SPKOMIX_SFT\t\t8\n\n \n#define RT5659_M_MONOVOL_MA\t\t\t(0x1 << 9)\n#define RT5659_M_MONOVOL_MA_SFT\t\t\t9\n#define RT5659_M_DAC_L2_MA\t\t\t(0x1 << 8)\n#define RT5659_M_DAC_L2_MA_SFT\t\t\t8\n#define RT5659_M_BST3_MM\t\t\t(0x1 << 4)\n#define RT5659_M_BST3_MM_SFT\t\t\t4\n#define RT5659_M_BST2_MM\t\t\t(0x1 << 3)\n#define RT5659_M_BST2_MM_SFT\t\t\t3\n#define RT5659_M_BST1_MM\t\t\t(0x1 << 2)\n#define RT5659_M_BST1_MM_SFT\t\t\t2\n#define RT5659_M_DAC_R2_MM\t\t\t(0x1 << 1)\n#define RT5659_M_DAC_R2_MM_SFT\t\t\t1\n#define RT5659_M_DAC_L2_MM\t\t\t(0x1)\n#define RT5659_M_DAC_L2_MM_SFT\t\t\t0\n\n \n#define RT5659_G_BST3_OM_L_MASK\t\t\t(0x7 << 12)\n#define RT5659_G_BST3_OM_L_SFT\t\t\t12\n#define RT5659_G_BST2_OM_L_MASK\t\t\t(0x7 << 9)\n#define RT5659_G_BST2_OM_L_SFT\t\t\t9\n#define RT5659_G_BST1_OM_L_MASK\t\t\t(0x7 << 6)\n#define RT5659_G_BST1_OM_L_SFT\t\t\t6\n#define RT5659_G_IN_L_OM_L_MASK\t\t\t(0x7 << 3)\n#define RT5659_G_IN_L_OM_L_SFT\t\t\t3\n#define RT5659_G_DAC_L2_OM_L_MASK\t\t(0x7 << 0)\n#define RT5659_G_DAC_L2_OM_L_SFT\t\t0\n\n \n#define RT5659_M_BST3_OM_L\t\t\t(0x1 << 4)\n#define RT5659_M_BST3_OM_L_SFT\t\t\t4\n#define RT5659_M_BST2_OM_L\t\t\t(0x1 << 3)\n#define RT5659_M_BST2_OM_L_SFT\t\t\t3\n#define RT5659_M_BST1_OM_L\t\t\t(0x1 << 2)\n#define RT5659_M_BST1_OM_L_SFT\t\t\t2\n#define RT5659_M_IN_L_OM_L\t\t\t(0x1 << 1)\n#define RT5659_M_IN_L_OM_L_SFT\t\t\t1\n#define RT5659_M_DAC_L2_OM_L\t\t\t(0x1)\n#define RT5659_M_DAC_L2_OM_L_SFT\t\t0\n\n \n#define RT5659_M_BST4_OM_R\t\t\t(0x1 << 4)\n#define RT5659_M_BST4_OM_R_SFT\t\t\t4\n#define RT5659_M_BST3_OM_R\t\t\t(0x1 << 3)\n#define RT5659_M_BST3_OM_R_SFT\t\t\t3\n#define RT5659_M_BST2_OM_R\t\t\t(0x1 << 2)\n#define RT5659_M_BST2_OM_R_SFT\t\t\t2\n#define RT5659_M_IN_R_OM_R\t\t\t(0x1 << 1)\n#define RT5659_M_IN_R_OM_R_SFT\t\t\t1\n#define RT5659_M_DAC_R2_OM_R\t\t\t(0x1)\n#define RT5659_M_DAC_R2_OM_R_SFT\t\t0\n\n \n#define RT5659_M_DAC_L2_LM\t\t\t(0x1 << 15)\n#define RT5659_M_DAC_L2_LM_SFT\t\t\t15\n#define RT5659_M_DAC_R2_LM\t\t\t(0x1 << 14)\n#define RT5659_M_DAC_R2_LM_SFT\t\t\t14\n#define RT5659_M_OV_L_LM\t\t\t(0x1 << 13)\n#define RT5659_M_OV_L_LM_SFT\t\t\t13\n#define RT5659_M_OV_R_LM\t\t\t(0x1 << 12)\n#define RT5659_M_OV_R_LM_SFT\t\t\t12\n\n \n#define RT5659_PWR_I2S1\t\t\t\t(0x1 << 15)\n#define RT5659_PWR_I2S1_BIT\t\t\t15\n#define RT5659_PWR_I2S2\t\t\t\t(0x1 << 14)\n#define RT5659_PWR_I2S2_BIT\t\t\t14\n#define RT5659_PWR_I2S3\t\t\t\t(0x1 << 13)\n#define RT5659_PWR_I2S3_BIT\t\t\t13\n#define RT5659_PWR_SPDIF\t\t\t(0x1 << 12)\n#define RT5659_PWR_SPDIF_BIT\t\t\t12\n#define RT5659_PWR_DAC_L1\t\t\t(0x1 << 11)\n#define RT5659_PWR_DAC_L1_BIT\t\t\t11\n#define RT5659_PWR_DAC_R1\t\t\t(0x1 << 10)\n#define RT5659_PWR_DAC_R1_BIT\t\t\t10\n#define RT5659_PWR_DAC_L2\t\t\t(0x1 << 9)\n#define RT5659_PWR_DAC_L2_BIT\t\t\t9\n#define RT5659_PWR_DAC_R2\t\t\t(0x1 << 8)\n#define RT5659_PWR_DAC_R2_BIT\t\t\t8\n#define RT5659_PWR_LDO\t\t\t\t(0x1 << 7)\n#define RT5659_PWR_LDO_BIT\t\t\t7\n#define RT5659_PWR_ADC_L1\t\t\t(0x1 << 4)\n#define RT5659_PWR_ADC_L1_BIT\t\t\t4\n#define RT5659_PWR_ADC_R1\t\t\t(0x1 << 3)\n#define RT5659_PWR_ADC_R1_BIT\t\t\t3\n#define RT5659_PWR_ADC_L2\t\t\t(0x1 << 2)\n#define RT5659_PWR_ADC_L2_BIT\t\t\t2\n#define RT5659_PWR_ADC_R2\t\t\t(0x1 << 1)\n#define RT5659_PWR_ADC_R2_BIT\t\t\t1\n#define RT5659_PWR_CLS_D\t\t\t(0x1)\n#define RT5659_PWR_CLS_D_BIT\t\t\t0\n\n \n#define RT5659_PWR_ADC_S1F\t\t\t(0x1 << 15)\n#define RT5659_PWR_ADC_S1F_BIT\t\t\t15\n#define RT5659_PWR_ADC_S2F\t\t\t(0x1 << 14)\n#define RT5659_PWR_ADC_S2F_BIT\t\t\t14\n#define RT5659_PWR_ADC_MF_L\t\t\t(0x1 << 13)\n#define RT5659_PWR_ADC_MF_L_BIT\t\t\t13\n#define RT5659_PWR_ADC_MF_R\t\t\t(0x1 << 12)\n#define RT5659_PWR_ADC_MF_R_BIT\t\t\t12\n#define RT5659_PWR_DAC_S1F\t\t\t(0x1 << 10)\n#define RT5659_PWR_DAC_S1F_BIT\t\t\t10\n#define RT5659_PWR_DAC_MF_L\t\t\t(0x1 << 9)\n#define RT5659_PWR_DAC_MF_L_BIT\t\t\t9\n#define RT5659_PWR_DAC_MF_R\t\t\t(0x1 << 8)\n#define RT5659_PWR_DAC_MF_R_BIT\t\t\t8\n#define RT5659_PWR_PDM1\t\t\t\t(0x1 << 7)\n#define RT5659_PWR_PDM1_BIT\t\t\t7\n\n \n#define RT5659_PWR_VREF1\t\t\t(0x1 << 15)\n#define RT5659_PWR_VREF1_BIT\t\t\t15\n#define RT5659_PWR_FV1\t\t\t\t(0x1 << 14)\n#define RT5659_PWR_FV1_BIT\t\t\t14\n#define RT5659_PWR_VREF2\t\t\t(0x1 << 13)\n#define RT5659_PWR_VREF2_BIT\t\t\t13\n#define RT5659_PWR_FV2\t\t\t\t(0x1 << 12)\n#define RT5659_PWR_FV2_BIT\t\t\t12\n#define RT5659_PWR_VREF3\t\t\t(0x1 << 11)\n#define RT5659_PWR_VREF3_BIT\t\t\t11\n#define RT5659_PWR_FV3\t\t\t\t(0x1 << 10)\n#define RT5659_PWR_FV3_BIT\t\t\t10\n#define RT5659_PWR_MB\t\t\t\t(0x1 << 9)\n#define RT5659_PWR_MB_BIT\t\t\t9\n#define RT5659_PWR_LM\t\t\t\t(0x1 << 8)\n#define RT5659_PWR_LM_BIT\t\t\t8\n#define RT5659_PWR_BG\t\t\t\t(0x1 << 7)\n#define RT5659_PWR_BG_BIT\t\t\t7\n#define RT5659_PWR_MA\t\t\t\t(0x1 << 6)\n#define RT5659_PWR_MA_BIT\t\t\t6\n#define RT5659_PWR_HA_L\t\t\t\t(0x1 << 5)\n#define RT5659_PWR_HA_L_BIT\t\t\t5\n#define RT5659_PWR_HA_R\t\t\t\t(0x1 << 4)\n#define RT5659_PWR_HA_R_BIT\t\t\t4\n\n \n#define RT5659_PWR_BST1\t\t\t\t(0x1 << 15)\n#define RT5659_PWR_BST1_BIT\t\t\t15\n#define RT5659_PWR_BST2\t\t\t\t(0x1 << 14)\n#define RT5659_PWR_BST2_BIT\t\t\t14\n#define RT5659_PWR_BST3\t\t\t\t(0x1 << 13)\n#define RT5659_PWR_BST3_BIT\t\t\t13\n#define RT5659_PWR_BST4\t\t\t\t(0x1 << 12)\n#define RT5659_PWR_BST4_BIT\t\t\t12\n#define RT5659_PWR_MB1\t\t\t\t(0x1 << 11)\n#define RT5659_PWR_MB1_BIT\t\t\t11\n#define RT5659_PWR_MB2\t\t\t\t(0x1 << 10)\n#define RT5659_PWR_MB2_BIT\t\t\t10\n#define RT5659_PWR_MB3\t\t\t\t(0x1 << 9)\n#define RT5659_PWR_MB3_BIT\t\t\t9\n#define RT5659_PWR_BST1_P\t\t\t(0x1 << 6)\n#define RT5659_PWR_BST1_P_BIT\t\t\t6\n#define RT5659_PWR_BST2_P\t\t\t(0x1 << 5)\n#define RT5659_PWR_BST2_P_BIT\t\t\t5\n#define RT5659_PWR_BST3_P\t\t\t(0x1 << 4)\n#define RT5659_PWR_BST3_P_BIT\t\t\t4\n#define RT5659_PWR_BST4_P\t\t\t(0x1 << 3)\n#define RT5659_PWR_BST4_P_BIT\t\t\t3\n#define RT5659_PWR_JD1\t\t\t\t(0x1 << 2)\n#define RT5659_PWR_JD1_BIT\t\t\t2\n#define RT5659_PWR_JD2\t\t\t\t(0x1 << 1)\n#define RT5659_PWR_JD2_BIT\t\t\t1\n#define RT5659_PWR_JD3\t\t\t\t(0x1)\n#define RT5659_PWR_JD3_BIT\t\t\t0\n\n \n#define RT5659_PWR_BST_L\t\t\t(0x1 << 8)\n#define RT5659_PWR_BST_L_BIT\t\t\t8\n#define RT5659_PWR_BST_R\t\t\t(0x1 << 7)\n#define RT5659_PWR_BST_R_BIT\t\t\t7\n#define RT5659_PWR_PLL\t\t\t\t(0x1 << 6)\n#define RT5659_PWR_PLL_BIT\t\t\t6\n#define RT5659_PWR_LDO5\t\t\t\t(0x1 << 5)\n#define RT5659_PWR_LDO5_BIT\t\t\t5\n#define RT5659_PWR_LDO4\t\t\t\t(0x1 << 4)\n#define RT5659_PWR_LDO4_BIT\t\t\t4\n#define RT5659_PWR_LDO3\t\t\t\t(0x1 << 3)\n#define RT5659_PWR_LDO3_BIT\t\t\t3\n#define RT5659_PWR_LDO2\t\t\t\t(0x1 << 2)\n#define RT5659_PWR_LDO2_BIT\t\t\t2\n#define RT5659_PWR_SVD\t\t\t\t(0x1 << 1)\n#define RT5659_PWR_SVD_BIT\t\t\t1\n\n \n#define RT5659_PWR_OM_L\t\t\t\t(0x1 << 15)\n#define RT5659_PWR_OM_L_BIT\t\t\t15\n#define RT5659_PWR_OM_R\t\t\t\t(0x1 << 14)\n#define RT5659_PWR_OM_R_BIT\t\t\t14\n#define RT5659_PWR_SM_L\t\t\t\t(0x1 << 13)\n#define RT5659_PWR_SM_L_BIT\t\t\t13\n#define RT5659_PWR_SM_R\t\t\t\t(0x1 << 12)\n#define RT5659_PWR_SM_R_BIT\t\t\t12\n#define RT5659_PWR_RM1_L\t\t\t(0x1 << 11)\n#define RT5659_PWR_RM1_L_BIT\t\t\t11\n#define RT5659_PWR_RM1_R\t\t\t(0x1 << 10)\n#define RT5659_PWR_RM1_R_BIT\t\t\t10\n#define RT5659_PWR_MM\t\t\t\t(0x1 << 8)\n#define RT5659_PWR_MM_BIT\t\t\t8\n#define RT5659_PWR_RM2_L\t\t\t(0x1 << 3)\n#define RT5659_PWR_RM2_L_BIT\t\t\t3\n#define RT5659_PWR_RM2_R\t\t\t(0x1 << 2)\n#define RT5659_PWR_RM2_R_BIT\t\t\t2\n\n \n#define RT5659_PWR_SV_L\t\t\t\t(0x1 << 15)\n#define RT5659_PWR_SV_L_BIT\t\t\t15\n#define RT5659_PWR_SV_R\t\t\t\t(0x1 << 14)\n#define RT5659_PWR_SV_R_BIT\t\t\t14\n#define RT5659_PWR_OV_L\t\t\t\t(0x1 << 13)\n#define RT5659_PWR_OV_L_BIT\t\t\t13\n#define RT5659_PWR_OV_R\t\t\t\t(0x1 << 12)\n#define RT5659_PWR_OV_R_BIT\t\t\t12\n#define RT5659_PWR_IN_L\t\t\t\t(0x1 << 9)\n#define RT5659_PWR_IN_L_BIT\t\t\t9\n#define RT5659_PWR_IN_R\t\t\t\t(0x1 << 8)\n#define RT5659_PWR_IN_R_BIT\t\t\t8\n#define RT5659_PWR_MV\t\t\t\t(0x1 << 7)\n#define RT5659_PWR_MV_BIT\t\t\t7\n#define RT5659_PWR_MIC_DET\t\t\t(0x1 << 5)\n#define RT5659_PWR_MIC_DET_BIT\t\t\t5\n\n \n#define RT5659_I2S_MS_MASK\t\t\t(0x1 << 15)\n#define RT5659_I2S_MS_SFT\t\t\t15\n#define RT5659_I2S_MS_M\t\t\t\t(0x0 << 15)\n#define RT5659_I2S_MS_S\t\t\t\t(0x1 << 15)\n#define RT5659_I2S_O_CP_MASK\t\t\t(0x3 << 12)\n#define RT5659_I2S_O_CP_SFT\t\t\t12\n#define RT5659_I2S_O_CP_OFF\t\t\t(0x0 << 12)\n#define RT5659_I2S_O_CP_U_LAW\t\t\t(0x1 << 12)\n#define RT5659_I2S_O_CP_A_LAW\t\t\t(0x2 << 12)\n#define RT5659_I2S_I_CP_MASK\t\t\t(0x3 << 10)\n#define RT5659_I2S_I_CP_SFT\t\t\t10\n#define RT5659_I2S_I_CP_OFF\t\t\t(0x0 << 10)\n#define RT5659_I2S_I_CP_U_LAW\t\t\t(0x1 << 10)\n#define RT5659_I2S_I_CP_A_LAW\t\t\t(0x2 << 10)\n#define RT5659_I2S_BP_MASK\t\t\t(0x1 << 8)\n#define RT5659_I2S_BP_SFT\t\t\t8\n#define RT5659_I2S_BP_NOR\t\t\t(0x0 << 8)\n#define RT5659_I2S_BP_INV\t\t\t(0x1 << 8)\n#define RT5659_I2S_DL_MASK\t\t\t(0x3 << 4)\n#define RT5659_I2S_DL_SFT\t\t\t4\n#define RT5659_I2S_DL_16\t\t\t(0x0 << 4)\n#define RT5659_I2S_DL_20\t\t\t(0x1 << 4)\n#define RT5659_I2S_DL_24\t\t\t(0x2 << 4)\n#define RT5659_I2S_DL_8\t\t\t\t(0x3 << 4)\n#define RT5659_I2S_DF_MASK\t\t\t(0x7)\n#define RT5659_I2S_DF_SFT\t\t\t0\n#define RT5659_I2S_DF_I2S\t\t\t(0x0)\n#define RT5659_I2S_DF_LEFT\t\t\t(0x1)\n#define RT5659_I2S_DF_PCM_A\t\t\t(0x2)\n#define RT5659_I2S_DF_PCM_B\t\t\t(0x3)\n#define RT5659_I2S_DF_PCM_A_N\t\t\t(0x6)\n#define RT5659_I2S_DF_PCM_B_N\t\t\t(0x7)\n\n \n#define RT5659_I2S_PD1_MASK\t\t\t(0x7 << 12)\n#define RT5659_I2S_PD1_SFT\t\t\t12\n#define RT5659_I2S_PD1_1\t\t\t(0x0 << 12)\n#define RT5659_I2S_PD1_2\t\t\t(0x1 << 12)\n#define RT5659_I2S_PD1_3\t\t\t(0x2 << 12)\n#define RT5659_I2S_PD1_4\t\t\t(0x3 << 12)\n#define RT5659_I2S_PD1_6\t\t\t(0x4 << 12)\n#define RT5659_I2S_PD1_8\t\t\t(0x5 << 12)\n#define RT5659_I2S_PD1_12\t\t\t(0x6 << 12)\n#define RT5659_I2S_PD1_16\t\t\t(0x7 << 12)\n#define RT5659_I2S_BCLK_MS2_MASK\t\t(0x1 << 11)\n#define RT5659_I2S_BCLK_MS2_SFT\t\t\t11\n#define RT5659_I2S_BCLK_MS2_32\t\t\t(0x0 << 11)\n#define RT5659_I2S_BCLK_MS2_64\t\t\t(0x1 << 11)\n#define RT5659_I2S_PD2_MASK\t\t\t(0x7 << 8)\n#define RT5659_I2S_PD2_SFT\t\t\t8\n#define RT5659_I2S_PD2_1\t\t\t(0x0 << 8)\n#define RT5659_I2S_PD2_2\t\t\t(0x1 << 8)\n#define RT5659_I2S_PD2_3\t\t\t(0x2 << 8)\n#define RT5659_I2S_PD2_4\t\t\t(0x3 << 8)\n#define RT5659_I2S_PD2_6\t\t\t(0x4 << 8)\n#define RT5659_I2S_PD2_8\t\t\t(0x5 << 8)\n#define RT5659_I2S_PD2_12\t\t\t(0x6 << 8)\n#define RT5659_I2S_PD2_16\t\t\t(0x7 << 8)\n#define RT5659_I2S_BCLK_MS3_MASK\t\t(0x1 << 7)\n#define RT5659_I2S_BCLK_MS3_SFT\t\t\t7\n#define RT5659_I2S_BCLK_MS3_32\t\t\t(0x0 << 7)\n#define RT5659_I2S_BCLK_MS3_64\t\t\t(0x1 << 7)\n#define RT5659_I2S_PD3_MASK\t\t\t(0x7 << 4)\n#define RT5659_I2S_PD3_SFT\t\t\t4\n#define RT5659_I2S_PD3_1\t\t\t(0x0 << 4)\n#define RT5659_I2S_PD3_2\t\t\t(0x1 << 4)\n#define RT5659_I2S_PD3_3\t\t\t(0x2 << 4)\n#define RT5659_I2S_PD3_4\t\t\t(0x3 << 4)\n#define RT5659_I2S_PD3_6\t\t\t(0x4 << 4)\n#define RT5659_I2S_PD3_8\t\t\t(0x5 << 4)\n#define RT5659_I2S_PD3_12\t\t\t(0x6 << 4)\n#define RT5659_I2S_PD3_16\t\t\t(0x7 << 4)\n#define RT5659_DAC_OSR_MASK\t\t\t(0x3 << 2)\n#define RT5659_DAC_OSR_SFT\t\t\t2\n#define RT5659_DAC_OSR_128\t\t\t(0x0 << 2)\n#define RT5659_DAC_OSR_64\t\t\t(0x1 << 2)\n#define RT5659_DAC_OSR_32\t\t\t(0x2 << 2)\n#define RT5659_DAC_OSR_16\t\t\t(0x3 << 2)\n#define RT5659_ADC_OSR_MASK\t\t\t(0x3)\n#define RT5659_ADC_OSR_SFT\t\t\t0\n#define RT5659_ADC_OSR_128\t\t\t(0x0)\n#define RT5659_ADC_OSR_64\t\t\t(0x1)\n#define RT5659_ADC_OSR_32\t\t\t(0x2)\n#define RT5659_ADC_OSR_16\t\t\t(0x3)\n\n \n#define RT5659_DMIC_1_EN_MASK\t\t\t(0x1 << 15)\n#define RT5659_DMIC_1_EN_SFT\t\t\t15\n#define RT5659_DMIC_1_DIS\t\t\t(0x0 << 15)\n#define RT5659_DMIC_1_EN\t\t\t(0x1 << 15)\n#define RT5659_DMIC_2_EN_MASK\t\t\t(0x1 << 14)\n#define RT5659_DMIC_2_EN_SFT\t\t\t14\n#define RT5659_DMIC_2_DIS\t\t\t(0x0 << 14)\n#define RT5659_DMIC_2_EN\t\t\t(0x1 << 14)\n#define RT5659_DMIC_1L_LH_MASK\t\t\t(0x1 << 13)\n#define RT5659_DMIC_1L_LH_SFT\t\t\t13\n#define RT5659_DMIC_1L_LH_RISING\t\t(0x0 << 13)\n#define RT5659_DMIC_1L_LH_FALLING\t\t(0x1 << 13)\n#define RT5659_DMIC_1R_LH_MASK\t\t\t(0x1 << 12)\n#define RT5659_DMIC_1R_LH_SFT\t\t\t12\n#define RT5659_DMIC_1R_LH_RISING\t\t(0x0 << 12)\n#define RT5659_DMIC_1R_LH_FALLING\t\t(0x1 << 12)\n#define RT5659_DMIC_2_DP_MASK\t\t\t(0x3 << 10)\n#define RT5659_DMIC_2_DP_SFT\t\t\t10\n#define RT5659_DMIC_2_DP_GPIO6\t\t\t(0x0 << 10)\n#define RT5659_DMIC_2_DP_GPIO10\t\t\t(0x1 << 10)\n#define RT5659_DMIC_2_DP_GPIO12\t\t\t(0x2 << 10)\n#define RT5659_DMIC_2_DP_IN2P\t\t\t(0x3 << 10)\n#define RT5659_DMIC_CLK_MASK\t\t\t(0x7 << 5)\n#define RT5659_DMIC_CLK_SFT\t\t\t5\n#define RT5659_DMIC_1_DP_MASK\t\t\t(0x3 << 0)\n#define RT5659_DMIC_1_DP_SFT\t\t\t0\n#define RT5659_DMIC_1_DP_GPIO5\t\t\t(0x0 << 0)\n#define RT5659_DMIC_1_DP_GPIO9\t\t\t(0x1 << 0)\n#define RT5659_DMIC_1_DP_GPIO11\t\t\t(0x2 << 0)\n#define RT5659_DMIC_1_DP_IN2N\t\t\t(0x3 << 0)\n\n \n#define RT5659_DS_ADC_SLOT01_SFT\t\t14\n#define RT5659_DS_ADC_SLOT23_SFT\t\t12\n#define RT5659_DS_ADC_SLOT45_SFT\t\t10\n#define RT5659_DS_ADC_SLOT67_SFT\t\t8\n#define RT5659_ADCDAT_SRC_MASK\t\t\t0x1f\n#define RT5659_ADCDAT_SRC_SFT\t\t\t0\n\n \n#define RT5659_SCLK_SRC_MASK\t\t\t(0x3 << 14)\n#define RT5659_SCLK_SRC_SFT\t\t\t14\n#define RT5659_SCLK_SRC_MCLK\t\t\t(0x0 << 14)\n#define RT5659_SCLK_SRC_PLL1\t\t\t(0x1 << 14)\n#define RT5659_SCLK_SRC_RCCLK\t\t\t(0x2 << 14)\n#define RT5659_PLL1_SRC_MASK\t\t\t(0x7 << 11)\n#define RT5659_PLL1_SRC_SFT\t\t\t11\n#define RT5659_PLL1_SRC_MCLK\t\t\t(0x0 << 11)\n#define RT5659_PLL1_SRC_BCLK1\t\t\t(0x1 << 11)\n#define RT5659_PLL1_SRC_BCLK2\t\t\t(0x2 << 11)\n#define RT5659_PLL1_SRC_BCLK3\t\t\t(0x3 << 11)\n#define RT5659_PLL1_PD_MASK\t\t\t(0x1 << 3)\n#define RT5659_PLL1_PD_SFT\t\t\t3\n#define RT5659_PLL1_PD_1\t\t\t(0x0 << 3)\n#define RT5659_PLL1_PD_2\t\t\t(0x1 << 3)\n\n#define RT5659_PLL_INP_MAX\t\t\t40000000\n#define RT5659_PLL_INP_MIN\t\t\t256000\n \n#define RT5659_PLL_N_MAX\t\t\t0x001ff\n#define RT5659_PLL_N_MASK\t\t\t(RT5659_PLL_N_MAX << 7)\n#define RT5659_PLL_N_SFT\t\t\t7\n#define RT5659_PLL_K_MAX\t\t\t0x001f\n#define RT5659_PLL_K_MASK\t\t\t(RT5659_PLL_K_MAX)\n#define RT5659_PLL_K_SFT\t\t\t0\n\n \n#define RT5659_PLL_M_MAX\t\t\t0x00f\n#define RT5659_PLL_M_MASK\t\t\t(RT5659_PLL_M_MAX << 12)\n#define RT5659_PLL_M_SFT\t\t\t12\n#define RT5659_PLL_M_BP\t\t\t\t(0x1 << 11)\n#define RT5659_PLL_M_BP_SFT\t\t\t11\n\n \n#define RT5659_I2S3_ASRC_MASK\t\t\t(0x1 << 13)\n#define RT5659_I2S3_ASRC_SFT\t\t\t13\n#define RT5659_I2S2_ASRC_MASK\t\t\t(0x1 << 12)\n#define RT5659_I2S2_ASRC_SFT\t\t\t12\n#define RT5659_I2S1_ASRC_MASK\t\t\t(0x1 << 11)\n#define RT5659_I2S1_ASRC_SFT\t\t\t11\n#define RT5659_DAC_STO_ASRC_MASK\t\t(0x1 << 10)\n#define RT5659_DAC_STO_ASRC_SFT\t\t\t10\n#define RT5659_DAC_MONO_L_ASRC_MASK\t\t(0x1 << 9)\n#define RT5659_DAC_MONO_L_ASRC_SFT\t\t9\n#define RT5659_DAC_MONO_R_ASRC_MASK\t\t(0x1 << 8)\n#define RT5659_DAC_MONO_R_ASRC_SFT\t\t8\n#define RT5659_DMIC_STO1_ASRC_MASK\t\t(0x1 << 7)\n#define RT5659_DMIC_STO1_ASRC_SFT\t\t7\n#define RT5659_DMIC_MONO_L_ASRC_MASK\t\t(0x1 << 5)\n#define RT5659_DMIC_MONO_L_ASRC_SFT\t\t5\n#define RT5659_DMIC_MONO_R_ASRC_MASK\t\t(0x1 << 4)\n#define RT5659_DMIC_MONO_R_ASRC_SFT\t\t4\n#define RT5659_ADC_STO1_ASRC_MASK\t\t(0x1 << 3)\n#define RT5659_ADC_STO1_ASRC_SFT\t\t3\n#define RT5659_ADC_MONO_L_ASRC_MASK\t\t(0x1 << 1)\n#define RT5659_ADC_MONO_L_ASRC_SFT\t\t1\n#define RT5659_ADC_MONO_R_ASRC_MASK\t\t(0x1)\n#define RT5659_ADC_MONO_R_ASRC_SFT\t\t0\n\n \n#define RT5659_DA_STO_T_MASK\t\t\t(0x7 << 12)\n#define RT5659_DA_STO_T_SFT\t\t\t12\n#define RT5659_DA_MONO_L_T_MASK\t\t\t(0x7 << 8)\n#define RT5659_DA_MONO_L_T_SFT\t\t\t8\n#define RT5659_DA_MONO_R_T_MASK\t\t\t(0x7 << 4)\n#define RT5659_DA_MONO_R_T_SFT\t\t\t4\n#define RT5659_AD_STO1_T_MASK\t\t\t(0x7)\n#define RT5659_AD_STO1_T_SFT\t\t\t0\n\n \n#define RT5659_AD_STO2_T_MASK\t\t\t(0x7 << 8)\n#define RT5659_AD_STO2_T_SFT\t\t\t8\n#define RT5659_AD_MONO_L_T_MASK\t\t\t(0x7 << 4)\n#define RT5659_AD_MONO_L_T_SFT\t\t\t4\n#define RT5659_AD_MONO_R_T_MASK\t\t\t(0x7)\n#define RT5659_AD_MONO_R_T_SFT\t\t\t0\n\n \n#define RT5659_I2S1_RATE_MASK\t\t\t(0xf << 12)\n#define RT5659_I2S1_RATE_SFT\t\t\t12\n#define RT5659_I2S2_RATE_MASK\t\t\t(0xf << 8)\n#define RT5659_I2S2_RATE_SFT\t\t\t8\n#define RT5659_I2S3_RATE_MASK\t\t\t(0xf << 4)\n#define RT5659_I2S3_RATE_SFT\t\t\t4\n\n \n#define RT5659_SMT_TRIG_MASK\t\t\t(0x1 << 15)\n#define RT5659_SMT_TRIG_SFT\t\t\t15\n#define RT5659_SMT_TRIG_DIS\t\t\t(0x0 << 15)\n#define RT5659_SMT_TRIG_EN\t\t\t(0x1 << 15)\n#define RT5659_HP_L_SMT_MASK\t\t\t(0x1 << 9)\n#define RT5659_HP_L_SMT_SFT\t\t\t9\n#define RT5659_HP_L_SMT_DIS\t\t\t(0x0 << 9)\n#define RT5659_HP_L_SMT_EN\t\t\t(0x1 << 9)\n#define RT5659_HP_R_SMT_MASK\t\t\t(0x1 << 8)\n#define RT5659_HP_R_SMT_SFT\t\t\t8\n#define RT5659_HP_R_SMT_DIS\t\t\t(0x0 << 8)\n#define RT5659_HP_R_SMT_EN\t\t\t(0x1 << 8)\n#define RT5659_HP_CD_PD_MASK\t\t\t(0x1 << 7)\n#define RT5659_HP_CD_PD_SFT\t\t\t7\n#define RT5659_HP_CD_PD_DIS\t\t\t(0x0 << 7)\n#define RT5659_HP_CD_PD_EN\t\t\t(0x1 << 7)\n#define RT5659_RSTN_MASK\t\t\t(0x1 << 6)\n#define RT5659_RSTN_SFT\t\t\t\t6\n#define RT5659_RSTN_DIS\t\t\t\t(0x0 << 6)\n#define RT5659_RSTN_EN\t\t\t\t(0x1 << 6)\n#define RT5659_RSTP_MASK\t\t\t(0x1 << 5)\n#define RT5659_RSTP_SFT\t\t\t\t5\n#define RT5659_RSTP_DIS\t\t\t\t(0x0 << 5)\n#define RT5659_RSTP_EN\t\t\t\t(0x1 << 5)\n#define RT5659_HP_CO_MASK\t\t\t(0x1 << 4)\n#define RT5659_HP_CO_SFT\t\t\t4\n#define RT5659_HP_CO_DIS\t\t\t(0x0 << 4)\n#define RT5659_HP_CO_EN\t\t\t\t(0x1 << 4)\n#define RT5659_HP_CP_MASK\t\t\t(0x1 << 3)\n#define RT5659_HP_CP_SFT\t\t\t3\n#define RT5659_HP_CP_PD\t\t\t\t(0x0 << 3)\n#define RT5659_HP_CP_PU\t\t\t\t(0x1 << 3)\n#define RT5659_HP_SG_MASK\t\t\t(0x1 << 2)\n#define RT5659_HP_SG_SFT\t\t\t2\n#define RT5659_HP_SG_DIS\t\t\t(0x0 << 2)\n#define RT5659_HP_SG_EN\t\t\t\t(0x1 << 2)\n#define RT5659_HP_DP_MASK\t\t\t(0x1 << 1)\n#define RT5659_HP_DP_SFT\t\t\t1\n#define RT5659_HP_DP_PD\t\t\t\t(0x0 << 1)\n#define RT5659_HP_DP_PU\t\t\t\t(0x1 << 1)\n#define RT5659_HP_CB_MASK\t\t\t(0x1)\n#define RT5659_HP_CB_SFT\t\t\t0\n#define RT5659_HP_CB_PD\t\t\t\t(0x0)\n#define RT5659_HP_CB_PU\t\t\t\t(0x1)\n\n \n#define RT5659_DEPOP_MASK\t\t\t(0x1 << 13)\n#define RT5659_DEPOP_SFT\t\t\t13\n#define RT5659_DEPOP_AUTO\t\t\t(0x0 << 13)\n#define RT5659_DEPOP_MAN\t\t\t(0x1 << 13)\n#define RT5659_RAMP_MASK\t\t\t(0x1 << 12)\n#define RT5659_RAMP_SFT\t\t\t\t12\n#define RT5659_RAMP_DIS\t\t\t\t(0x0 << 12)\n#define RT5659_RAMP_EN\t\t\t\t(0x1 << 12)\n#define RT5659_BPS_MASK\t\t\t\t(0x1 << 11)\n#define RT5659_BPS_SFT\t\t\t\t11\n#define RT5659_BPS_DIS\t\t\t\t(0x0 << 11)\n#define RT5659_BPS_EN\t\t\t\t(0x1 << 11)\n#define RT5659_FAST_UPDN_MASK\t\t\t(0x1 << 10)\n#define RT5659_FAST_UPDN_SFT\t\t\t10\n#define RT5659_FAST_UPDN_DIS\t\t\t(0x0 << 10)\n#define RT5659_FAST_UPDN_EN\t\t\t(0x1 << 10)\n#define RT5659_MRES_MASK\t\t\t(0x3 << 8)\n#define RT5659_MRES_SFT\t\t\t\t8\n#define RT5659_MRES_15MO\t\t\t(0x0 << 8)\n#define RT5659_MRES_25MO\t\t\t(0x1 << 8)\n#define RT5659_MRES_35MO\t\t\t(0x2 << 8)\n#define RT5659_MRES_45MO\t\t\t(0x3 << 8)\n#define RT5659_VLO_MASK\t\t\t\t(0x1 << 7)\n#define RT5659_VLO_SFT\t\t\t\t7\n#define RT5659_VLO_3V\t\t\t\t(0x0 << 7)\n#define RT5659_VLO_32V\t\t\t\t(0x1 << 7)\n#define RT5659_DIG_DP_MASK\t\t\t(0x1 << 6)\n#define RT5659_DIG_DP_SFT\t\t\t6\n#define RT5659_DIG_DP_DIS\t\t\t(0x0 << 6)\n#define RT5659_DIG_DP_EN\t\t\t(0x1 << 6)\n#define RT5659_DP_TH_MASK\t\t\t(0x3 << 4)\n#define RT5659_DP_TH_SFT\t\t\t4\n\n \n#define RT5659_CP_SYS_MASK\t\t\t(0x7 << 12)\n#define RT5659_CP_SYS_SFT\t\t\t12\n#define RT5659_CP_FQ1_MASK\t\t\t(0x7 << 8)\n#define RT5659_CP_FQ1_SFT\t\t\t8\n#define RT5659_CP_FQ2_MASK\t\t\t(0x7 << 4)\n#define RT5659_CP_FQ2_SFT\t\t\t4\n#define RT5659_CP_FQ3_MASK\t\t\t(0x7)\n#define RT5659_CP_FQ3_SFT\t\t\t0\n#define RT5659_CP_FQ_1_5_KHZ\t\t\t0\n#define RT5659_CP_FQ_3_KHZ\t\t\t1\n#define RT5659_CP_FQ_6_KHZ\t\t\t2\n#define RT5659_CP_FQ_12_KHZ\t\t\t3\n#define RT5659_CP_FQ_24_KHZ\t\t\t4\n#define RT5659_CP_FQ_48_KHZ\t\t\t5\n#define RT5659_CP_FQ_96_KHZ\t\t\t6\n#define RT5659_CP_FQ_192_KHZ\t\t\t7\n\n \n#define RT5659_OSW_L_MASK\t\t\t(0x1 << 11)\n#define RT5659_OSW_L_SFT\t\t\t11\n#define RT5659_OSW_L_DIS\t\t\t(0x0 << 11)\n#define RT5659_OSW_L_EN\t\t\t\t(0x1 << 11)\n#define RT5659_OSW_R_MASK\t\t\t(0x1 << 10)\n#define RT5659_OSW_R_SFT\t\t\t10\n#define RT5659_OSW_R_DIS\t\t\t(0x0 << 10)\n#define RT5659_OSW_R_EN\t\t\t\t(0x1 << 10)\n#define RT5659_PM_HP_MASK\t\t\t(0x3 << 8)\n#define RT5659_PM_HP_SFT\t\t\t8\n#define RT5659_PM_HP_LV\t\t\t\t(0x0 << 8)\n#define RT5659_PM_HP_MV\t\t\t\t(0x1 << 8)\n#define RT5659_PM_HP_HV\t\t\t\t(0x2 << 8)\n#define RT5659_IB_HP_MASK\t\t\t(0x3 << 6)\n#define RT5659_IB_HP_SFT\t\t\t6\n#define RT5659_IB_HP_125IL\t\t\t(0x0 << 6)\n#define RT5659_IB_HP_25IL\t\t\t(0x1 << 6)\n#define RT5659_IB_HP_5IL\t\t\t(0x2 << 6)\n#define RT5659_IB_HP_1IL\t\t\t(0x3 << 6)\n\n \n#define RT5659_PVDD_DET_MASK\t\t\t(0x1 << 15)\n#define RT5659_PVDD_DET_SFT\t\t\t15\n#define RT5659_PVDD_DET_DIS\t\t\t(0x0 << 15)\n#define RT5659_PVDD_DET_EN\t\t\t(0x1 << 15)\n#define RT5659_SPK_AG_MASK\t\t\t(0x1 << 14)\n#define RT5659_SPK_AG_SFT\t\t\t14\n#define RT5659_SPK_AG_DIS\t\t\t(0x0 << 14)\n#define RT5659_SPK_AG_EN\t\t\t(0x1 << 14)\n\n \n#define RT5659_MIC1_BS_MASK\t\t\t(0x1 << 15)\n#define RT5659_MIC1_BS_SFT\t\t\t15\n#define RT5659_MIC1_BS_9AV\t\t\t(0x0 << 15)\n#define RT5659_MIC1_BS_75AV\t\t\t(0x1 << 15)\n#define RT5659_MIC2_BS_MASK\t\t\t(0x1 << 14)\n#define RT5659_MIC2_BS_SFT\t\t\t14\n#define RT5659_MIC2_BS_9AV\t\t\t(0x0 << 14)\n#define RT5659_MIC2_BS_75AV\t\t\t(0x1 << 14)\n#define RT5659_MIC1_CLK_MASK\t\t\t(0x1 << 13)\n#define RT5659_MIC1_CLK_SFT\t\t\t13\n#define RT5659_MIC1_CLK_DIS\t\t\t(0x0 << 13)\n#define RT5659_MIC1_CLK_EN\t\t\t(0x1 << 13)\n#define RT5659_MIC2_CLK_MASK\t\t\t(0x1 << 12)\n#define RT5659_MIC2_CLK_SFT\t\t\t12\n#define RT5659_MIC2_CLK_DIS\t\t\t(0x0 << 12)\n#define RT5659_MIC2_CLK_EN\t\t\t(0x1 << 12)\n#define RT5659_MIC1_OVCD_MASK\t\t\t(0x1 << 11)\n#define RT5659_MIC1_OVCD_SFT\t\t\t11\n#define RT5659_MIC1_OVCD_DIS\t\t\t(0x0 << 11)\n#define RT5659_MIC1_OVCD_EN\t\t\t(0x1 << 11)\n#define RT5659_MIC1_OVTH_MASK\t\t\t(0x3 << 9)\n#define RT5659_MIC1_OVTH_SFT\t\t\t9\n#define RT5659_MIC1_OVTH_600UA\t\t\t(0x0 << 9)\n#define RT5659_MIC1_OVTH_1500UA\t\t\t(0x1 << 9)\n#define RT5659_MIC1_OVTH_2000UA\t\t\t(0x2 << 9)\n#define RT5659_MIC2_OVCD_MASK\t\t\t(0x1 << 8)\n#define RT5659_MIC2_OVCD_SFT\t\t\t8\n#define RT5659_MIC2_OVCD_DIS\t\t\t(0x0 << 8)\n#define RT5659_MIC2_OVCD_EN\t\t\t(0x1 << 8)\n#define RT5659_MIC2_OVTH_MASK\t\t\t(0x3 << 6)\n#define RT5659_MIC2_OVTH_SFT\t\t\t6\n#define RT5659_MIC2_OVTH_600UA\t\t\t(0x0 << 6)\n#define RT5659_MIC2_OVTH_1500UA\t\t\t(0x1 << 6)\n#define RT5659_MIC2_OVTH_2000UA\t\t\t(0x2 << 6)\n#define RT5659_PWR_MB_MASK\t\t\t(0x1 << 5)\n#define RT5659_PWR_MB_SFT\t\t\t5\n#define RT5659_PWR_MB_PD\t\t\t(0x0 << 5)\n#define RT5659_PWR_MB_PU\t\t\t(0x1 << 5)\n#define RT5659_PWR_CLK25M_MASK\t\t\t(0x1 << 4)\n#define RT5659_PWR_CLK25M_SFT\t\t\t4\n#define RT5659_PWR_CLK25M_PD\t\t\t(0x0 << 4)\n#define RT5659_PWR_CLK25M_PU\t\t\t(0x1 << 4)\n\n \n#define RT5659_M_BST1_RM2_L\t\t\t(0x1 << 5)\n#define RT5659_M_BST1_RM2_L_SFT\t\t\t5\n#define RT5659_M_BST2_RM2_L\t\t\t(0x1 << 4)\n#define RT5659_M_BST2_RM2_L_SFT\t\t\t4\n#define RT5659_M_BST3_RM2_L\t\t\t(0x1 << 3)\n#define RT5659_M_BST3_RM2_L_SFT\t\t\t3\n#define RT5659_M_BST4_RM2_L\t\t\t(0x1 << 2)\n#define RT5659_M_BST4_RM2_L_SFT\t\t\t2\n#define RT5659_M_OUTVOLL_RM2_L\t\t\t(0x1 << 1)\n#define RT5659_M_OUTVOLL_RM2_L_SFT\t\t1\n#define RT5659_M_SPKVOL_RM2_L\t\t\t(0x1)\n#define RT5659_M_SPKVOL_RM2_L_SFT\t\t0\n\n \n#define RT5659_M_BST1_RM2_R\t\t\t(0x1 << 5)\n#define RT5659_M_BST1_RM2_R_SFT\t\t\t5\n#define RT5659_M_BST2_RM2_R\t\t\t(0x1 << 4)\n#define RT5659_M_BST2_RM2_R_SFT\t\t\t4\n#define RT5659_M_BST3_RM2_R\t\t\t(0x1 << 3)\n#define RT5659_M_BST3_RM2_R_SFT\t\t\t3\n#define RT5659_M_BST4_RM2_R\t\t\t(0x1 << 2)\n#define RT5659_M_BST4_RM2_R_SFT\t\t\t2\n#define RT5659_M_OUTVOLR_RM2_R\t\t\t(0x1 << 1)\n#define RT5659_M_OUTVOLR_RM2_R_SFT\t\t1\n#define RT5659_M_MONOVOL_RM2_R\t\t\t(0x1)\n#define RT5659_M_MONOVOL_RM2_R_SFT\t\t0\n\n \n#define RT5659_POW_CLSD_DB_MASK\t\t\t(0x1 << 9)\n#define RT5659_POW_CLSD_DB_EN\t\t\t(0x1 << 9)\n#define RT5659_POW_CLSD_DB_DIS\t\t\t(0x0 << 9)\n\n \n#define RT5659_EQ_SRC_DAC\t\t\t(0x0 << 15)\n#define RT5659_EQ_SRC_ADC\t\t\t(0x1 << 15)\n#define RT5659_EQ_UPD\t\t\t\t(0x1 << 14)\n#define RT5659_EQ_UPD_BIT\t\t\t14\n#define RT5659_EQ_CD_MASK\t\t\t(0x1 << 13)\n#define RT5659_EQ_CD_SFT\t\t\t13\n#define RT5659_EQ_CD_DIS\t\t\t(0x0 << 13)\n#define RT5659_EQ_CD_EN\t\t\t\t(0x1 << 13)\n#define RT5659_EQ_DITH_MASK\t\t\t(0x3 << 8)\n#define RT5659_EQ_DITH_SFT\t\t\t8\n#define RT5659_EQ_DITH_NOR\t\t\t(0x0 << 8)\n#define RT5659_EQ_DITH_LSB\t\t\t(0x1 << 8)\n#define RT5659_EQ_DITH_LSB_1\t\t\t(0x2 << 8)\n#define RT5659_EQ_DITH_LSB_2\t\t\t(0x3 << 8)\n\n \n#define RT5659_JD1_1_EN_MASK\t\t\t(0x1 << 15)\n#define RT5659_JD1_1_EN_SFT\t\t\t15\n#define RT5659_JD1_1_DIS\t\t\t(0x0 << 15)\n#define RT5659_JD1_1_EN\t\t\t\t(0x1 << 15)\n#define RT5659_JD1_2_EN_MASK\t\t\t(0x1 << 12)\n#define RT5659_JD1_2_EN_SFT\t\t\t12\n#define RT5659_JD1_2_DIS\t\t\t(0x0 << 12)\n#define RT5659_JD1_2_EN\t\t\t\t(0x1 << 12)\n#define RT5659_IL_IRQ_MASK\t\t\t(0x1 << 3)\n#define RT5659_IL_IRQ_DIS\t\t\t(0x0 << 3)\n#define RT5659_IL_IRQ_EN\t\t\t(0x1 << 3)\n\n \n#define RT5659_IRQ_JD_EN\t\t\t(0x1 << 3)\n#define RT5659_IRQ_JD_EN_SFT\t\t\t3\n\n \n#define RT5659_GP1_PIN_MASK\t\t\t(0x1 << 15)\n#define RT5659_GP1_PIN_SFT\t\t\t15\n#define RT5659_GP1_PIN_GPIO1\t\t\t(0x0 << 15)\n#define RT5659_GP1_PIN_IRQ\t\t\t(0x1 << 15)\n#define RT5659_GP2_PIN_MASK\t\t\t(0x1 << 14)\n#define RT5659_GP2_PIN_SFT\t\t\t14\n#define RT5659_GP2_PIN_GPIO2\t\t\t(0x0 << 14)\n#define RT5659_GP2_PIN_DMIC1_SCL\t\t(0x1 << 14)\n#define RT5659_GP3_PIN_MASK\t\t\t(0x1 << 13)\n#define RT5659_GP3_PIN_SFT\t\t\t13\n#define RT5659_GP3_PIN_GPIO3\t\t\t(0x0 << 13)\n#define RT5659_GP3_PIN_PDM_SCL\t\t\t(0x1 << 13)\n#define RT5659_GP4_PIN_MASK\t\t\t(0x1 << 12)\n#define RT5659_GP4_PIN_SFT\t\t\t12\n#define RT5659_GP4_PIN_GPIO4\t\t\t(0x0 << 12)\n#define RT5659_GP4_PIN_PDM_SDA\t\t\t(0x1 << 12)\n#define RT5659_GP5_PIN_MASK\t\t\t(0x1 << 11)\n#define RT5659_GP5_PIN_SFT\t\t\t11\n#define RT5659_GP5_PIN_GPIO5\t\t\t(0x0 << 11)\n#define RT5659_GP5_PIN_DMIC1_SDA\t\t(0x1 << 11)\n#define RT5659_GP6_PIN_MASK\t\t\t(0x1 << 10)\n#define RT5659_GP6_PIN_SFT\t\t\t10\n#define RT5659_GP6_PIN_GPIO6\t\t\t(0x0 << 10)\n#define RT5659_GP6_PIN_DMIC2_SDA\t\t(0x1 << 10)\n#define RT5659_GP7_PIN_MASK\t\t\t(0x1 << 9)\n#define RT5659_GP7_PIN_SFT\t\t\t9\n#define RT5659_GP7_PIN_GPIO7\t\t\t(0x0 << 9)\n#define RT5659_GP7_PIN_PDM_SCL\t\t\t(0x1 << 9)\n#define RT5659_GP8_PIN_MASK\t\t\t(0x1 << 8)\n#define RT5659_GP8_PIN_SFT\t\t\t8\n#define RT5659_GP8_PIN_GPIO8\t\t\t(0x0 << 8)\n#define RT5659_GP8_PIN_PDM_SDA\t\t\t(0x1 << 8)\n#define RT5659_GP9_PIN_MASK\t\t\t(0x1 << 7)\n#define RT5659_GP9_PIN_SFT\t\t\t7\n#define RT5659_GP9_PIN_GPIO9\t\t\t(0x0 << 7)\n#define RT5659_GP9_PIN_DMIC1_SDA\t\t(0x1 << 7)\n#define RT5659_GP10_PIN_MASK\t\t\t(0x1 << 6)\n#define RT5659_GP10_PIN_SFT\t\t\t6\n#define RT5659_GP10_PIN_GPIO10\t\t\t(0x0 << 6)\n#define RT5659_GP10_PIN_DMIC2_SDA\t\t(0x1 << 6)\n#define RT5659_GP11_PIN_MASK\t\t\t(0x1 << 5)\n#define RT5659_GP11_PIN_SFT\t\t\t5\n#define RT5659_GP11_PIN_GPIO11\t\t\t(0x0 << 5)\n#define RT5659_GP11_PIN_DMIC1_SDA\t\t(0x1 << 5)\n#define RT5659_GP12_PIN_MASK\t\t\t(0x1 << 4)\n#define RT5659_GP12_PIN_SFT\t\t\t4\n#define RT5659_GP12_PIN_GPIO12\t\t\t(0x0 << 4)\n#define RT5659_GP12_PIN_DMIC2_SDA\t\t(0x1 << 4)\n#define RT5659_GP13_PIN_MASK\t\t\t(0x3 << 2)\n#define RT5659_GP13_PIN_SFT\t\t\t2\n#define RT5659_GP13_PIN_GPIO13\t\t\t(0x0 << 2)\n#define RT5659_GP13_PIN_SPDIF_SDA\t\t(0x1 << 2)\n#define RT5659_GP13_PIN_DMIC2_SCL\t\t(0x2 << 2)\n#define RT5659_GP13_PIN_PDM_SCL\t\t\t(0x3 << 2)\n#define RT5659_GP15_PIN_MASK\t\t\t(0x3)\n#define RT5659_GP15_PIN_SFT\t\t\t0\n#define RT5659_GP15_PIN_GPIO15\t\t\t(0x0)\n#define RT5659_GP15_PIN_DMIC3_SCL\t\t(0x1)\n#define RT5659_GP15_PIN_PDM_SDA\t\t\t(0x2)\n\n \n#define RT5659_GP1_PF_IN\t\t\t(0x0 << 2)\n#define RT5659_GP1_PF_OUT\t\t\t(0x1 << 2)\n#define RT5659_GP1_PF_MASK\t\t\t(0x1 << 2)\n#define RT5659_GP1_PF_SFT\t\t\t2\n\n \n#define RT5659_I2S2_PIN_MASK\t\t\t(0x1 << 15)\n#define RT5659_I2S2_PIN_SFT\t\t\t15\n#define RT5659_I2S2_PIN_I2S\t\t\t(0x0 << 15)\n#define RT5659_I2S2_PIN_GPIO\t\t\t(0x1 << 15)\n\n \n#define RT5659_SV_MASK\t\t\t\t(0x1 << 15)\n#define RT5659_SV_SFT\t\t\t\t15\n#define RT5659_SV_DIS\t\t\t\t(0x0 << 15)\n#define RT5659_SV_EN\t\t\t\t(0x1 << 15)\n#define RT5659_OUT_SV_MASK\t\t\t(0x1 << 13)\n#define RT5659_OUT_SV_SFT\t\t\t13\n#define RT5659_OUT_SV_DIS\t\t\t(0x0 << 13)\n#define RT5659_OUT_SV_EN\t\t\t(0x1 << 13)\n#define RT5659_HP_SV_MASK\t\t\t(0x1 << 12)\n#define RT5659_HP_SV_SFT\t\t\t12\n#define RT5659_HP_SV_DIS\t\t\t(0x0 << 12)\n#define RT5659_HP_SV_EN\t\t\t\t(0x1 << 12)\n#define RT5659_ZCD_DIG_MASK\t\t\t(0x1 << 11)\n#define RT5659_ZCD_DIG_SFT\t\t\t11\n#define RT5659_ZCD_DIG_DIS\t\t\t(0x0 << 11)\n#define RT5659_ZCD_DIG_EN\t\t\t(0x1 << 11)\n#define RT5659_ZCD_MASK\t\t\t\t(0x1 << 10)\n#define RT5659_ZCD_SFT\t\t\t\t10\n#define RT5659_ZCD_PD\t\t\t\t(0x0 << 10)\n#define RT5659_ZCD_PU\t\t\t\t(0x1 << 10)\n#define RT5659_SV_DLY_MASK\t\t\t(0xf)\n#define RT5659_SV_DLY_SFT\t\t\t0\n\n \n#define RT5659_ZCD_HP_MASK\t\t\t(0x1 << 15)\n#define RT5659_ZCD_HP_SFT\t\t\t15\n#define RT5659_ZCD_HP_DIS\t\t\t(0x0 << 15)\n#define RT5659_ZCD_HP_EN\t\t\t(0x1 << 15)\n\n \n#define RT5659_4BTN_IL_MASK\t\t\t(0x1 << 15)\n#define RT5659_4BTN_IL_EN\t\t\t(0x1 << 15)\n#define RT5659_4BTN_IL_DIS\t\t\t(0x0 << 15)\n\n \n#define RT5659_JD1_MODE_MASK\t\t\t(0x3 << 0)\n#define RT5659_JD1_MODE_0\t\t\t(0x0 << 0)\n#define RT5659_JD1_MODE_1\t\t\t(0x1 << 0)\n#define RT5659_JD1_MODE_2\t\t\t(0x2 << 0)\n\n \n#define RT5659_JD_TRI_HPO_SEL_MASK\t\t(0x7)\n#define RT5659_JD_TRI_HPO_SEL_SFT\t\t(0)\n#define RT5659_JD_HPO_GPIO_JD1\t\t\t(0x0)\n#define RT5659_JD_HPO_JD1_1\t\t\t(0x1)\n#define RT5659_JD_HPO_JD1_2\t\t\t(0x2)\n#define RT5659_JD_HPO_JD2\t\t\t(0x3)\n#define RT5659_JD_HPO_GPIO_JD2\t\t\t(0x4)\n#define RT5659_JD_HPO_JD3\t\t\t(0x5)\n#define RT5659_JD_HPO_JD_D\t\t\t(0x6)\n\n \n#define RT5659_AM_MASK\t\t\t\t(0x1 << 7)\n#define RT5659_AM_EN\t\t\t\t(0x1 << 7)\n#define RT5659_AM_DIS\t\t\t\t(0x1 << 7)\n#define RT5659_DIG_GATE_CTRL\t\t\t0x1\n#define RT5659_DIG_GATE_CTRL_SFT\t\t(0)\n\n \n#define RT5659_M_RF_DIG_MASK\t\t\t(0x1 << 12)\n#define RT5659_M_RF_DIG_SFT\t\t\t12\n#define RT5659_M_RI_DIG\t\t\t\t(0x1 << 11)\n\n \n#define RT5659_CKXEN_DAC1_MASK\t\t\t(0x1 << 13)\n#define RT5659_CKXEN_DAC1_SFT\t\t\t13\n#define RT5659_CKGEN_DAC1_MASK\t\t\t(0x1 << 12)\n#define RT5659_CKGEN_DAC1_SFT\t\t\t12\n#define RT5659_CKXEN_DAC2_MASK\t\t\t(0x1 << 5)\n#define RT5659_CKXEN_DAC2_SFT\t\t\t5\n#define RT5659_CKGEN_DAC2_MASK\t\t\t(0x1 << 4)\n#define RT5659_CKGEN_DAC2_SFT\t\t\t4\n\n \n#define RT5659_CKXEN_ADC1_MASK\t\t\t(0x1 << 13)\n#define RT5659_CKXEN_ADC1_SFT\t\t\t13\n#define RT5659_CKGEN_ADC1_MASK\t\t\t(0x1 << 12)\n#define RT5659_CKGEN_ADC1_SFT\t\t\t12\n#define RT5659_CKXEN_ADC2_MASK\t\t\t(0x1 << 5)\n#define RT5659_CKXEN_ADC2_SFT\t\t\t5\n#define RT5659_CKGEN_ADC2_MASK\t\t\t(0x1 << 4)\n#define RT5659_CKGEN_ADC2_SFT\t\t\t4\n\n \n#define RT5659_AD2DA_LB_MASK\t\t\t(0x1 << 9)\n#define RT5659_AD2DA_LB_SFT\t\t\t9\n\n \n#define RT5659_NG2_EN_MASK\t\t\t(0x1 << 15)\n#define RT5659_NG2_EN\t\t\t\t(0x1 << 15)\n#define RT5659_NG2_DIS\t\t\t\t(0x0 << 15)\n\n \nenum {\n\tRT5659_SCLK_S_MCLK,\n\tRT5659_SCLK_S_PLL1,\n\tRT5659_SCLK_S_RCCLK,\n};\n\n \nenum {\n\tRT5659_PLL1_S_MCLK,\n\tRT5659_PLL1_S_BCLK1,\n\tRT5659_PLL1_S_BCLK2,\n\tRT5659_PLL1_S_BCLK3,\n\tRT5659_PLL1_S_BCLK4,\n};\n\nenum {\n\tRT5659_AIF1,\n\tRT5659_AIF2,\n\tRT5659_AIF3,\n\tRT5659_AIF4,\n\tRT5659_AIFS,\n};\n\nstruct rt5659_pll_code {\n\tbool m_bp;\n\tint m_code;\n\tint n_code;\n\tint k_code;\n};\n\nstruct rt5659_priv {\n\tstruct snd_soc_component *component;\n\tstruct rt5659_platform_data pdata;\n\tstruct regmap *regmap;\n\tstruct gpio_desc *gpiod_ldo1_en;\n\tstruct gpio_desc *gpiod_reset;\n\tstruct snd_soc_jack *hs_jack;\n\tstruct delayed_work jack_detect_work;\n\tstruct clk *mclk;\n\n\tint sysclk;\n\tint sysclk_src;\n\tint lrck[RT5659_AIFS];\n\tint bclk[RT5659_AIFS];\n\tint master[RT5659_AIFS];\n\tint v_id;\n\n\tint pll_src;\n\tint pll_in;\n\tint pll_out;\n\n\tint jack_type;\n\tbool hda_hp_plugged;\n\tbool hda_mic_plugged;\n};\n\nint rt5659_set_jack_detect(struct snd_soc_component *component,\n\tstruct snd_soc_jack *hs_jack);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}