

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Thu Nov  2 04:31:57 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1091961630|  1091971422|  10.920 sec|  10.920 sec|  1091961630|  1091971422|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |                  |     Latency (cycles)    |      Iteration      |  Initiation Interval  |  Trip |          |
        |     Loop Name    |     min    |     max    |       Latency       |  achieved |   target  | Count | Pipelined|
        +------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |- TILE_ROW        |  1091961629|  1091971421|  64233037 ~ 64233613|          -|          -|     17|        no|
        | + BH             |       18170|       18170|                  790|          -|          -|     23|        no|
        |  ++ PAD          |           4|           4|                    1|          -|          -|      4|        no|
        |  ++ BH.2         |         765|         765|                    3|          -|          -|    255|        no|
        | + TILE_OUT       |    64214864|    64215440|    8026858 ~ 8026930|          -|          -|      8|        no|
        |  ++ OUT_ROW_COL  |     7894800|     7894800|                  258|          -|          -|  30600|        no|
        +------------------+------------+------------+---------------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 26 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 14 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 3 
24 --> 25 
25 --> 23 
26 --> 27 2 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 42 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 37 
42 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 43 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 44 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights"   --->   Operation 45 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 46 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 47 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_17, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_28, void @empty_30, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_29, void @empty_30, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_16, void @empty_30, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %h" [src/conv1.cpp:32]   --->   Operation 52 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv1.cpp:32]   --->   Operation 53 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%h_5 = load i8 %h" [src/conv1.cpp:32]   --->   Operation 54 'load' 'h_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_5, i8 255" [src/conv1.cpp:32]   --->   Operation 55 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_OUT.split, void %for.end76" [src/conv1.cpp:32]   --->   Operation 56 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %h_5" [src/conv1.cpp:32]   --->   Operation 57 'zext' 'zext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:32]   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv1.cpp:32]   --->   Operation 59 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%br_ln84 = br void %PAD.i" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 60 'br' 'br_ln84' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln63 = ret" [src/conv1.cpp:63]   --->   Operation 61 'ret' 'ret_ln63' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln84, void %for.inc42.i, i5 0, void %TILE_OUT.split" [src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 62 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 %add_ln84_2, void %for.inc42.i, i13 0, void %TILE_OUT.split" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 63 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.82ns)   --->   "%add_ln84_2 = add i13 %phi_mul, i13 263" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 64 'add' 'add_ln84_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i5 %bh" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 65 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.78ns)   --->   "%icmp_ln84 = icmp_eq  i5 %bh, i5 23" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 66 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.78ns)   --->   "%add_ln84 = add i5 %bh, i5 1" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 67 'add' 'add_ln84' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %PAD.i.split, void %OUT.preheader" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 68 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.78ns)   --->   "%add_ln87 = add i6 %zext_ln84, i6 60" [src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 69 'add' 'add_ln87' <Predicate = (!icmp_ln84)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i6 %add_ln87" [src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 70 'sext' 'sext_ln87' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.76ns)   --->   "%add_ln87_1 = add i10 %sext_ln87, i10 %zext_ln32" [src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 71 'add' 'add_ln87_1' <Predicate = (!icmp_ln84)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln87_1, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 72 'bitselect' 'tmp_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_sgt  i10 %add_ln87_1, i10 254" [src/srcnn.cpp:56->src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 73 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln84)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln87_1, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 74 'bitselect' 'tmp_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln55 = select i1 %tmp_4, i10 0, i10 254" [src/srcnn.cpp:55->src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 75 'select' 'select_ln55' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp_3, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 76 'or' 'or_ln55' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i10 %select_ln55, i10 %add_ln87_1" [src/srcnn.cpp:55->src/conv1.cpp:87->src/conv1.cpp:34]   --->   Operation 77 'select' 'hclamp' <Predicate = (!icmp_ln84)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 78 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln89_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 79 'bitconcatenate' 'shl_ln89_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i12 %shl_ln89_1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 80 'sext' 'sext_ln89' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.89ns)   --->   "%sub_ln89 = sub i20 %shl_ln, i20 %sext_ln89" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 81 'sub' 'sub_ln89' <Predicate = (!icmp_ln84)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln89_2 = sext i20 %sub_ln89" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 82 'sext' 'sext_ln89_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.08ns)   --->   "%add_ln89 = add i64 %sext_ln89_2, i64 %input_ftmap_read" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 83 'add' 'add_ln89' <Predicate = (!icmp_ln84)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln89, i32 2, i32 63" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 84 'partselect' 'trunc_ln' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i62 %trunc_ln" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 85 'sext' 'sext_ln89_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%i1_addr = getelementptr i32 %i1, i64 %sext_ln89_1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 86 'getelementptr' 'i1_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.08ns)   --->   "%add_ln90 = add i64 %add_ln89, i64 1016" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 87 'add' 'add_ln90' <Predicate = (!icmp_ln84)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln90, i32 2, i32 63" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 88 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i62 %trunc_ln2" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 89 'sext' 'sext_ln90' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%i1_addr_1 = getelementptr i32 %i1, i64 %sext_ln90" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 90 'getelementptr' 'i1_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.42ns)   --->   "%br_ln36 = br void %OUT" [src/conv1.cpp:36]   --->   Operation 91 'br' 'br_ln36' <Predicate = (icmp_ln84)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 92 [8/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 92 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 93 [7/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 93 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 94 [8/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 94 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 95 [6/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 95 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 96 [7/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 96 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 97 [5/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 97 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 98 [6/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 98 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 99 [4/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 99 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 100 [5/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 100 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 101 [3/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 101 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 102 [4/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 102 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 103 [2/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 103 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 104 [3/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 104 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 105 [1/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 105 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 106 [2/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 106 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 107 [1/1] (7.30ns)   --->   "%i1_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 107 'read' 'i1_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 108 [1/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 108 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln84 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 23, i64 23, i64 23" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 110 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%left = bitcast i32 %i1_addr_read_1" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 111 'bitcast' 'left' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (7.30ns)   --->   "%i1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_1" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 112 'read' 'i1_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%right = bitcast i32 %i1_addr_1_read" [src/conv1.cpp:90->src/conv1.cpp:34]   --->   Operation 113 'bitcast' 'right' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.42ns)   --->   "%br_ln93 = br void %for.inc.i" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 114 'br' 'br_ln93' <Predicate = true> <Delay = 0.42>

State 14 <SV = 13> <Delay = 2.83>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%p = phi i3 %add_ln93, void %for.inc.i.split, i3 0, void %PAD.i.split" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 115 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i3 %p" [src/conv1.cpp:95->src/conv1.cpp:34]   --->   Operation 116 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.82ns)   --->   "%add_ln95 = add i13 %phi_mul, i13 %zext_ln95" [src/conv1.cpp:95->src/conv1.cpp:34]   --->   Operation 117 'add' 'add_ln95' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i13 %add_ln95" [src/conv1.cpp:95->src/conv1.cpp:34]   --->   Operation 118 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln95_1" [src/conv1.cpp:95->src/conv1.cpp:34]   --->   Operation 119 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i3 %p" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 120 'zext' 'zext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.67ns)   --->   "%icmp_ln93 = icmp_eq  i3 %p, i3 4" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 121 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.67ns)   --->   "%add_ln93 = add i3 %p, i3 1" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 122 'add' 'add_ln93' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.inc.i.split, void %for.end.i" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 123 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%speclooptripcount_ln93 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 124 'speclooptripcount' 'speclooptripcount_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 125 'specloopname' 'specloopname_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.77ns)   --->   "%add_ln96 = add i9 %zext_ln93_1, i9 259" [src/conv1.cpp:96->src/conv1.cpp:34]   --->   Operation 126 'add' 'add_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i9 %add_ln96" [src/conv1.cpp:96->src/conv1.cpp:34]   --->   Operation 127 'zext' 'zext_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.82ns)   --->   "%add_ln96_1 = add i13 %phi_mul, i13 %zext_ln96" [src/conv1.cpp:96->src/conv1.cpp:34]   --->   Operation 128 'add' 'add_ln96_1' <Predicate = (!icmp_ln93)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i13 %add_ln96_1" [src/conv1.cpp:96->src/conv1.cpp:34]   --->   Operation 129 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_4 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln96_1" [src/conv1.cpp:96->src/conv1.cpp:34]   --->   Operation 130 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln95 = store i32 %left, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3" [src/conv1.cpp:95->src/conv1.cpp:34]   --->   Operation 131 'store' 'store_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6049> <RAM>
ST_14 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln96 = store i32 %right, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4" [src/conv1.cpp:96->src/conv1.cpp:34]   --->   Operation 132 'store' 'store_ln96' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6049> <RAM>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc.i" [src/conv1.cpp:93->src/conv1.cpp:34]   --->   Operation 133 'br' 'br_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 134 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 134 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 135 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 135 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 136 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 136 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 137 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 138 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 138 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 139 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 140 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 141 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 141 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 142 [1/1] (0.42ns)   --->   "%br_ln100 = br void %load-store-loop.i" [src/conv1.cpp:100->src/conv1.cpp:34]   --->   Operation 142 'br' 'br_ln100' <Predicate = true> <Delay = 0.42>

State 23 <SV = 22> <Delay = 1.58>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%loop_index_i = phi i8 0, void %for.end.i, i8 %empty_95, void %load-store-loop.i.split"   --->   Operation 143 'phi' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%loop_index_i_cast = zext i8 %loop_index_i"   --->   Operation 144 'zext' 'loop_index_i_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 145 [1/1] (0.76ns)   --->   "%exitcond255 = icmp_eq  i8 %loop_index_i, i8 255"   --->   Operation 145 'icmp' 'exitcond255' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 146 [1/1] (0.76ns)   --->   "%empty_95 = add i8 %loop_index_i, i8 1"   --->   Operation 146 'add' 'empty_95' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond255, void %load-store-loop.i.split, void %for.inc42.i"   --->   Operation 147 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i = add i9 %loop_index_i_cast, i9 4"   --->   Operation 148 'add' 'arrayidx36612_sum_i' <Predicate = (!exitcond255)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_cast241 = zext i9 %arrayidx36612_sum_i"   --->   Operation 149 'zext' 'arrayidx36612_sum_i_cast241' <Predicate = (!exitcond255)> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.82ns)   --->   "%empty_97 = add i13 %phi_mul, i13 %arrayidx36612_sum_i_cast241" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 150 'add' 'empty_97' <Predicate = (!exitcond255)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln84 = br void %PAD.i" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 151 'br' 'br_ln84' <Predicate = (exitcond255)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 152 [1/1] (7.30ns)   --->   "%i1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i1_addr" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 152 'read' 'i1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "%empty_96 = bitcast i32 %i1_addr_read" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 154 'bitcast' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%p_cast = zext i13 %empty_97" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 155 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_5 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %p_cast" [src/conv1.cpp:84->src/conv1.cpp:34]   --->   Operation 156 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (1.23ns)   --->   "%store_ln89 = store i32 %empty_96, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5" [src/conv1.cpp:89->src/conv1.cpp:34]   --->   Operation 157 'store' 'store_ln89' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6049> <RAM>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 158 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 26 <SV = 3> <Delay = 3.19>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "%out = phi i7 %add_ln36, void %for.inc68, i7 0, void %OUT.preheader" [src/conv1.cpp:36]   --->   Operation 159 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %out, i32 6" [src/conv1.cpp:36]   --->   Operation 160 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %tmp_5, void %OUT.split, void %for.inc71" [src/conv1.cpp:36]   --->   Operation 161 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %out" [src/conv1.cpp:36]   --->   Operation 162 'zext' 'zext_ln36' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (2.11ns)   --->   "%mul_ln110 = mul i15 %zext_ln36, i15 324" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 163 'mul' 'mul_ln110' <Predicate = (!tmp_5)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i15 %mul_ln110" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 164 'zext' 'zext_ln110' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (1.08ns)   --->   "%add_ln110 = add i64 %zext_ln110, i64 %conv1_weights_read" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 165 'add' 'add_ln110' <Predicate = (!tmp_5)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln110, i32 2, i32 63" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 166 'partselect' 'trunc_ln110_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %h_5, i8 15" [src/conv1.cpp:32]   --->   Operation 167 'add' 'add_ln32' <Predicate = (tmp_5)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 168 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h" [src/conv1.cpp:32]   --->   Operation 168 'store' 'store_ln32' <Predicate = (tmp_5)> <Delay = 0.42>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv1.cpp:32]   --->   Operation 169 'br' 'br_ln32' <Predicate = (tmp_5)> <Delay = 0.00>

State 27 <SV = 4> <Delay = 7.30>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i62 %trunc_ln110_1" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 170 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 171 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i32 %w1, i64 %sext_ln110" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 171 'getelementptr' 'w1_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 172 [8/8] (7.30ns)   --->   "%empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 172 'readreq' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 5> <Delay = 7.30>
ST_28 : Operation 173 [7/8] (7.30ns)   --->   "%empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 173 'readreq' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 6> <Delay = 7.30>
ST_29 : Operation 174 [6/8] (7.30ns)   --->   "%empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 174 'readreq' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 7> <Delay = 7.30>
ST_30 : Operation 175 [5/8] (7.30ns)   --->   "%empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 175 'readreq' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 8> <Delay = 7.30>
ST_31 : Operation 176 [4/8] (7.30ns)   --->   "%empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 176 'readreq' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 9> <Delay = 7.30>
ST_32 : Operation 177 [3/8] (7.30ns)   --->   "%empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 177 'readreq' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 10> <Delay = 7.30>
ST_33 : Operation 178 [2/8] (7.30ns)   --->   "%empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 178 'readreq' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 11> <Delay = 7.30>
ST_34 : Operation 179 [1/8] (7.30ns)   --->   "%empty_98 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 179 'readreq' 'empty_98' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 12> <Delay = 0.00>
ST_35 : Operation 180 [2/2] (0.00ns)   --->   "%call_ln110 = call void @conv1_Pipeline_LOAD_WEIGHTS_K_L, i32 %w1, i62 %trunc_ln110_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 180 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 13> <Delay = 0.42>
ST_36 : Operation 181 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:36]   --->   Operation 181 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/conv1.cpp:36]   --->   Operation 182 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln110 = call void @conv1_Pipeline_LOAD_WEIGHTS_K_L, i32 %w1, i62 %trunc_ln110_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 183 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 184 [1/1] (0.42ns)   --->   "%br_ln40 = br void %KR" [src/conv1.cpp:40]   --->   Operation 184 'br' 'br_ln40' <Predicate = true> <Delay = 0.42>

State 37 <SV = 14> <Delay = 4.49>
ST_37 : Operation 185 [1/1] (0.00ns)   --->   "%indvar_flatten42 = phi i15 %add_ln40_3, void %arrayidx517.exit, i15 0, void %OUT.split" [src/conv1.cpp:40]   --->   Operation 185 'phi' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 186 [1/1] (0.00ns)   --->   "%o = phi i4 %select_ln40_4, void %arrayidx517.exit, i4 0, void %OUT.split" [src/conv1.cpp:40]   --->   Operation 186 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 187 [1/1] (0.00ns)   --->   "%indvar_flatten27 = phi i12 %select_ln44_2, void %arrayidx517.exit, i12 0, void %OUT.split" [src/conv1.cpp:44]   --->   Operation 187 'phi' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 188 [1/1] (0.00ns)   --->   "%r = phi i4 %select_ln44_1, void %arrayidx517.exit, i4 0, void %OUT.split" [src/conv1.cpp:44]   --->   Operation 188 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 189 [1/1] (0.00ns)   --->   "%c = phi i8 %add_ln45, void %arrayidx517.exit, i8 0, void %OUT.split" [src/conv1.cpp:45]   --->   Operation 189 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 190 [1/1] (0.84ns)   --->   "%icmp_ln40 = icmp_eq  i15 %indvar_flatten42, i15 30600" [src/conv1.cpp:40]   --->   Operation 190 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 191 [1/1] (0.84ns)   --->   "%add_ln40_3 = add i15 %indvar_flatten42, i15 1" [src/conv1.cpp:40]   --->   Operation 191 'add' 'add_ln40_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc62, void %for.inc68" [src/conv1.cpp:40]   --->   Operation 192 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 193 [1/1] (0.79ns)   --->   "%add_ln40 = add i4 %o, i4 1" [src/conv1.cpp:40]   --->   Operation 193 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 194 [1/1] (0.80ns)   --->   "%icmp_ln44 = icmp_eq  i12 %indvar_flatten27, i12 3825" [src/conv1.cpp:44]   --->   Operation 194 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 195 [1/1] (0.39ns)   --->   "%select_ln40 = select i1 %icmp_ln44, i4 0, i4 %r" [src/conv1.cpp:40]   --->   Operation 195 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 196 [1/1] (0.39ns)   --->   "%select_ln40_4 = select i1 %icmp_ln44, i4 %add_ln40, i4 %o" [src/conv1.cpp:40]   --->   Operation 196 'select' 'select_ln40_4' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i4 %select_ln40_4" [src/conv1.cpp:40]   --->   Operation 197 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln40)   --->   "%xor_ln40 = xor i1 %icmp_ln44, i1 1" [src/conv1.cpp:40]   --->   Operation 198 'xor' 'xor_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 199 [1/1] (0.76ns)   --->   "%icmp_ln45 = icmp_eq  i8 %c, i8 255" [src/conv1.cpp:45]   --->   Operation 199 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 200 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln40 = and i1 %icmp_ln45, i1 %xor_ln40" [src/conv1.cpp:40]   --->   Operation 200 'and' 'and_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 201 [1/1] (0.79ns)   --->   "%add_ln44 = add i4 %select_ln40, i4 1" [src/conv1.cpp:44]   --->   Operation 201 'add' 'add_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%or_ln44 = or i1 %and_ln40, i1 %icmp_ln44" [src/conv1.cpp:44]   --->   Operation 202 'or' 'or_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 203 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln44 = select i1 %or_ln44, i8 0, i8 %c" [src/conv1.cpp:44]   --->   Operation 203 'select' 'select_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 204 [1/1] (0.39ns)   --->   "%select_ln44_1 = select i1 %and_ln40, i4 %add_ln44, i4 %select_ln40" [src/conv1.cpp:44]   --->   Operation 204 'select' 'select_ln44_1' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 205 [1/1] (0.00ns)   --->   "%select_ln44_1_cast = zext i4 %select_ln44_1" [src/conv1.cpp:44]   --->   Operation 205 'zext' 'select_ln44_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 206 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln44_1, i8 0" [src/conv1.cpp:44]   --->   Operation 206 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_99 = sub i12 %p_shl8, i12 %select_ln44_1_cast" [src/conv1.cpp:44]   --->   Operation 207 'sub' 'empty_99' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 208 [1/1] (0.00ns)   --->   "%select_ln44_cast = zext i8 %select_ln44" [src/conv1.cpp:44]   --->   Operation 208 'zext' 'select_ln44_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 209 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%empty_100 = add i12 %empty_99, i12 %select_ln44_cast" [src/conv1.cpp:44]   --->   Operation 209 'add' 'empty_100' <Predicate = (!icmp_ln40)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 210 [1/1] (0.00ns)   --->   "%p_cast245 = zext i12 %empty_100" [src/conv1.cpp:44]   --->   Operation 210 'zext' 'p_cast245' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 211 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %p_cast245" [src/conv1.cpp:44]   --->   Operation 211 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 212 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %p_cast245" [src/conv1.cpp:44]   --->   Operation 212 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 213 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %p_cast245" [src/conv1.cpp:44]   --->   Operation 213 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %p_cast245" [src/conv1.cpp:44]   --->   Operation 214 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 215 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %p_cast245" [src/conv1.cpp:44]   --->   Operation 215 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 216 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %p_cast245" [src/conv1.cpp:44]   --->   Operation 216 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 217 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %p_cast245" [src/conv1.cpp:44]   --->   Operation 217 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 218 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %p_cast245" [src/conv1.cpp:44]   --->   Operation 218 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 219 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96" [src/conv1.cpp:55]   --->   Operation 219 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_37 : Operation 220 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97" [src/conv1.cpp:55]   --->   Operation 220 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_37 : Operation 221 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98" [src/conv1.cpp:55]   --->   Operation 221 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_37 : Operation 222 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99" [src/conv1.cpp:55]   --->   Operation 222 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_37 : Operation 223 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100" [src/conv1.cpp:55]   --->   Operation 223 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_37 : Operation 224 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_109 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101" [src/conv1.cpp:55]   --->   Operation 224 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_109' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_37 : Operation 225 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_110 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102" [src/conv1.cpp:55]   --->   Operation 225 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_110' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_37 : Operation 226 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_111 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103" [src/conv1.cpp:55]   --->   Operation 226 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_111' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_37 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i7 %out" [src/conv1.cpp:60]   --->   Operation 227 'trunc' 'trunc_ln60' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_37 : Operation 228 [2/2] (0.76ns)   --->   "%call_ln60 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln60, i8 %h_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:60]   --->   Operation 228 'call' 'call_ln60' <Predicate = (icmp_ln40)> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 229 [1/1] (0.77ns)   --->   "%add_ln36 = add i7 %out, i7 8" [src/conv1.cpp:36]   --->   Operation 229 'add' 'add_ln36' <Predicate = (icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 15> <Delay = 4.65>
ST_38 : Operation 230 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96" [src/conv1.cpp:55]   --->   Operation 230 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_38 : Operation 231 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97" [src/conv1.cpp:55]   --->   Operation 231 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_38 : Operation 232 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98" [src/conv1.cpp:55]   --->   Operation 232 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_38 : Operation 233 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99" [src/conv1.cpp:55]   --->   Operation 233 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_38 : Operation 234 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100" [src/conv1.cpp:55]   --->   Operation 234 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_38 : Operation 235 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_109 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101" [src/conv1.cpp:55]   --->   Operation 235 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_109' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_38 : Operation 236 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_110 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102" [src/conv1.cpp:55]   --->   Operation 236 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_110' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_38 : Operation 237 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_111 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103" [src/conv1.cpp:55]   --->   Operation 237 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_111' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_38 : Operation 238 [1/1] (0.72ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_105, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_106, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_107, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_108, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_109, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_110, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_111, i3 %trunc_ln40" [src/conv1.cpp:55]   --->   Operation 238 'mux' 'tmp' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 239 [2/2] (2.69ns)   --->   "%call_ln55 = call void @conv1_Pipeline_KR_KC, i32 %tmp, i4 %select_ln44_1, i8 %select_ln44, i3 %trunc_ln40, i32 %p_loc, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in" [src/conv1.cpp:55]   --->   Operation 239 'call' 'call_ln55' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 16> <Delay = 0.00>
ST_39 : Operation 240 [1/2] (0.00ns)   --->   "%call_ln55 = call void @conv1_Pipeline_KR_KC, i32 %tmp, i4 %select_ln44_1, i8 %select_ln44, i3 %trunc_ln40, i32 %p_loc, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in" [src/conv1.cpp:55]   --->   Operation 240 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 17> <Delay = 1.23>
ST_40 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 241 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 242 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30600, i64 30600, i64 30600"   --->   Operation 242 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 243 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 243 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv1.cpp:45]   --->   Operation 244 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 245 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 245 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 246 [1/1] (0.73ns)   --->   "%switch_ln55 = switch i3 %trunc_ln40, void %arrayidx517.case.7, i3 0, void %arrayidx517.case.0, i3 1, void %arrayidx517.case.1, i3 2, void %arrayidx517.case.2, i3 3, void %arrayidx517.case.3, i3 4, void %arrayidx517.case.4, i3 5, void %arrayidx517.case.5, i3 6, void %arrayidx517.case.6" [src/conv1.cpp:55]   --->   Operation 246 'switch' 'switch_ln55' <Predicate = true> <Delay = 0.73>
ST_40 : Operation 247 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %p_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_102" [src/conv1.cpp:55]   --->   Operation 247 'store' 'store_ln55' <Predicate = (trunc_ln40 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_40 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx517.exit" [src/conv1.cpp:55]   --->   Operation 248 'br' 'br_ln55' <Predicate = (trunc_ln40 == 6)> <Delay = 0.00>
ST_40 : Operation 249 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %p_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_101" [src/conv1.cpp:55]   --->   Operation 249 'store' 'store_ln55' <Predicate = (trunc_ln40 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_40 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx517.exit" [src/conv1.cpp:55]   --->   Operation 250 'br' 'br_ln55' <Predicate = (trunc_ln40 == 5)> <Delay = 0.00>
ST_40 : Operation 251 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %p_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_100" [src/conv1.cpp:55]   --->   Operation 251 'store' 'store_ln55' <Predicate = (trunc_ln40 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_40 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx517.exit" [src/conv1.cpp:55]   --->   Operation 252 'br' 'br_ln55' <Predicate = (trunc_ln40 == 4)> <Delay = 0.00>
ST_40 : Operation 253 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %p_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_99" [src/conv1.cpp:55]   --->   Operation 253 'store' 'store_ln55' <Predicate = (trunc_ln40 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_40 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx517.exit" [src/conv1.cpp:55]   --->   Operation 254 'br' 'br_ln55' <Predicate = (trunc_ln40 == 3)> <Delay = 0.00>
ST_40 : Operation 255 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %p_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_98" [src/conv1.cpp:55]   --->   Operation 255 'store' 'store_ln55' <Predicate = (trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_40 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx517.exit" [src/conv1.cpp:55]   --->   Operation 256 'br' 'br_ln55' <Predicate = (trunc_ln40 == 2)> <Delay = 0.00>
ST_40 : Operation 257 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %p_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_97" [src/conv1.cpp:55]   --->   Operation 257 'store' 'store_ln55' <Predicate = (trunc_ln40 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_40 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx517.exit" [src/conv1.cpp:55]   --->   Operation 258 'br' 'br_ln55' <Predicate = (trunc_ln40 == 1)> <Delay = 0.00>
ST_40 : Operation 259 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %p_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96" [src/conv1.cpp:55]   --->   Operation 259 'store' 'store_ln55' <Predicate = (trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_40 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx517.exit" [src/conv1.cpp:55]   --->   Operation 260 'br' 'br_ln55' <Predicate = (trunc_ln40 == 0)> <Delay = 0.00>
ST_40 : Operation 261 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %p_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_103" [src/conv1.cpp:55]   --->   Operation 261 'store' 'store_ln55' <Predicate = (trunc_ln40 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_40 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx517.exit" [src/conv1.cpp:55]   --->   Operation 262 'br' 'br_ln55' <Predicate = (trunc_ln40 == 7)> <Delay = 0.00>

State 41 <SV = 18> <Delay = 1.18>
ST_41 : Operation 263 [1/1] (0.76ns)   --->   "%add_ln45 = add i8 %select_ln44, i8 1" [src/conv1.cpp:45]   --->   Operation 263 'add' 'add_ln45' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 264 [1/1] (0.80ns)   --->   "%add_ln44_1 = add i12 %indvar_flatten27, i12 1" [src/conv1.cpp:44]   --->   Operation 264 'add' 'add_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 265 [1/1] (0.37ns)   --->   "%select_ln44_2 = select i1 %icmp_ln44, i12 1, i12 %add_ln44_1" [src/conv1.cpp:44]   --->   Operation 265 'select' 'select_ln44_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln45 = br void %KR" [src/conv1.cpp:45]   --->   Operation 266 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 42 <SV = 15> <Delay = 0.00>
ST_42 : Operation 267 [1/2] (0.00ns)   --->   "%call_ln60 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln60, i8 %h_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:60]   --->   Operation 267 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln36 = br void %OUT" [src/conv1.cpp:36]   --->   Operation 268 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [25]  (0.000 ns)
	'store' operation ('store_ln32', src/conv1.cpp:32) of constant 0 on local variable 'h' [34]  (0.427 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'load' operation ('h', src/conv1.cpp:32) on local variable 'h' [37]  (0.000 ns)
	'icmp' operation ('icmp_ln32', src/conv1.cpp:32) [38]  (0.765 ns)

 <State 3>: 5.808ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv1.cpp:87->src/conv1.cpp:34) with incoming values : ('add_ln84', src/conv1.cpp:84->src/conv1.cpp:34) [46]  (0.000 ns)
	'add' operation ('add_ln87', src/conv1.cpp:87->src/conv1.cpp:34) [56]  (0.789 ns)
	'add' operation ('add_ln87_1', src/conv1.cpp:87->src/conv1.cpp:34) [58]  (0.765 ns)
	'icmp' operation ('icmp_ln56', src/srcnn.cpp:56->src/conv1.cpp:87->src/conv1.cpp:34) [60]  (0.787 ns)
	'or' operation ('or_ln55', src/srcnn.cpp:55->src/conv1.cpp:87->src/conv1.cpp:34) [63]  (0.000 ns)
	'select' operation ('hclamp', src/srcnn.cpp:55->src/conv1.cpp:87->src/conv1.cpp:34) [64]  (0.403 ns)
	'sub' operation ('sub_ln89', src/conv1.cpp:89->src/conv1.cpp:34) [68]  (0.894 ns)
	'add' operation ('add_ln89', src/conv1.cpp:89->src/conv1.cpp:34) [70]  (1.085 ns)
	'add' operation ('add_ln90', src/conv1.cpp:90->src/conv1.cpp:34) [77]  (1.085 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:89->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:89->src/conv1.cpp:34) [74]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:89->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:89->src/conv1.cpp:34) [74]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:89->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:89->src/conv1.cpp:34) [74]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:89->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:89->src/conv1.cpp:34) [74]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:89->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:89->src/conv1.cpp:34) [74]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:89->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:89->src/conv1.cpp:34) [74]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:89->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:89->src/conv1.cpp:34) [74]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:89->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:89->src/conv1.cpp:34) [74]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_read_1', src/conv1.cpp:89->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:89->src/conv1.cpp:34) [75]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_1_read', src/conv1.cpp:90->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:90->src/conv1.cpp:34) [82]  (7.300 ns)

 <State 14>: 2.833ns
The critical path consists of the following:
	'phi' operation ('p', src/conv1.cpp:93->src/conv1.cpp:34) with incoming values : ('add_ln93', src/conv1.cpp:93->src/conv1.cpp:34) [86]  (0.000 ns)
	'add' operation ('add_ln96', src/conv1.cpp:96->src/conv1.cpp:34) [98]  (0.776 ns)
	'add' operation ('add_ln96_1', src/conv1.cpp:96->src/conv1.cpp:34) [100]  (0.820 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_4', src/conv1.cpp:96->src/conv1.cpp:34) [102]  (0.000 ns)
	'store' operation ('store_ln96', src/conv1.cpp:96->src/conv1.cpp:34) of variable 'right', src/conv1.cpp:90->src/conv1.cpp:34 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in' [104]  (1.237 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:100->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:100->src/conv1.cpp:34) [107]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:100->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:100->src/conv1.cpp:34) [107]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:100->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:100->src/conv1.cpp:34) [107]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:100->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:100->src/conv1.cpp:34) [107]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:100->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:100->src/conv1.cpp:34) [107]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:100->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:100->src/conv1.cpp:34) [107]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:100->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:100->src/conv1.cpp:34) [107]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:100->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:100->src/conv1.cpp:34) [107]  (7.300 ns)

 <State 23>: 1.585ns
The critical path consists of the following:
	'phi' operation ('loop_index_i') with incoming values : ('empty_95') [110]  (0.000 ns)
	'add' operation ('arrayidx36612_sum_i') [119]  (0.765 ns)
	'add' operation ('empty_97', src/conv1.cpp:84->src/conv1.cpp:34) [121]  (0.820 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_read', src/conv1.cpp:89->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:89->src/conv1.cpp:34) [117]  (7.300 ns)

 <State 25>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln89', src/conv1.cpp:89->src/conv1.cpp:34) of variable 'empty_96', src/conv1.cpp:89->src/conv1.cpp:34 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in' [124]  (1.237 ns)

 <State 26>: 3.195ns
The critical path consists of the following:
	'phi' operation ('out', src/conv1.cpp:36) with incoming values : ('add_ln36', src/conv1.cpp:36) [131]  (0.000 ns)
	'mul' operation ('mul_ln110', src/conv1.cpp:110->src/conv1.cpp:38) [138]  (2.110 ns)
	'add' operation ('add_ln110', src/conv1.cpp:110->src/conv1.cpp:38) [140]  (1.085 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('w1_addr', src/conv1.cpp:110->src/conv1.cpp:38) [143]  (0.000 ns)
	bus request operation ('empty_98', src/conv1.cpp:110->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:110->src/conv1.cpp:38) [144]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_98', src/conv1.cpp:110->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:110->src/conv1.cpp:38) [144]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_98', src/conv1.cpp:110->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:110->src/conv1.cpp:38) [144]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_98', src/conv1.cpp:110->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:110->src/conv1.cpp:38) [144]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_98', src/conv1.cpp:110->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:110->src/conv1.cpp:38) [144]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_98', src/conv1.cpp:110->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:110->src/conv1.cpp:38) [144]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_98', src/conv1.cpp:110->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:110->src/conv1.cpp:38) [144]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_98', src/conv1.cpp:110->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:110->src/conv1.cpp:38) [144]  (7.300 ns)

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten42', src/conv1.cpp:40) with incoming values : ('add_ln40_3', src/conv1.cpp:40) [148]  (0.427 ns)

 <State 37>: 4.494ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten27', src/conv1.cpp:44) with incoming values : ('select_ln44_2', src/conv1.cpp:44) [150]  (0.000 ns)
	'icmp' operation ('icmp_ln44', src/conv1.cpp:44) [160]  (0.809 ns)
	'select' operation ('select_ln40', src/conv1.cpp:40) [161]  (0.391 ns)
	'add' operation ('add_ln44', src/conv1.cpp:44) [167]  (0.797 ns)
	'select' operation ('select_ln44_1', src/conv1.cpp:44) [171]  (0.391 ns)
	'sub' operation ('empty_99', src/conv1.cpp:44) [174]  (0.000 ns)
	'add' operation ('empty_100', src/conv1.cpp:44) [176]  (0.869 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_96', src/conv1.cpp:44) [178]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104', src/conv1.cpp:55) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7' [187]  (1.237 ns)

 <State 38>: 4.650ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_104', src/conv1.cpp:55) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7' [187]  (1.237 ns)
	'mux' operation ('tmp', src/conv1.cpp:55) [195]  (0.721 ns)
	'call' operation ('call_ln55', src/conv1.cpp:55) to 'conv1_Pipeline_KR_KC' [196]  (2.692 ns)

 <State 39>: 0.000ns
The critical path consists of the following:

 <State 40>: 1.237ns
The critical path consists of the following:
	'load' operation ('p_loc_load') on local variable 'p_loc' [197]  (0.000 ns)
	'store' operation ('store_ln55', src/conv1.cpp:55) of variable 'p_loc_load' on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6' [215]  (1.237 ns)

 <State 41>: 1.184ns
The critical path consists of the following:
	'add' operation ('add_ln44_1', src/conv1.cpp:44) [225]  (0.809 ns)
	'select' operation ('select_ln44_2', src/conv1.cpp:44) [226]  (0.375 ns)

 <State 42>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
