<html><body><samp><pre>
<!@TC:1657867244>
# Fri Jul 15 15:40:43 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: TODOC-ECHO-LAPT

Implementation : impl1
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 131MB)

Reading constraint file: C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\Project\db\sdc\common.sdc
Linked File:  <a href="C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\Project\db\work\impl1\common_impl1_scck.rpt:@XP_FILE">common_impl1_scck.rpt</a>
See clock summary report "C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\Project\db\work\impl1\common_impl1_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1657867244> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1657867244> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1657867244> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\top\ci_stim_fpga.v:39:8:39:77:@N:MO111:@XP_MSG">ci_stim_fpga.v(39)</a><!@TM:1657867244> | Tristate driver out_sw3_sig (in view: work.ci_stim_fpga_wrapper(verilog)) on net out_sw3_sig (in view: work.ci_stim_fpga_wrapper(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\top\ci_stim_fpga.v:40:8:40:77:@N:MO111:@XP_MSG">ci_stim_fpga.v(40)</a><!@TM:1657867244> | Tristate driver out_sw4_sig (in view: work.ci_stim_fpga_wrapper(verilog)) on net out_sw4_sig (in view: work.ci_stim_fpga_wrapper(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\top\ci_stim_fpga.v:41:8:41:81:@N:MO111:@XP_MSG">ci_stim_fpga.v(41)</a><!@TM:1657867244> | Tristate driver output_ctrl_sig (in view: work.ci_stim_fpga_wrapper(verilog)) on net output_ctrl_sig (in view: work.ci_stim_fpga_wrapper(verilog)) has its enable tied to GND.

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 172MB)

<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\sdc\common.sdc:3:0:3:1:@W:MT548:@XP_MSG">common.sdc(3)</a><!@TM:1657867244> | Source for clock ck_sw1_a not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\sdc\common.sdc:4:0:4:1:@W:MT548:@XP_MSG">common.sdc(4)</a><!@TM:1657867244> | Source for clock ck_sw2_a not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\sdc\common.sdc:6:0:6:1:@W:MT548:@XP_MSG">common.sdc(6)</a><!@TM:1657867244> | Source for clock ck_cg_fsm not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\sdc\common.sdc:12:0:12:1:@W:MT548:@XP_MSG">common.sdc(12)</a><!@TM:1657867244> | Source for clock ck_div4 not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\sdc\common.sdc:18:0:18:1:@W:MT548:@XP_MSG">common.sdc(18)</a><!@TM:1657867244> | Source for clock ck_div64 not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\sdc\common.sdc:24:0:24:1:@W:MT548:@XP_MSG">common.sdc(24)</a><!@TM:1657867244> | Source for clock ck_div64x64 not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\sdc\common.sdc:30:0:30:1:@W:MT548:@XP_MSG">common.sdc(30)</a><!@TM:1657867244> | Source for clock ck_db not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\sdc\common.sdc:36:0:36:1:@W:MT548:@XP_MSG">common.sdc(36)</a><!@TM:1657867244> | Source for clock ck_div64x4 not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\users\eidos\github\current_wav_ctrl_fpga\project\db\sdc\common.sdc:42:0:42:1:@W:MT548:@XP_MSG">common.sdc(42)</a><!@TM:1657867244> | Source for clock ck_slow not found in netlist.</font>

Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 172MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1657867244> | Applying syn_allowed_resources blockrams=8 on top level netlist ci_stim_fpga_wrapper  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start       Requested     Requested     Clock        Clock                Clock
Level     Clock       Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------------------
0 -       rootClk     4.0 MHz       250.000       declared     default_clkgroup     9    
=========================================================================================



Clock Load Summary
***********************

            Clock     Source                     Clock Pin       Non-clock Pin     Non-clock Pin
Clock       Load      Pin                        Seq Example     Seq Example       Comb Example 
------------------------------------------------------------------------------------------------
rootClk     9         internal_osc.OSC(OSCH)     cnt[8:0].C      -                 -            
================================================================================================

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 9 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
<a href="@|L:C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\Project\db\work\impl1\synwork\common_impl1_prem.srm@|S:internal_osc.OSC@|E:cnt[8:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       internal_osc.OSC     OSCH                   9          cnt[8:0]       
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1657867244> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 173MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1657867244> | Found issues with constraints. Please check constraint checker report "C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\Project\db\work\impl1\common_impl1_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 93MB peak: 175MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 15 15:40:44 2022

###########################################################]

</pre></samp></body></html>
