<profile>

<section name = "Vitis HLS Report for 'merge_header_meta'" level="0">
<item name = "Date">Sat Mar 18 14:39:05 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">toe_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20 ns, 2.426 ns, 0.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 3.200 ns, 3.200 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 37, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 50, -</column>
<column name="Register">-, -, 220, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="and_ln719_fu_269_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_155">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_157">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_195">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op20_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op50_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op54_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op66_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_330_nbreadreq_fu_108_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_94_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln1080_fu_263_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="rxEng_headerMetaFifo_blk_n">9, 2, 1, 2</column>
<column name="rxEng_metaDataFifo_blk_n">9, 2, 1, 2</column>
<column name="rxEng_metaDataFifo_din">14, 3, 108, 324</column>
<column name="rxEng_winScaleFifo_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln719_reg_402">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="meta_ackNumb_V">32, 0, 32, 0</column>
<column name="meta_ack_V">1, 0, 1, 0</column>
<column name="meta_dataOffset_V">4, 0, 4, 0</column>
<column name="meta_fin_V">1, 0, 1, 0</column>
<column name="meta_length_V">16, 0, 16, 0</column>
<column name="meta_rst_V">1, 0, 1, 0</column>
<column name="meta_seqNumb_V">32, 0, 32, 0</column>
<column name="meta_syn_V">1, 0, 1, 0</column>
<column name="meta_winSize_V">16, 0, 16, 0</column>
<column name="state_V_2">1, 0, 1, 0</column>
<column name="state_V_2_load_reg_374">1, 0, 1, 0</column>
<column name="tmp_293_reg_382">1, 0, 1, 0</column>
<column name="tmp_294_reg_387">1, 0, 1, 0</column>
<column name="tmp_295_reg_392">1, 0, 1, 0</column>
<column name="tmp_i_330_reg_416">1, 0, 1, 0</column>
<column name="tmp_i_reg_378">1, 0, 1, 0</column>
<column name="tmp_reg_420">4, 0, 4, 0</column>
<column name="tmp_s_reg_406">17, 0, 17, 0</column>
<column name="trunc_ln144_55_reg_397">4, 0, 4, 0</column>
<column name="trunc_ln173_reg_411">80, 0, 80, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, merge_header_meta, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, merge_header_meta, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, merge_header_meta, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, merge_header_meta, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, merge_header_meta, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, merge_header_meta, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, merge_header_meta, return value</column>
<column name="rxEng_headerMetaFifo_dout">in, 160, ap_fifo, rxEng_headerMetaFifo, pointer</column>
<column name="rxEng_headerMetaFifo_empty_n">in, 1, ap_fifo, rxEng_headerMetaFifo, pointer</column>
<column name="rxEng_headerMetaFifo_read">out, 1, ap_fifo, rxEng_headerMetaFifo, pointer</column>
<column name="rxEng_winScaleFifo_dout">in, 4, ap_fifo, rxEng_winScaleFifo, pointer</column>
<column name="rxEng_winScaleFifo_empty_n">in, 1, ap_fifo, rxEng_winScaleFifo, pointer</column>
<column name="rxEng_winScaleFifo_read">out, 1, ap_fifo, rxEng_winScaleFifo, pointer</column>
<column name="rxEng_metaDataFifo_din">out, 108, ap_fifo, rxEng_metaDataFifo, pointer</column>
<column name="rxEng_metaDataFifo_full_n">in, 1, ap_fifo, rxEng_metaDataFifo, pointer</column>
<column name="rxEng_metaDataFifo_write">out, 1, ap_fifo, rxEng_metaDataFifo, pointer</column>
</table>
</item>
</section>
</profile>
