Analysis & Synthesis report for Procesador
Tue Nov 24 07:31:43 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Nov 24 07:31:43 2020          ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Procesador                                 ;
; Top-level Entity Name              ; Procesador                                 ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                  ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                  ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                  ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Procesador         ; Procesador         ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Nov 24 07:31:42 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Procesador -c Procesador
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file selectorsm.vhd
    Info (12022): Found design unit 1: SelectorSM-SelectorSM
    Info (12023): Found entity 1: SelectorSM
Info (12021): Found 2 design units, including 1 entities, in source file selecctoropera.vhd
    Info (12022): Found design unit 1: SelecctorOpera-SelecctorOpera
    Info (12023): Found entity 1: SelecctorOpera
Info (12021): Found 2 design units, including 1 entities, in source file selecctorg.vhd
    Info (12022): Found design unit 1: SelecctorG-SelecctorG
    Info (12023): Found entity 1: SelecctorG
Info (12021): Found 2 design units, including 1 entities, in source file registro_a_q_e.vhd
    Info (12022): Found design unit 1: Registro_A_Q_E-Registro_A_Q_EArch
    Info (12023): Found entity 1: Registro_A_Q_E
Info (12021): Found 2 design units, including 1 entities, in source file r_resultado.vhd
    Info (12022): Found design unit 1: R_Resultado-R_Resultado
    Info (12023): Found entity 1: R_Resultado
Info (12021): Found 2 design units, including 1 entities, in source file orcast.vhd
    Info (12022): Found design unit 1: ORCast-ORCast
    Info (12023): Found entity 1: ORCast
Info (12021): Found 2 design units, including 1 entities, in source file notcast.vhd
    Info (12022): Found design unit 1: NOTCast-NOTCast
    Info (12023): Found entity 1: NOTCast
Info (12021): Found 2 design units, including 1 entities, in source file memoryrom.vhd
    Info (12022): Found design unit 1: memoryrom-SYN
    Info (12023): Found entity 1: MemoryROM
Info (12021): Found 2 design units, including 1 entities, in source file memoryram.vhd
    Info (12022): Found design unit 1: memoryram-SYN
    Info (12023): Found entity 1: MemoryRAM
Info (12021): Found 2 design units, including 1 entities, in source file generalpr.vhd
    Info (12022): Found design unit 1: GeneralPR-GeneralPR
    Info (12023): Found entity 1: GeneralPR
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: FullAdder-FullAdder
    Info (12023): Found entity 1: FullAdder
Info (12021): Found 2 design units, including 1 entities, in source file desplazamientorota.vhd
    Info (12022): Found design unit 1: DesplazamientoRota-DesplazamientoRota
    Info (12023): Found entity 1: DesplazamientoRota
Info (12021): Found 2 design units, including 1 entities, in source file desplazamientologico.vhd
    Info (12022): Found design unit 1: DesplazamientoLogico-DesplazamientoLogico
    Info (12023): Found entity 1: DesplazamientoLogico
Info (12021): Found 2 design units, including 1 entities, in source file countermulti.vhd
    Info (12022): Found design unit 1: CounterMulti-CounterMulti
    Info (12023): Found entity 1: CounterMulti
Info (12021): Found 2 design units, including 1 entities, in source file controlalu.vhd
    Info (12022): Found design unit 1: ControlALU-ControlALU
    Info (12023): Found entity 1: ControlALU
Info (12021): Found 2 design units, including 1 entities, in source file computador.vhd
    Info (12022): Found design unit 1: Computador-Computador
    Info (12023): Found entity 1: Computador
Info (12021): Found 2 design units, including 1 entities, in source file banderas.vhd
    Info (12022): Found design unit 1: Banderas-Banderas
    Info (12023): Found entity 1: Banderas
Info (12021): Found 2 design units, including 1 entities, in source file andcast.vhd
    Info (12022): Found design unit 1: ANDCast-ANDCast
    Info (12023): Found entity 1: ANDCast
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-ALU
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: ADDER-ADDER
    Info (12023): Found entity 1: ADDER
Info (12021): Found 2 design units, including 1 entities, in source file acumulador.vhd
    Info (12022): Found design unit 1: Acumulador-Acumulador
    Info (12023): Found entity 1: Acumulador
Info (12021): Found 2 design units, including 1 entities, in source file programcounter.vhd
    Info (12022): Found design unit 1: ProgramCounter-ProgramCounter
    Info (12023): Found entity 1: ProgramCounter
Info (12021): Found 2 design units, including 1 entities, in source file operatormux.vhd
    Info (12022): Found design unit 1: OperatorMUX-OperatorMUX
    Info (12023): Found entity 1: OperatorMUX
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: Control-Control
    Info (12023): Found entity 1: Control
Info (12021): Found 2 design units, including 1 entities, in source file procesador.vhd
    Info (12022): Found design unit 1: Procesador-Procesador
    Info (12023): Found entity 1: Procesador
Error (10482): VHDL error at Procesador.vhd(264): object "Use_ALU" is used but not declared File: C:/Users/OMEN/Desktop/ProcesadorV2/Procesador.vhd Line: 264
Error (10558): VHDL error at Procesador.vhd(264): cannot associate formal port "Use_ALU" of mode "out" with an expression File: C:/Users/OMEN/Desktop/ProcesadorV2/Procesador.vhd Line: 264
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 4691 megabytes
    Error: Processing ended: Tue Nov 24 07:31:43 2020
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


