wb_dma_ch_pri_enc/wire_pri27_out 0.439303 0.947322 0.560606 0.031203 -0.342123 1.474795 -1.458210 -0.214569 0.100563 -0.884469 -3.150700 0.867612 -1.295100 -0.163217 -1.514909 -0.497618 -1.666711 -0.028427 2.832844 1.121256
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 -1.162770 2.782411 -0.645515 0.869574 1.428921 -2.147833 -2.443995 -1.660319 -0.387289 1.241740 -4.128929 0.278441 -3.397736 -2.127752 0.528929 0.193317 -1.254224 2.698698 0.675637 -0.612785
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.083285 1.050756 1.578277 -1.294859 -0.166411 2.535408 0.272060 0.478173 0.224172 -0.540932 -0.629818 0.606354 0.706824 -0.563060 -1.224874 -0.306242 -1.050708 -2.367447 0.802767 -0.649548
wb_dma_ch_sel/always_5/stmt_1/expr_1 -1.020093 3.508334 1.150858 0.637258 2.805377 0.091194 -1.039583 -0.799877 -1.215871 -0.477711 -3.501834 1.965434 2.927547 -4.107139 -2.036550 -0.649574 1.715075 -0.497982 -2.346454 -1.402656
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 1.076782 1.078314 1.591832 -1.382430 -0.199452 2.493829 0.247647 0.481156 0.162559 -0.504828 -0.562640 0.577597 0.751102 -0.549405 -1.164732 -0.322447 -0.980328 -2.383959 0.685886 -0.682507
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -0.573602 -1.502681 2.061700 -0.513770 -1.761767 2.895492 -3.302375 -0.785292 0.320968 1.668304 -1.727610 -0.717912 -2.612264 0.937801 -1.714177 1.053292 -1.676814 -3.108124 2.929358 0.842142
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.173598 -1.507222 -0.087303 0.897060 -1.758343 -0.067773 -1.629453 -1.568640 -0.512340 1.619365 -2.533011 -0.707327 -2.372620 0.784532 0.312937 -0.001368 -1.451122 0.970146 1.263757 2.299841
wb_dma_ch_rf/assign_1_ch_adr0 0.394918 -1.608058 1.711151 0.010963 -4.517459 0.158384 -0.663884 -0.732384 -3.225851 -0.020337 2.047051 -2.108988 2.574123 3.727530 2.289243 -1.546703 2.163982 0.320053 -5.043066 1.890701
wb_dma_ch_rf/reg_ch_busy -0.661065 0.109947 0.928078 -5.108392 -2.869393 2.612797 -0.941492 1.342678 -1.161658 1.313843 0.564200 0.152986 3.193747 -3.640530 1.824530 2.059066 3.484797 -2.144408 -1.100515 0.900777
wb_dma_wb_slv/always_5 3.775156 -1.074060 -2.919193 1.719983 1.986586 -2.200297 3.319649 1.999457 -1.138387 -1.582400 -2.565600 1.077762 0.426151 1.080187 3.343322 -2.027841 0.896394 0.938202 -1.392282 1.631982
wb_dma_wb_slv/always_4 4.429945 0.978153 2.040114 -5.970219 4.754826 -4.134061 -1.834949 -0.866613 -2.836828 1.147246 -1.157041 -4.010073 0.941382 2.195609 3.791407 -3.606909 -0.556902 -1.170324 -5.513060 -1.649625
wb_dma_wb_slv/always_3 -0.791223 1.658748 3.599691 -1.910653 -3.523598 -1.068099 -2.737487 2.127234 -1.540676 3.001488 1.665420 -2.912063 -0.927099 0.701572 3.206548 -0.158950 -1.404662 -3.033500 -3.265044 0.805790
wb_dma_wb_slv/always_1 3.741276 3.336479 4.369567 -6.033826 -0.032714 0.864013 -0.533924 0.323447 -4.376612 -1.389567 -0.545669 -2.383968 1.310740 0.582417 2.459768 -0.202331 0.171991 -3.247643 -5.583222 -1.684381
wb_dma_ch_sel/always_44/case_1/cond 0.510123 -2.517387 1.848703 0.919668 -2.514921 -0.855482 -2.742402 -2.817028 -4.536659 1.028984 -0.529782 -3.261254 0.496564 2.556776 4.510041 -1.026614 0.916074 -1.443789 -4.153812 3.355670
wb_dma_rf/wire_ch0_csr 1.311921 3.917270 0.700922 -3.836134 -2.498641 0.014656 2.096606 0.482159 -3.251304 -0.560024 2.567861 -0.142099 2.292045 -0.263075 2.082031 1.703605 2.439458 -2.176758 -3.401675 0.211528
wb_dma_de/wire_done -0.549470 3.623784 -0.679120 -3.107610 -0.456556 -0.748418 0.772838 1.846861 0.733596 1.542619 -1.877364 1.976995 -0.841214 -1.490231 -3.096263 0.250212 -0.022306 0.747681 -0.246376 -1.164981
wb_dma_ch_pri_enc/wire_pri11_out 0.549424 1.041579 0.534446 0.038124 -0.326752 1.510202 -1.502809 -0.197667 0.061282 -0.979881 -3.364348 0.912643 -1.315570 -0.110288 -1.579737 -0.600613 -1.772369 -0.021376 2.944586 1.198062
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -1.628334 1.511631 -0.832122 -2.886591 -0.491833 0.240359 0.365341 3.072497 2.457628 2.606941 1.373382 2.193266 -1.597795 -1.262881 -4.562191 2.969985 1.508804 -1.888929 0.993676 -2.728614
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 -1.704237 -1.902549 -0.946154 1.232746 -0.302759 0.218419 -2.060090 0.539718 1.549282 0.884397 0.741126 0.579585 -2.575571 0.462050 -2.009401 2.496947 0.882602 -0.632040 3.160538 0.089793
wb_dma_de/always_13/stmt_1 -2.166014 3.635955 0.391505 0.135924 -0.375708 -1.028872 -1.177141 0.128168 -1.800949 -0.954132 -3.002409 1.408435 1.829352 -2.921723 -1.045948 -0.076965 1.589761 1.858509 -1.670599 1.394585
wb_dma_de/always_4/if_1 -0.024795 1.514635 -0.668760 -2.447427 -0.866295 0.043931 0.524399 3.545201 0.272123 0.003360 -2.639413 2.154033 0.551649 -0.334331 -3.437287 0.222830 1.396744 -0.250275 -0.213320 0.862266
wb_dma_ch_arb/input_req 0.938201 0.948069 0.070092 -1.524204 -3.824601 0.109402 -1.372874 -2.380658 -2.041595 4.029832 1.889434 1.147696 -3.306732 0.351116 0.390484 0.376135 -0.061509 -4.466851 2.860329 2.390164
wb_dma_ch_pri_enc/wire_pri20_out 0.577257 1.073769 0.623017 -0.131250 -0.337517 1.572691 -1.384127 -0.122681 0.084324 -0.964208 -3.208463 0.871256 -1.217333 -0.125345 -1.568510 -0.561123 -1.671868 -0.215800 2.739290 1.037049
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.584145 -0.715521 -2.146394 1.970811 -0.480458 -2.436288 1.649309 1.473755 -1.371665 0.664703 -0.918052 1.183762 0.443689 1.902148 1.131888 -1.654639 2.098172 -0.380204 -1.745361 2.339185
wb_dma_ch_rf/always_26/if_1/if_1 -3.510564 3.321504 2.480394 -0.252198 -1.044824 0.287628 -0.920414 -0.704094 -2.125389 -0.813170 -1.821073 0.395599 1.697164 -3.747697 -1.172129 0.538347 0.093694 0.883479 -2.302777 1.388785
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -2.591678 -0.323779 1.908270 -3.687799 -0.246124 0.857603 -1.470348 -2.946852 0.068410 0.814427 1.919382 -1.193663 1.499560 -0.560115 -2.530908 0.861428 0.126554 1.109777 -0.629657 -1.197787
wb_dma_ch_sel/assign_145_req_p0/expr_1 -0.534677 -0.873398 -2.321385 0.421835 -0.276315 -2.138628 0.394916 1.480844 -0.689913 -0.122990 -2.509008 0.981097 0.925121 0.127150 0.025045 -0.686499 2.268711 2.643397 -1.215552 2.650802
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.184751 -0.864552 -1.775902 1.546306 -0.360616 -0.542349 -0.085552 0.411667 0.939233 0.222759 -0.847270 1.242646 -1.677003 -0.051488 -1.147743 1.021286 0.177438 1.386774 2.240218 0.960572
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 0.413222 0.646034 1.241513 -1.594974 1.870256 0.745050 -0.588579 -2.046326 -0.482638 -0.436374 0.704090 0.284166 1.895358 -1.247138 -1.280999 -1.036326 0.485232 -0.549597 -0.032764 -0.859549
wb_dma_ch_sel/wire_ch_sel -0.282241 1.259263 1.014030 -1.593435 -4.242201 1.171175 -1.841026 1.381325 -2.636603 0.044212 0.655832 -0.142577 2.094485 -0.309151 1.640274 2.025572 3.855725 -2.129190 -2.515373 1.150711
wb_dma_rf/inst_u19 1.847491 0.377765 -1.148847 1.558499 -0.989967 -0.755612 0.028419 0.990403 -1.376379 -0.061971 -3.693300 1.818280 -0.559217 1.624528 -0.413118 -2.152705 0.487333 -0.660853 0.823164 3.247400
wb_dma_rf/inst_u18 1.998243 0.384062 -1.196527 1.557512 -0.840815 -0.687963 0.125608 1.094778 -1.291789 -0.287845 -3.873951 1.875364 -0.679206 1.591950 -0.442361 -2.110960 0.313307 -0.609102 1.022235 3.219564
wb_dma_rf/inst_u17 1.895047 0.334571 -1.471164 1.762236 -0.864471 -0.898099 0.056552 1.136307 -1.255067 -0.189526 -3.968983 1.963108 -0.835699 1.664845 -0.456902 -2.108993 0.397877 -0.416947 1.084499 3.339400
wb_dma_rf/inst_u16 1.931864 0.407205 -1.231271 1.516535 -0.918404 -0.801181 0.082007 1.120452 -1.332768 -0.141653 -3.792766 1.831599 -0.658812 1.611389 -0.431314 -2.118222 0.451187 -0.623130 0.857155 3.236006
wb_dma_rf/inst_u15 1.854213 0.349814 -1.474245 1.711717 -0.902375 -0.928269 0.162224 1.226551 -1.248908 -0.134341 -3.870475 1.958954 -0.809709 1.613190 -0.486198 -2.046065 0.434186 -0.476752 1.030545 3.300508
wb_dma_rf/inst_u14 1.947069 0.411273 -1.264148 1.544068 -0.918442 -0.791327 0.128561 1.160001 -1.327114 -0.150599 -3.808767 1.861094 -0.629319 1.644742 -0.419638 -2.081940 0.459378 -0.693536 0.868993 3.224030
wb_dma_rf/inst_u13 1.834282 0.310183 -1.565721 1.848200 -0.864504 -0.893592 0.161505 1.185741 -1.225979 -0.210288 -4.047692 2.052375 -0.891024 1.573480 -0.501770 -1.989979 0.428387 -0.383215 1.179973 3.381327
wb_dma_rf/inst_u12 1.845191 0.396034 -1.459608 1.676734 -0.884330 -0.888873 0.116934 1.170901 -1.214069 -0.154151 -3.941923 2.023076 -0.863892 1.528994 -0.543120 -2.044442 0.445439 -0.450229 1.112273 3.294765
wb_dma_rf/inst_u11 1.800082 0.493300 -1.404610 1.598385 -0.892334 -0.819170 0.093558 1.201070 -1.189769 -0.143589 -4.001602 2.096303 -0.871653 1.464756 -0.721638 -1.993430 0.406659 -0.528580 1.196285 3.288372
wb_dma_rf/inst_u10 1.928792 0.362533 -1.351368 1.663357 -0.877887 -0.830322 0.156131 1.193783 -1.288986 -0.170105 -3.899491 1.965825 -0.753104 1.660445 -0.508752 -2.087940 0.389019 -0.574554 1.013454 3.296464
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.926736 1.362714 -1.611124 -2.892910 -2.056232 -1.940875 1.661053 7.234518 0.755585 -2.495514 2.123658 1.310049 -0.881742 5.420919 -4.405321 1.244406 2.709749 0.637798 -1.739445 -0.740793
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -1.178109 -1.128418 -0.666054 -0.043358 0.417537 -2.105087 -3.662679 -5.587262 -0.151860 1.634714 -0.536581 -1.455089 0.699754 0.973844 0.895518 -5.101776 -0.471793 4.545112 3.008318 3.686311
wb_dma/input_wb1_ack_i -0.268316 2.137773 3.642900 -4.082930 -1.780988 2.317173 -0.364472 -1.359417 -1.172333 3.638899 -0.002771 0.602309 -1.046159 -1.202772 -2.381873 -2.236562 0.056516 -3.500769 -0.150260 1.703639
wb_dma/wire_slv0_we -1.306504 1.448416 3.311077 -2.858800 -3.503173 -1.119143 -2.900200 2.392007 -1.312559 3.349003 1.774601 -3.204178 -0.136310 -0.005974 3.473432 0.237815 -0.623597 -2.547741 -3.933602 0.445805
wb_dma_ch_rf/reg_ch_sz_inf -1.224922 -0.179287 0.678459 -2.658442 0.437654 1.084776 0.587198 0.740734 0.641174 -0.404845 0.940809 -0.488341 2.523201 -1.924373 -0.472163 0.899173 0.934000 0.691733 -1.659310 -1.357588
wb_dma_ch_rf -1.457882 1.673769 3.215242 -5.328960 -2.479638 0.028762 -2.396868 -1.640230 -1.561206 3.812255 3.143447 -2.898981 2.624192 -0.014767 0.774567 0.310958 0.970216 -2.500983 -3.966419 -0.897174
wb_dma_ch_sel/wire_gnt_p1_d 1.097929 1.120036 1.661843 -1.427252 -0.235917 2.483569 0.223497 0.451085 0.181388 -0.472442 -0.447980 0.516634 0.782033 -0.565782 -1.154428 -0.320474 -1.006991 -2.445748 0.636622 -0.704199
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 -1.958426 2.091367 -1.092458 -1.454028 0.899261 -2.817706 -2.557491 2.106160 0.339792 2.652758 -2.003833 0.873391 -2.722402 -1.395609 -2.005652 2.350086 2.293004 0.402431 -1.113443 -1.560193
wb_dma_ch_sel/input_ch1_txsz 0.970224 4.031154 2.146546 -2.293084 0.443700 1.176900 -1.104459 -2.166064 -0.219938 0.400034 -1.667312 -0.396698 -1.144813 -1.405978 -0.224464 -1.347915 -3.293838 -0.300128 0.657920 -1.966063
wb_dma/wire_ch3_txsz -0.658622 -0.143433 -1.164041 1.497220 -0.143257 -0.983392 -1.764714 -0.670966 -0.043468 -0.481604 -2.865516 0.392312 -2.209109 0.377721 -0.431230 -0.197682 -0.764951 2.491070 2.407189 1.925946
wb_dma_ch_sel/assign_7_pri2 -1.173728 -0.892006 -1.862165 1.580491 -0.338623 -0.551420 -0.072155 0.420082 0.961452 0.238012 -0.933197 1.257085 -1.720264 -0.043486 -1.212010 0.989225 0.158015 1.430834 2.334857 1.014624
wb_dma_ch_pri_enc/inst_u30 0.423583 0.937412 0.469278 -0.005973 -0.328788 1.564857 -1.446418 -0.152966 0.187710 -0.936323 -3.258946 0.947592 -1.363462 -0.221475 -1.596095 -0.448453 -1.710755 -0.020715 3.026002 1.136547
wb_dma/assign_3_dma_nd -0.408408 -0.102986 -3.708511 1.852675 -1.385391 -3.054863 1.229768 3.443588 0.449914 1.549456 -1.341687 3.134022 -2.493048 1.839114 -2.677700 0.778787 2.330688 0.339997 0.985891 2.162839
wb_dma_ch_rf/assign_6_pointer -3.903758 -1.187954 1.831502 -4.566010 -1.344974 0.804984 -4.761689 -3.858931 0.101723 -0.201541 2.368484 -1.539892 -0.290688 0.387476 -3.903858 1.898281 0.514671 2.767798 3.170054 1.138679
wb_dma_ch_rf/wire_ch_adr0_dewe 0.830083 -1.452125 -0.166946 1.611841 0.563498 0.047124 0.299519 -1.667475 -0.959625 -0.668436 -0.533722 -0.704238 1.264170 -0.020575 2.695019 -1.464033 -0.056948 0.641864 -0.458308 1.197606
wb_dma_ch_pri_enc/always_2/if_1/cond 0.459814 0.924328 0.468702 0.072308 -0.372031 1.468648 -1.383814 -0.138880 0.147768 -0.928321 -3.145751 0.892336 -1.332149 -0.142065 -1.576102 -0.512621 -1.661896 -0.048572 2.884150 1.132309
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -1.389367 0.123377 -0.311454 -1.031442 -1.658178 -0.475398 -2.188570 -1.850600 -0.758888 -1.346182 -0.720822 -0.034535 -1.429406 0.273048 -0.698578 -0.311257 -0.687378 3.613787 3.430562 3.583914
wb_dma_ch_sel/input_ch0_txsz -1.540993 3.162426 -1.913713 -1.231591 0.841604 -3.499464 -0.596701 1.944594 -0.237573 2.104171 -3.673957 1.616709 -1.680585 -2.119361 -1.289206 0.842402 1.736747 2.376138 -2.080404 -0.703517
wb_dma_ch_sel/always_2 -0.399398 -0.093803 -3.687006 1.773574 -1.426508 -3.103303 1.314036 3.526503 0.426332 1.613896 -1.228156 3.125791 -2.461987 1.872767 -2.724586 0.819893 2.370979 0.283909 0.910358 2.138114
wb_dma_ch_sel/always_3 -0.964795 1.586491 -2.068442 0.455575 -0.607111 -3.468581 -2.078970 0.787735 0.530424 2.994747 -0.499270 1.152186 -4.912658 1.484167 -2.253238 1.238035 0.765411 0.392679 1.500756 -0.158084
wb_dma_rf/input_de_txsz_we -0.048239 1.198860 -3.795753 -1.787995 2.019883 -2.381545 3.951561 3.056040 1.944740 0.342465 -1.017909 2.288972 -1.156549 -2.260505 -0.558582 1.477690 0.711474 3.421326 -0.504395 -2.033829
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.189022 -1.524520 0.026988 0.739886 -1.779482 0.048095 -1.624701 -1.561431 -0.552818 1.652194 -2.479833 -0.807321 -2.237401 0.736250 0.362373 -0.017847 -1.447671 0.874609 1.123125 2.254188
wb_dma_ch_sel/assign_145_req_p0 -0.578893 -0.887350 -2.169641 0.335593 -0.277385 -2.135340 0.340826 1.320739 -0.805278 -0.102669 -2.383431 0.818918 1.092589 0.134823 0.172970 -0.792113 2.313615 2.675220 -1.363000 2.613510
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.134979 -1.547820 0.019702 0.968971 -1.777259 -0.042452 -1.782296 -1.644115 -0.570394 1.526680 -2.587124 -0.874824 -2.416211 0.899045 0.392389 -0.041878 -1.577419 1.046721 1.285109 2.347038
wb_dma_rf/always_1/case_1 -0.353828 -0.633735 5.919557 -8.601292 0.883931 1.942343 -1.157960 0.076645 -4.373542 1.121967 2.634183 -1.388256 2.776446 -1.375835 -1.122185 1.487475 3.616434 -5.401118 -6.015779 -0.645878
wb_dma_rf/always_2/if_1/if_1/stmt_1 0.366798 -0.313254 2.032773 -3.222202 1.948642 0.370735 -0.585296 -0.267483 -1.976928 -0.456899 -1.290067 -0.107279 1.926633 -2.514159 0.712958 -0.477638 0.421830 -1.595662 -1.154723 1.631364
wb_dma_ch_sel/assign_99_valid/expr_1 -1.224374 -0.557615 0.280165 2.075189 -0.772824 -3.239796 -4.060576 0.392882 -1.159776 3.380889 -0.085842 -1.703040 1.653176 3.195860 -0.202071 -1.780355 4.146308 -1.103131 -5.122072 -0.197022
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.641284 -0.591756 -2.203726 1.799743 -0.436559 -2.574999 1.743009 1.588078 -1.400807 0.650161 -1.065177 1.239333 0.398824 1.865786 1.123158 -1.639506 2.163202 -0.298080 -1.834481 2.352663
wb_dma_wb_slv/reg_slv_adr 3.655886 3.266663 4.296986 -6.202976 -0.240102 0.918055 -0.668533 0.594720 -4.372084 -1.448443 -0.529161 -2.182477 1.192428 0.757835 2.072705 0.067732 0.392754 -3.273039 -5.445053 -1.606947
wb_dma_ch_sel/assign_8_pri2 -1.172029 -0.864594 -1.859687 1.570214 -0.328531 -0.597594 -0.025133 0.415961 0.975117 0.248623 -0.836213 1.268929 -1.699760 -0.059310 -1.191123 1.006495 0.187141 1.384969 2.285897 0.981418
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.186739 -0.172101 0.687260 -2.641354 0.432102 1.108699 0.588915 0.684023 0.632981 -0.382607 0.964693 -0.499038 2.520715 -1.921656 -0.408971 0.897973 0.935930 0.705259 -1.662179 -1.341546
wb_dma_wb_mast/wire_wb_cyc_o 1.142459 1.161858 1.619680 -1.376825 -0.228295 2.485330 0.244439 0.490662 0.115779 -0.470963 -0.583914 0.569924 0.774897 -0.478542 -1.215892 -0.376655 -0.985136 -2.444815 0.641529 -0.658250
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.559731 -0.217804 1.724764 -1.237893 -1.131314 -0.141430 -0.870141 -0.973557 0.200006 2.207968 1.365694 -1.766257 0.234957 -0.156189 0.795230 0.009070 -1.293159 -0.520892 -1.310363 -0.162578
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.513543 0.959786 0.517681 0.068200 -0.317008 1.492543 -1.426932 -0.195973 0.071428 -0.977806 -3.319399 0.886806 -1.306806 -0.123577 -1.528922 -0.592078 -1.702683 -0.028151 2.929143 1.181916
wb_dma/wire_paused 0.352360 0.658580 1.315853 -1.650098 2.010215 0.819210 -0.538994 -2.020139 -0.409276 -0.514156 0.689473 0.269164 1.869885 -1.352286 -1.267533 -1.027973 0.366118 -0.467053 -0.013101 -0.932855
wb_dma_ch_rf/always_8/stmt_1/expr_1 -0.714998 0.092886 0.813373 -5.122159 -2.990133 2.842928 -0.935097 1.372283 -1.114599 1.204555 0.637464 0.316663 3.408107 -3.698738 1.616746 2.113153 3.701520 -2.128564 -0.977712 0.921058
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 1.098857 1.120043 1.557631 -1.289001 -0.207614 2.441553 0.295908 0.479154 0.200764 -0.520089 -0.611007 0.586790 0.716405 -0.521495 -1.183754 -0.340505 -0.994188 -2.381618 0.726270 -0.655507
wb_dma/wire_ch1_adr1 -0.534677 -1.012899 0.690230 -0.185054 0.082298 0.673382 -2.034349 0.218308 0.670381 0.619820 1.499374 -0.581418 -1.084649 0.601758 -0.997507 1.551229 0.681461 -1.922409 1.090123 -0.846941
wb_dma_ch_rf/always_6/if_1/if_1/block_1 1.003490 2.892312 0.450687 -1.341967 -1.899484 0.089587 -3.341428 -2.621082 -0.667393 1.327068 3.285383 -0.105151 2.703778 1.185385 -0.793932 -2.197846 3.465191 -0.506644 -0.623314 -1.730787
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -1.581331 -2.413075 0.674843 0.546598 -1.676589 0.500145 -3.571963 -1.257463 -0.005120 2.202389 -1.087705 -1.329693 -3.210990 1.412832 -0.533035 1.370946 -0.670828 -0.947819 2.011666 1.497642
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.096897 0.807728 -3.019173 2.488670 0.165551 -3.540807 2.821025 1.739560 -1.311087 1.489826 -0.483038 1.363304 -0.881344 2.152240 2.007716 -1.138289 1.285940 -2.564194 -1.645386 1.144560
wb_dma_ch_arb/always_2/block_1/case_1/if_1 1.345472 -1.619826 -2.139680 2.810508 -1.453414 -2.719944 -0.894748 0.399117 -1.173493 3.568013 -1.279642 -0.014582 -4.068658 3.382759 1.307977 0.407791 0.459965 -3.464731 0.580249 2.432033
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -1.156791 -1.616647 0.001275 0.884677 -1.761903 0.056944 -1.622552 -1.635763 -0.538093 1.591060 -2.490232 -0.813289 -2.375537 0.806973 0.411758 0.011593 -1.548522 0.936919 1.263281 2.339491
wb_dma_ch_sel/always_39/case_1/stmt_4 -1.159590 -0.920616 -1.837850 1.565002 -0.343777 -0.564925 0.004635 0.450232 0.946526 0.232202 -0.864458 1.227416 -1.658103 -0.058445 -1.143939 1.016955 0.189064 1.392075 2.266556 0.966500
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.470224 0.987782 0.499162 0.021908 -0.426607 1.470523 -1.428489 -0.135868 0.125916 -0.867480 -3.178895 0.919482 -1.351789 -0.121028 -1.599596 -0.522004 -1.630367 -0.064774 2.867108 1.165321
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 3.149446 0.923139 -3.245492 2.481936 0.158226 -3.780313 2.931241 1.981826 -1.283666 1.582201 -0.585902 1.548348 -1.073673 2.195714 1.885656 -1.126002 1.384922 -2.541600 -1.664541 1.156907
wb_dma_ch_pri_enc/wire_pri14_out 0.480555 1.007049 0.515819 -0.028483 -0.359879 1.433854 -1.408643 -0.201942 0.054504 -0.894365 -3.163601 0.863558 -1.258340 -0.125920 -1.495855 -0.558438 -1.610177 -0.054151 2.723205 1.134078
wb_dma_ch_sel/always_39/case_1/stmt_1 -0.380053 -0.062286 -3.596353 1.671739 -1.392012 -3.050258 1.268368 3.475288 0.381066 1.625835 -1.198280 3.027403 -2.328551 1.839486 -2.627617 0.754857 2.380816 0.232302 0.764378 2.053245
wb_dma_rf/wire_ch6_csr -1.884357 2.338230 1.805334 -2.014573 -2.057272 -1.232994 -1.070582 -1.970202 -0.702708 2.732621 2.409674 -2.304548 1.675311 1.074142 -0.491142 -1.155481 0.025275 -0.036038 -3.695173 -0.830704
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 3.072163 0.263510 -2.867099 0.318022 1.494031 -2.317256 3.194592 3.706618 -0.223360 -1.003564 -2.265854 1.831320 -0.868012 1.099916 0.760531 -0.663193 0.953581 0.363106 -0.846747 0.567663
wb_dma_wb_if/input_wb_we_i 7.452556 2.477698 -2.223466 -1.368794 0.677888 -0.490245 4.783706 3.373218 0.459909 -4.156708 -0.872684 1.478560 -0.329923 2.687549 2.305486 -3.993468 -2.426846 2.348797 0.824128 -0.773341
wb_dma_ch_sel/assign_141_req_p0 -0.434329 -0.895539 -2.386030 0.627620 -0.231054 -2.249727 0.331224 1.375783 -0.764335 -0.132871 -2.664233 0.959360 0.776260 0.238622 0.160528 -0.839197 2.206064 2.709608 -1.034975 2.753008
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.138244 0.965290 -3.175148 2.506418 0.182207 -3.726827 2.828004 1.849737 -1.301278 1.593520 -0.618782 1.475010 -1.036195 2.112695 1.868613 -1.135235 1.292132 -2.607623 -1.585310 1.168599
wb_dma_ch_sel_checker 0.542733 0.765719 0.650880 -0.080888 0.206498 -0.419824 -1.665100 -1.053579 -0.974372 -0.728290 -1.940158 -0.844774 -0.501722 0.438925 0.707152 -1.162297 -0.912830 1.017824 0.104434 0.894130
wb_dma_ch_rf/reg_ch_dis -2.209407 3.491718 0.416821 0.283300 -0.409034 -0.894882 -1.249677 0.122169 -1.680098 -0.895856 -2.915644 1.364238 1.679314 -2.894548 -1.107719 0.058297 1.554512 1.651561 -1.575887 1.284888
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 -1.799888 -0.708793 0.295258 -1.098155 -1.409063 -0.044494 -3.982963 -1.409462 -0.091972 -0.696579 0.624863 -0.583152 -2.337226 0.841270 -1.571781 1.128397 0.076218 1.643206 4.105742 2.570002
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.177933 0.912139 -3.261508 2.526892 0.243574 -3.709831 2.993846 2.042764 -1.240272 1.584536 -0.475466 1.516158 -1.101811 2.170513 1.860590 -1.026914 1.323145 -2.689891 -1.604827 1.023444
wb_dma_ch_rf/wire_pointer_we -1.518782 -0.181362 1.696946 -1.327349 -1.010479 -0.024911 -0.828474 -0.998762 0.274332 2.094556 1.301265 -1.644351 0.215757 -0.248105 0.654494 0.030928 -1.367267 -0.398888 -1.123859 -0.211936
wb_dma_ch_sel/always_46/case_1/stmt_1 1.456572 0.730054 -0.952239 -0.463889 -1.235608 0.015853 0.964191 0.911339 1.339799 -1.235663 1.681661 0.167188 0.984538 1.879321 -0.164930 -1.687689 -0.161433 2.661540 0.437710 -1.059504
wb_dma_wb_slv/always_3/stmt_1 -0.947749 1.465792 3.667210 -1.900033 -3.561980 -0.817260 -2.871252 1.813176 -1.546667 3.232522 1.755696 -2.963839 -0.794513 0.550405 3.343097 -0.227233 -1.344155 -3.075420 -3.212577 0.757125
wb_dma_ch_rf/always_2/if_1/if_1 -1.770475 -0.814378 0.331099 -1.096347 -1.516869 0.043853 -4.052663 -1.471963 -0.115237 -0.758559 0.717038 -0.593808 -2.333281 0.891921 -1.547404 1.159828 0.121747 1.673841 4.195771 2.641114
wb_dma_pri_enc_sub/assign_1_pri_out 0.510929 1.060459 0.525943 -0.011537 -0.420935 1.461129 -1.396349 -0.118828 0.080996 -0.828454 -3.139826 0.926042 -1.229892 -0.075233 -1.613796 -0.574067 -1.597328 -0.180719 2.776775 1.120864
wb_dma_ch_sel/input_ch0_adr0 1.573710 -1.409102 0.150829 2.562763 0.871483 -2.999260 -1.400583 -1.136880 -3.319204 -1.483451 -2.565136 -3.339180 0.604210 3.449264 4.687379 -1.932844 0.177827 1.129866 -4.408891 2.376492
wb_dma_wb_slv/assign_4 1.553815 0.970281 1.408859 -4.659933 -1.394808 2.119342 2.101635 -1.972010 -0.853918 4.811358 4.853079 0.370681 -0.416167 -0.427500 0.886518 -0.746910 3.060946 -4.381202 -1.254780 -1.490332
wb_dma_wb_mast/input_wb_data_i -1.531230 2.196738 3.427610 -4.560135 -1.279946 -1.159040 -0.421375 -2.664122 -2.507598 1.614150 4.329772 -2.167835 0.005344 -1.885034 -0.320504 -1.286443 -0.487344 -0.165815 -3.287995 1.021126
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -1.637869 -2.560842 0.701244 0.707442 -1.687805 0.596785 -3.705153 -1.405023 0.033239 2.211011 -1.121042 -1.413336 -3.390178 1.453589 -0.483874 1.406377 -0.842574 -0.886710 2.191923 1.553731
wb_dma_de/wire_adr1_cnt_next1 -0.433902 0.957789 -0.336602 4.040088 0.655210 -0.876067 -1.290226 1.429996 0.500598 0.181472 0.982269 0.354606 -1.428386 0.701067 -1.116601 2.767049 0.905528 -4.103909 0.304234 -1.739093
wb_dma_ch_sel/inst_u2 1.107164 1.116895 1.722032 -1.490516 -0.226261 2.603591 0.273697 0.474813 0.152663 -0.514372 -0.474215 0.563989 0.800715 -0.561711 -1.207071 -0.359336 -1.049881 -2.542882 0.665816 -0.761960
wb_dma_ch_sel/inst_u1 -1.148611 1.845475 -1.350793 4.117831 -3.881109 -3.806573 -3.163600 -2.644424 -2.966383 2.819619 1.436650 -0.303331 -3.927853 2.269389 1.253830 1.778919 0.968996 -2.327091 0.614133 2.835115
wb_dma_ch_sel/inst_u0 0.554286 1.013384 0.486707 0.086271 -0.360921 1.492182 -1.438832 -0.126338 0.139854 -0.977431 -3.320292 0.950247 -1.345805 -0.129646 -1.578030 -0.574255 -1.725110 -0.060348 2.947724 1.142646
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.485111 0.991845 0.496420 0.072267 -0.315206 1.431370 -1.484635 -0.196297 0.080219 -0.975525 -3.294702 0.869093 -1.354176 -0.125684 -1.494053 -0.583050 -1.685575 0.035957 2.899291 1.189567
wb_dma/wire_adr0 0.421425 -2.893444 1.725449 1.206548 -2.583386 -0.870056 -2.757334 -2.854464 -4.617910 1.033360 -0.649069 -3.296503 0.512817 2.720566 4.610348 -1.066034 1.013356 -1.314744 -4.090702 3.678832
wb_dma/wire_adr1 -0.556828 -1.057901 0.750556 -0.136018 -0.010911 0.703360 -2.081095 0.194691 0.687699 0.667439 1.536983 -0.615364 -1.078902 0.622323 -0.970269 1.595915 0.710020 -1.995390 1.094773 -0.822415
wb_dma_ch_sel/assign_131_req_p0/expr_1 0.446203 -1.880768 -1.790111 0.506369 -0.817261 -1.947211 -0.002976 1.161159 -0.477817 3.076488 -0.760862 -0.535534 -1.869551 1.643681 1.144048 1.127540 1.076792 -2.500889 -0.972033 1.248680
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.187597 -1.527291 -0.140210 1.023258 -1.736356 -0.052624 -1.691541 -1.546726 -0.470971 1.523094 -2.645225 -0.718014 -2.464916 0.852848 0.293839 -0.011873 -1.547943 1.115274 1.380639 2.357282
wb_dma_ch_rf/assign_18_pointer_we -1.668900 -0.276188 1.856929 -1.370925 -1.123011 -0.031183 -0.887905 -1.193298 0.300128 2.276248 1.642738 -1.888432 0.308407 -0.155133 0.773152 0.028236 -1.435364 -0.398013 -1.294765 -0.280334
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 1.447407 0.922803 -0.927155 -0.742483 -1.304978 0.042588 0.929206 0.931502 1.380885 -1.169625 1.704087 0.236972 0.978158 1.787734 -0.251333 -1.725300 -0.205074 2.764189 0.430546 -1.147271
wb_dma_ch_sel/wire_req_p0 -0.369363 0.292741 -1.041146 -0.743808 -3.733987 -1.925165 -1.891877 -3.034010 -2.093023 4.539891 2.749458 0.545376 -4.061472 0.534261 1.082889 0.904276 0.777681 -2.293050 2.382335 2.781832
wb_dma_ch_sel/wire_req_p1 1.089285 1.076996 1.574498 -1.314556 -0.206684 2.501577 0.252358 0.506256 0.199198 -0.531472 -0.624448 0.582513 0.723722 -0.551602 -1.192973 -0.362661 -1.009700 -2.379164 0.744924 -0.665226
wb_dma/wire_ndnr -1.109184 1.547916 -2.119613 0.621281 -0.656089 -3.386399 -2.290047 0.819183 0.646148 3.039020 -0.520943 1.270936 -5.123897 1.498374 -2.497817 1.390478 0.813381 0.314185 1.892766 -0.090349
wb_dma_de/reg_mast0_drdy_r -0.521967 0.633040 -1.347207 2.063620 0.816890 -1.734035 -1.059619 -3.836847 -0.398756 0.527298 -2.214542 -0.478717 -2.237483 -0.961526 2.431838 -1.398878 -2.070112 3.981457 1.592929 0.766786
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.457767 1.028614 0.614933 -0.055963 -0.345128 1.569051 -1.514506 -0.271701 0.116351 -0.939238 -3.215545 0.839356 -1.301980 -0.219825 -1.574754 -0.575931 -1.765717 -0.030018 2.906959 1.097489
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 0.422780 -1.613595 1.749608 0.043847 -4.377316 0.205310 -0.536171 -0.786384 -3.128332 0.008140 2.081218 -2.098695 2.811858 3.572114 2.345642 -1.666692 2.174891 0.326707 -5.106323 1.776360
wb_dma_ch_sel/assign_137_req_p0 -0.379295 -0.962539 -2.340504 0.592441 -0.185593 -2.220499 0.473804 1.419335 -0.787715 -0.182288 -2.594948 0.882023 0.900728 0.270429 0.257020 -0.855865 2.254859 2.646799 -1.221450 2.706190
wb_dma_rf/wire_pointer2 0.500212 0.777906 0.656868 -0.104371 0.187411 -0.458146 -1.694941 -1.031514 -1.018583 -0.663834 -1.911228 -0.849771 -0.495422 0.459406 0.708732 -1.200667 -0.877558 1.048059 0.025127 0.887046
wb_dma_rf/wire_pointer3 -1.295501 0.142089 -0.367850 -0.874278 -1.566263 -0.532778 -2.132745 -1.680016 -0.693336 -1.349952 -0.754600 -0.002126 -1.406029 0.333175 -0.716364 -0.312471 -0.659902 3.446830 3.331579 3.454770
wb_dma_rf/wire_pointer0 -3.470220 -1.487857 1.335280 -2.597386 0.082070 0.636702 -4.440742 -3.417017 0.877785 0.746299 0.857640 -1.320376 -0.971830 0.277200 -3.809068 1.974311 0.138462 1.831874 2.442502 -0.576429
wb_dma_rf/wire_pointer1 -0.633138 -0.174424 -1.182753 1.458560 -0.149668 -0.984399 -1.595922 -0.559757 -0.003644 -0.480020 -2.693901 0.440428 -2.128890 0.379849 -0.468734 -0.099095 -0.656919 2.331385 2.288424 1.818277
wb_dma_rf/wire_sw_pointer0 -1.904418 0.481243 2.237276 -0.571849 -1.204303 0.889999 -0.238899 -0.765480 -1.011582 0.423958 0.464514 -0.717921 0.088786 -1.277601 -0.410248 0.647488 -0.962750 -0.846205 -1.304162 0.559189
wb_dma_de/always_21/stmt_1 -0.476884 0.570331 -1.286565 2.029603 0.775525 -1.715878 -1.101586 -3.782843 -0.416146 0.441526 -2.214317 -0.525707 -2.240473 -0.883813 2.384959 -1.350872 -2.034195 3.976605 1.598425 0.787480
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 -0.883788 2.332954 -1.591206 0.855518 0.523195 -3.694506 -3.130066 1.439053 -0.270675 3.080744 -2.941181 1.391407 -4.884648 0.268453 -1.702248 1.502596 1.568695 -0.383013 0.334604 -0.364664
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 2.206779 0.763544 -1.228629 -2.484226 2.096909 -1.408195 1.899025 3.081069 -0.553917 -2.068204 -2.982465 0.331262 1.263558 -0.473092 1.066814 -0.895605 0.810309 2.028337 -2.387220 0.090978
wb_dma_ch_arb/input_advance -0.400656 0.000426 -3.718705 1.744596 -1.466896 -3.207241 1.252177 3.498340 0.379962 1.709060 -1.244855 3.083233 -2.383614 1.849358 -2.710666 0.781695 2.454428 0.300385 0.779962 2.130460
wb_dma_de/always_7/stmt_1 -2.247414 1.906730 -3.018704 -1.661853 -0.517546 -2.932839 1.990535 2.360313 1.507263 2.784208 0.503821 2.278693 -1.295584 -1.364568 -2.677122 1.737287 1.902982 2.190263 -0.949109 -1.299069
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.924646 0.437028 -1.355073 1.665450 -0.952978 -0.721409 0.102821 1.254924 -1.263551 -0.157357 -3.966154 2.107246 -0.760405 1.613933 -0.667670 -2.047246 0.429387 -0.693964 1.139575 3.341220
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -1.269479 -1.626206 -0.129195 0.979229 -1.846561 -0.079064 -1.730578 -1.643602 -0.481587 1.650140 -2.515596 -0.797585 -2.459596 0.903470 0.357917 0.010543 -1.488730 1.043591 1.322247 2.399062
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 3.177658 1.014043 -3.230867 2.419395 0.141919 -3.845299 2.847796 1.961234 -1.323481 1.629779 -0.538968 1.481647 -1.089966 2.236107 1.932799 -1.130903 1.362414 -2.592023 -1.724888 1.073337
wb_dma_ch_sel/assign_101_valid -1.134263 -0.546019 0.296702 2.149842 -0.729789 -3.195890 -3.846665 0.513751 -1.179275 3.147613 -0.038763 -1.731432 1.906036 3.205714 -0.092054 -1.747963 4.160666 -1.084423 -5.403167 -0.348978
wb_dma_ch_sel/assign_98_valid -1.047519 -0.634464 0.148689 2.389863 -0.774771 -3.324173 -3.912033 0.514693 -1.158468 3.254728 0.025426 -1.702929 1.722589 3.479378 -0.113955 -1.732808 4.214462 -1.203431 -5.273407 -0.256740
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.424846 -0.522747 -1.971375 1.665290 -0.540666 -2.468348 1.533944 1.369745 -1.428624 0.797820 -0.843514 1.112941 0.485695 1.800294 0.998377 -1.614697 2.143181 -0.382532 -1.833439 2.261215
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.973700 0.924758 -3.016844 2.332307 0.067281 -3.649312 2.748110 1.875880 -1.275401 1.558907 -0.419006 1.379895 -0.918503 2.129082 1.844573 -1.078434 1.372487 -2.478726 -1.724838 1.103472
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 0.416134 0.939846 0.529354 0.068526 -0.298595 1.500057 -1.459937 -0.242390 0.125420 -0.965729 -3.236726 0.839943 -1.334591 -0.185407 -1.542672 -0.506758 -1.725553 0.048219 2.932297 1.137918
wb_dma_rf/wire_ch7_csr -2.265548 2.204972 1.875075 -1.807459 -2.165078 -1.279601 -1.348461 -2.061902 -0.704672 2.823934 2.573877 -2.329823 1.775447 1.009593 -0.573999 -1.047582 0.215622 0.067522 -3.828463 -0.749728
wb_dma_ch_sel/reg_csr 0.331671 3.066907 0.205564 -4.418013 -2.397821 -0.925883 3.909831 -0.140050 -1.197517 -0.903183 2.765326 -1.202372 1.082716 1.165496 0.308957 0.106827 -1.543528 1.718680 -2.569732 0.479939
wb_dma_de/reg_next_state 1.513538 2.780648 0.035494 -3.068327 -0.210300 -1.020331 -3.126788 -0.506557 -1.298809 -0.257748 3.156584 0.980069 2.538096 -0.255592 -0.480140 -1.622250 4.320358 -0.855891 0.458261 0.037952
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 1.748566 1.200555 -2.087102 -1.715423 -2.969844 -4.638838 -0.566783 4.493906 -1.339505 -3.465729 2.261567 0.206528 -3.084255 7.444386 -2.696384 0.095212 2.267456 3.771623 -0.095826 2.899022
wb_dma_ch_rf/input_ptr_set -0.617540 -0.113751 -1.155355 1.459317 -0.121448 -0.999349 -1.704544 -0.610773 -0.014420 -0.442924 -2.811915 0.416342 -2.144857 0.363253 -0.460484 -0.176404 -0.731255 2.376906 2.352129 1.866892
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.578041 -1.092186 0.731434 -0.156082 0.070808 0.668485 -2.139482 0.205248 0.688282 0.666931 1.561094 -0.599099 -1.098362 0.630432 -0.999456 1.596879 0.753829 -1.970931 1.092862 -0.838444
wb_dma_ch_sel/assign_12_pri3 -0.602219 -0.077930 -1.102531 1.413724 -0.129604 -0.974437 -1.806276 -0.671126 -0.133185 -0.504764 -2.915706 0.360741 -2.156914 0.419710 -0.381390 -0.269163 -0.762842 2.437810 2.305828 1.927465
wb_dma_de/assign_65_done/expr_1/expr_1 -0.117844 1.566743 -0.545609 -2.442091 -0.969717 0.182429 0.484408 3.495562 0.308888 0.069369 -2.579330 2.210163 0.512866 -0.366419 -3.558930 0.267727 1.336480 -0.376479 -0.068957 0.857725
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -0.635210 -0.149284 -1.186139 1.524655 -0.125465 -0.985160 -1.731851 -0.610783 0.023869 -0.493804 -2.880031 0.408745 -2.217784 0.390538 -0.483554 -0.162287 -0.792223 2.450528 2.414909 1.906567
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 1.065461 1.089609 1.665302 -1.395824 -0.214445 2.496571 0.249616 0.410098 0.173262 -0.513045 -0.491219 0.560965 0.759599 -0.548028 -1.152356 -0.324367 -0.996874 -2.377373 0.702091 -0.689510
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 3.141160 0.939872 -3.193937 2.532980 0.183194 -3.710585 2.905465 1.939512 -1.320136 1.545481 -0.586103 1.489133 -0.963825 2.162656 1.974024 -1.111274 1.369710 -2.514756 -1.680127 1.134643
assert_wb_dma_ch_sel/input_valid -1.209454 -0.868602 -1.821129 1.561556 -0.330808 -0.577530 -0.041332 0.445675 0.989586 0.283303 -0.859619 1.249135 -1.687644 -0.061082 -1.212435 1.014087 0.187916 1.416497 2.257984 1.007463
wb_dma/input_wb0_stb_i 3.731183 -1.130005 -2.810747 1.721419 1.986773 -2.050282 3.260283 1.905292 -1.086189 -1.621575 -2.514127 0.998802 0.401942 1.010798 3.342958 -2.036950 0.815970 0.897070 -1.315269 1.585330
wb_dma/wire_ch1_csr -1.963908 3.891789 1.502028 -1.156205 -0.480901 -2.115932 0.461262 -1.525141 -0.293195 1.177841 0.977063 -2.385687 2.474604 0.820156 -0.464233 -1.913441 -1.144359 1.724880 -4.445140 -1.230977
wb_dma_rf/assign_5_pause_req 0.734244 0.901118 1.172725 -5.894063 -2.385812 2.923757 -1.170614 -0.710318 -2.224846 -0.309388 -0.233012 1.482743 3.925744 -2.965183 -0.053995 -0.735170 2.915284 -1.510306 1.467588 3.500470
wb_dma_de/always_12/stmt_1 -0.020256 1.548136 -0.663402 -2.344795 -0.851593 0.068345 0.417370 3.502457 0.286890 -0.003038 -2.730835 2.195995 0.485543 -0.286918 -3.477180 0.132952 1.304407 -0.305406 -0.039544 0.922195
wb_dma_wb_if/wire_wb_ack_o -0.960526 0.665345 2.023245 -2.999767 -0.452071 1.187736 0.475320 -1.904187 -0.497988 3.106421 1.109346 -0.013933 -0.990676 -2.060231 -0.298558 -1.231403 0.537216 -0.951688 -0.483427 0.778807
wb_dma_ch_rf/always_5/if_1/block_1 -1.577165 -0.135640 1.780670 -1.449809 -1.178511 -0.072997 -0.863274 -1.100749 0.191154 2.271976 1.533051 -1.772594 0.280294 -0.194036 0.704994 0.024920 -1.292373 -0.465358 -1.366235 -0.295078
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.903524 0.325783 -1.570480 1.793983 -0.910538 -1.061109 0.169901 1.297692 -1.294712 -0.105649 -3.918109 2.060939 -0.767967 1.739067 -0.503025 -2.095577 0.554726 -0.477552 0.946008 3.397009
wb_dma_ch_arb/assign_1_gnt 0.192992 2.727331 -0.211275 3.236904 -3.968727 -1.882735 -2.644495 -2.082574 -2.886367 2.144366 0.821536 0.240648 -3.065738 2.142081 0.518445 1.102118 0.144166 -4.317944 1.122020 2.428847
wb_dma_rf/input_dma_err 1.853984 0.378202 -1.382704 1.712399 -0.890493 -0.939099 0.075262 1.102185 -1.292972 -0.121873 -3.970081 1.970069 -0.739218 1.614195 -0.468130 -2.132816 0.455372 -0.469756 0.986633 3.387947
wb_dma_de/assign_73_dma_busy/expr_1 -1.617973 -0.954347 -0.777101 -3.454186 -2.751945 2.395389 -0.567011 1.605333 0.022093 1.302714 0.112690 1.251090 1.717225 -3.619589 0.628788 3.005869 3.391223 -0.978172 1.108869 1.318386
wb_dma/input_dma_nd_i -0.334368 -0.090572 -3.703233 1.767393 -1.387767 -3.111691 1.354785 3.555298 0.454102 1.600551 -1.244789 3.101999 -2.442286 1.858734 -2.687871 0.827555 2.395048 0.288690 0.863519 2.110010
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.495388 -1.570445 0.410900 -1.127696 0.979141 1.131593 0.973618 -0.746135 -0.143077 -1.063835 0.467016 -1.112868 3.648817 -1.956373 1.986530 -0.420264 0.879616 1.421305 -2.071466 -0.242387
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -0.451698 -1.657462 0.566099 -1.066717 1.020423 1.191484 0.926060 -0.988975 -0.249842 -1.101636 0.485876 -1.236578 3.858309 -2.002097 2.329692 -0.545406 0.844019 1.396020 -2.221044 -0.172112
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 1.092940 1.109653 1.664423 -1.406458 -0.152020 2.605962 0.256255 0.482168 0.229917 -0.535722 -0.607015 0.620420 0.763896 -0.636092 -1.237500 -0.319670 -1.105376 -2.471981 0.839373 -0.732235
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.890155 0.307222 -1.520933 1.834208 -0.801838 -0.942271 0.158493 1.160204 -1.246566 -0.235539 -4.064820 1.971720 -0.862613 1.620419 -0.399463 -2.087384 0.410268 -0.296957 1.126754 3.423417
wb_dma_ch_sel/assign_3_pri0 -0.297530 -0.062213 -3.692452 1.782310 -1.357720 -3.144723 1.296521 3.482446 0.381478 1.548485 -1.326912 3.075912 -2.386321 1.844580 -2.585931 0.713662 2.348843 0.354465 0.849966 2.135087
wb_dma_ch_arb/always_2/block_1/stmt_1 0.082591 2.836165 -0.208623 3.462148 -3.926235 -1.905640 -2.833719 -2.299820 -2.875803 2.267103 0.409972 0.248690 -3.379623 2.127584 0.378099 1.097900 -0.166016 -4.223474 1.287987 2.442582
wb_dma_de/always_23/block_1/stmt_1 1.494063 2.831893 0.028031 -3.194978 -0.192491 -1.033712 -3.223613 -0.351143 -1.349081 -0.242791 3.021287 1.083447 2.250556 -0.451078 -0.488103 -1.351363 4.266789 -0.945043 0.601244 0.036751
wb_dma_de/always_23/block_1/stmt_2 -1.649168 2.479234 -2.326599 -1.824830 -0.204121 -3.169177 0.648203 1.455220 0.655160 1.962323 -1.226284 1.481017 -1.599266 -1.073685 -1.965612 0.708969 0.964291 3.104821 -0.927247 -0.604496
wb_dma_de/always_23/block_1/stmt_4 -1.662687 2.230683 -1.149073 -2.231857 -0.179621 -2.969362 -0.834177 -0.754752 -1.719526 0.764945 -1.855859 0.508428 0.111325 -2.222138 0.736205 -0.518631 1.687318 4.009469 -1.431484 1.890037
wb_dma_de/always_23/block_1/stmt_5 1.714861 2.257476 -3.243756 0.533624 -0.819088 -4.399775 0.311999 2.661307 -0.313605 -0.284786 -2.537433 1.834660 -5.195388 2.799542 -1.336699 -0.610184 -0.769560 2.724223 1.938936 2.161258
wb_dma_de/always_23/block_1/stmt_6 2.999595 0.226091 -2.734138 0.288843 1.432270 -2.215197 3.074977 3.556842 -0.190387 -0.969505 -2.142045 1.766935 -0.793532 1.068494 0.749145 -0.633324 0.905289 0.299512 -0.836879 0.534774
wb_dma_rf/inst_u25 2.030902 0.285244 -1.439317 1.699009 -0.756595 -0.946712 0.252072 1.232781 -1.336883 -0.225315 -3.981028 1.949257 -0.711365 1.629175 -0.310692 -2.150695 0.426354 -0.439783 0.911615 3.328885
wb_dma_wb_mast/input_mast_go 1.103764 1.068523 1.586584 -1.340487 -0.172570 2.552941 0.282288 0.456236 0.237043 -0.566520 -0.658326 0.613576 0.744942 -0.582360 -1.229786 -0.321914 -1.060556 -2.392581 0.810964 -0.666856
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.307328 -0.213237 -0.747953 -2.489019 1.202950 0.038476 2.547639 2.703605 0.476585 -0.921961 -0.088911 0.547951 2.128705 -1.542868 0.002892 0.772093 1.515883 0.673590 -2.190815 -0.998320
wb_dma_ch_sel/assign_125_de_start/expr_1 -0.945009 3.555250 1.261295 0.761644 2.676286 0.008029 -1.120349 -0.950103 -1.349016 -0.443841 -3.315797 1.832871 2.834862 -3.967499 -1.828644 -0.588866 1.739564 -0.641465 -2.469681 -1.440867
wb_dma_de/always_23/block_1/case_1/block_2/if_1 0.754723 0.918338 1.316099 -4.149252 -1.225718 2.312515 -1.565437 -0.901916 -1.888888 0.963946 0.341644 1.064380 2.797461 -3.072140 0.654091 0.221188 2.979619 -2.929396 0.286177 1.117741
wb_dma_ch_sel/assign_151_req_p0 -0.484401 -0.892272 -2.369776 0.578387 -0.263609 -2.250891 0.377630 1.407118 -0.728355 -0.098255 -2.587522 0.984700 0.803834 0.203557 0.084349 -0.811759 2.216783 2.644339 -1.087922 2.731516
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 1.281561 2.291359 -1.447170 0.855976 -0.356067 -1.523741 0.489613 -0.532644 -0.727523 1.257416 -3.016954 1.730393 -2.085007 0.239903 -0.062190 -1.906779 -0.989395 0.610947 0.967722 1.141122
wb_dma_wb_mast/reg_mast_dout -1.589644 2.015007 3.216447 -4.242906 -1.247367 -1.127772 -0.335956 -2.529597 -2.440367 1.434435 4.099049 -2.046540 -0.033380 -1.888197 -0.240984 -1.075969 -0.475931 -0.061521 -3.192437 1.088694
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 0.458141 -1.577534 1.814974 -0.240975 -4.469591 0.171302 -0.709871 -0.890596 -3.187704 0.216881 2.068153 -2.262924 2.662074 3.654174 2.456953 -1.666674 2.053614 0.276728 -5.122425 1.825630
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.131014 1.084186 1.640798 -1.365452 -0.178054 2.589118 0.257467 0.462229 0.183393 -0.532698 -0.610570 0.610483 0.757478 -0.576149 -1.237143 -0.326400 -1.047256 -2.421885 0.803360 -0.679828
wb_dma_ch_sel/assign_100_valid -1.051936 -0.745789 0.023599 2.410117 -0.711476 -3.330355 -3.699764 0.917161 -1.056595 3.088673 0.024948 -1.518211 1.736360 3.509884 -0.267008 -1.667180 4.429061 -1.142018 -5.292332 -0.292610
wb_dma_ch_sel/assign_131_req_p0 0.204258 -1.933490 -1.514446 0.420992 -0.900322 -1.690009 -0.291677 0.926693 -0.447901 3.136843 -0.455624 -0.668995 -1.843593 1.525476 1.059999 1.266753 1.117836 -2.621457 -0.833649 1.152671
wb_dma_ch_sel/assign_135_req_p0/expr_1 -0.395560 -0.862952 -2.271120 0.511362 -0.269739 -2.175027 0.358872 1.333814 -0.829167 -0.143383 -2.541269 0.920363 0.905182 0.226555 0.148083 -0.842104 2.222842 2.583738 -1.192469 2.725562
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.460307 -0.575657 -1.988806 1.723881 -0.547490 -2.435143 1.556239 1.371001 -1.409742 0.759226 -0.826355 1.094650 0.515591 1.773783 1.068070 -1.619417 2.088905 -0.396354 -1.843388 2.254527
wb_dma_ch_rf/input_dma_done_all -1.627058 2.487130 -2.404277 -1.759769 -0.230968 -3.190045 0.552828 1.510583 0.584007 1.981052 -1.397864 1.531310 -1.651249 -1.023453 -2.039957 0.649607 1.040962 3.141174 -0.854835 -0.410778
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 0.209610 4.325605 -2.507101 -2.346337 -1.848540 -4.572497 0.004210 -0.193936 -0.415167 0.345403 0.158885 1.238600 -5.739630 1.318581 -1.269909 -0.472722 -2.024629 4.885884 3.020155 1.831835
wb_dma_pri_enc_sub/wire_pri_out 0.551814 1.031823 0.518916 -0.017761 -0.323082 1.607997 -1.359091 -0.079646 0.162581 -0.977468 -3.287868 1.027239 -1.284555 -0.201535 -1.657101 -0.538967 -1.736584 -0.154996 2.977499 1.122123
wb_dma_ch_rf/input_wb_rf_din 3.791673 1.429920 0.928944 -5.074317 4.026767 -4.368800 -1.389479 -0.427597 -1.151596 1.719117 -0.436788 -4.875566 1.053836 3.077315 3.824637 -3.443190 -0.387981 0.714234 -6.615915 -3.914325
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond -0.695729 3.586513 -0.709918 -3.149992 -0.365890 -0.670443 0.696919 1.779100 0.843350 1.445330 -1.954666 2.033969 -0.946785 -1.708606 -3.183271 0.307526 -0.099259 0.900295 -0.001160 -1.172642
wb_dma_ch_sel/assign_157_req_p0/expr_1 -0.537222 -0.771292 -2.168837 0.195517 -0.257040 -2.138729 0.422252 1.466453 -0.756424 -0.110524 -2.408421 0.915858 1.013895 0.092181 0.036506 -0.755614 2.254171 2.632601 -1.300678 2.550966
wb_dma_ch_sel/assign_139_req_p0 -0.382587 -0.963431 -2.359456 0.580754 -0.217189 -2.186547 0.426182 1.357967 -0.794079 -0.178529 -2.583508 0.947137 0.854316 0.237051 0.214005 -0.859347 2.232376 2.693172 -1.120620 2.761427
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.181542 1.177294 1.711931 -1.483812 -0.206029 2.665213 0.289696 0.486031 0.208219 -0.535393 -0.580680 0.589798 0.805098 -0.582770 -1.273089 -0.372565 -1.070330 -2.547539 0.743177 -0.745152
wb_dma_ch_sel/always_38/case_1 -0.987575 3.558434 1.089663 0.782855 2.813926 -0.177823 -1.073429 -0.862909 -1.286319 -0.487196 -3.478640 1.813049 2.857258 -3.907315 -1.832353 -0.739061 1.737226 -0.339144 -2.522774 -1.388228
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 0.842350 2.398264 0.585304 0.269972 -1.998115 0.472091 -3.908864 -3.293805 -0.961977 2.351598 2.551126 0.556276 2.961125 1.705094 -1.388157 -2.646967 4.202480 -2.091435 -0.232027 -1.140194
wb_dma/constraint_wb0_cyc_o 1.064681 1.092279 1.612491 -1.371714 -0.216398 2.457368 0.275647 0.491994 0.194057 -0.505315 -0.538363 0.566610 0.750628 -0.548719 -1.151701 -0.356841 -0.991768 -2.346233 0.678182 -0.699537
wb_dma/input_wb0_addr_i 2.535263 2.817814 4.665583 -6.270691 -0.046273 1.458689 0.336131 -0.292631 -3.501772 0.687132 0.498111 -2.081419 0.128642 -0.615524 1.918679 -0.964505 0.798904 -3.125865 -5.149698 -0.971361
wb_dma_de/input_mast1_drdy 0.790421 2.300953 1.762788 -1.357382 -1.851837 0.810696 -1.320930 0.833343 -1.190038 0.719953 -1.731471 0.874862 -0.082384 1.009012 -2.418417 -1.109532 -0.112872 -2.807857 -0.089138 1.154879
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.229362 -0.236558 0.581247 -2.577230 0.498247 1.025200 0.663300 0.781732 0.687913 -0.434761 0.890089 -0.452047 2.491120 -1.957883 -0.460723 0.921073 0.953057 0.779749 -1.671947 -1.318063
wb_dma_wb_if/input_wb_ack_i -1.330811 2.811393 4.241045 -6.541594 -0.128304 -0.724436 -0.886013 -3.465331 -1.388434 5.693167 3.069506 -1.172755 -0.683254 -2.589923 -1.576416 -4.979106 0.260270 -1.135511 -2.226425 1.612454
wb_dma_ch_sel/wire_pri_out 0.552731 0.968564 0.539658 0.037755 -0.300630 1.543668 -1.377993 -0.109780 0.138447 -0.969973 -3.247701 0.932158 -1.292250 -0.167407 -1.565725 -0.552572 -1.687543 -0.085385 2.889347 1.094859
wb_dma_ch_rf/assign_3_ch_am0 1.434154 0.797204 -0.883807 -0.635558 -1.240911 0.069355 0.957122 0.916059 1.371305 -1.221570 1.729387 0.176807 0.955478 1.804582 -0.277774 -1.671141 -0.214570 2.679797 0.456668 -1.111584
wb_dma_rf/input_ch_sel -1.337691 0.384941 -0.218352 -4.369824 -2.841821 1.466524 -1.522121 -2.644936 -1.655305 0.283291 0.368723 -0.396490 1.522610 -4.172404 3.847493 0.857362 1.430476 2.706475 1.754816 2.802590
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.383549 -2.773875 2.311454 -1.500799 -4.159276 2.114403 -0.019495 -0.626083 -2.218596 0.292541 2.758471 -0.993895 3.672813 1.580129 1.299453 -1.665787 2.606951 0.501184 -4.024986 1.556630
wb_dma_de/always_23/block_1/case_1 1.590056 3.036894 0.076947 -3.162911 -0.037792 -1.035656 -3.158064 -0.374257 -1.284572 -0.461656 3.035226 1.152787 2.384816 -0.335882 -0.696454 -1.454946 4.255660 -0.805041 0.487859 -0.159585
wb_dma/wire_pause_req 0.789291 0.959064 1.298416 -5.856349 -2.540462 2.815425 -1.286854 -0.792946 -2.451207 -0.170468 -0.142935 1.425918 3.893963 -2.773969 -0.047069 -0.750369 2.998825 -1.720550 1.297407 3.585653
wb_dma_wb_if/input_mast_go 1.120546 1.107563 1.621650 -1.321974 -0.186430 2.532113 0.271235 0.482624 0.188334 -0.510499 -0.640465 0.647697 0.766687 -0.566994 -1.216920 -0.324615 -1.010054 -2.439153 0.759523 -0.648370
wb_dma_ch_rf/input_de_csr -1.998771 2.300110 -0.429953 -1.737668 -1.264055 -1.469003 -1.846391 -3.283899 -0.215677 0.331978 0.190285 -0.199346 -2.757848 -0.930590 -0.451327 -0.108218 -1.890133 4.512756 3.102490 1.351668
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.377720 0.925325 0.533602 -0.007248 -0.410306 1.558323 -1.426628 -0.231542 0.127384 -0.892666 -3.187416 0.913143 -1.333934 -0.156549 -1.612683 -0.510952 -1.695042 -0.065432 2.958361 1.117278
wb_dma_de/input_mast0_din 0.352675 2.420064 -0.982549 -1.179163 -0.447914 -2.307866 -0.827186 -4.269189 -0.887063 -1.501507 0.191442 -1.052061 -3.654698 -0.276992 2.592984 -1.690344 -3.796134 6.403609 3.418246 1.754001
wb_dma_pri_enc_sub/always_3 0.400479 0.992250 0.552750 -0.035482 -0.395132 1.518578 -1.474478 -0.218809 0.110674 -0.843852 -3.189644 0.921723 -1.317224 -0.208026 -1.641928 -0.501583 -1.674139 -0.077932 2.935410 1.124999
wb_dma_pri_enc_sub/always_1 0.398942 0.966480 0.533883 0.019695 -0.355483 1.447155 -1.438360 -0.251056 0.136506 -0.878274 -3.161340 0.844804 -1.296078 -0.169130 -1.534823 -0.539602 -1.690398 -0.018912 2.808877 1.089126
wb_dma_ch_sel/reg_adr0 0.452486 -2.603158 1.869095 1.018856 -2.448166 -0.770000 -2.719476 -2.907331 -4.488872 0.985615 -0.524627 -3.318579 0.708703 2.464038 4.592272 -1.076679 0.938600 -1.343283 -4.236849 3.283857
wb_dma_ch_sel/reg_adr1 -0.597418 -1.068606 0.739180 -0.185568 0.021225 0.715278 -2.082881 0.157953 0.647567 0.635862 1.552434 -0.654030 -1.006056 0.609724 -0.936781 1.551508 0.716356 -1.966337 1.046963 -0.867036
wb_dma_ch_sel/assign_1_pri0 -0.400756 -0.131051 -3.603582 1.749655 -1.407937 -3.040215 1.235624 3.430305 0.423832 1.575782 -1.231763 3.063184 -2.358316 1.802135 -2.687110 0.755160 2.328166 0.304104 0.867301 2.134013
wb_dma_ch_pri_enc/wire_pri26_out 0.426841 0.944589 0.592073 -0.028797 -0.326303 1.565068 -1.414648 -0.220353 0.136315 -0.919343 -3.118769 0.888165 -1.291794 -0.211348 -1.571401 -0.486197 -1.742817 -0.082135 2.906353 1.057282
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.573583 -0.633278 -2.101459 1.787383 -0.425460 -2.458641 1.634356 1.405234 -1.395563 0.647418 -0.967845 1.129610 0.465316 1.809204 1.132957 -1.631688 2.076208 -0.325674 -1.753640 2.298148
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -0.030196 1.544489 -0.592795 -2.419332 -1.003518 0.048211 0.480312 3.472130 0.179437 0.120781 -2.496349 2.135947 0.633259 -0.255172 -3.425785 0.170264 1.462973 -0.387083 -0.315852 0.914619
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 7.795691 3.100233 -3.982702 -1.295889 2.184062 -6.289962 3.338635 3.631879 -2.353457 -4.768061 -2.553681 -1.310559 -1.387467 4.959971 5.338574 -3.475218 -1.031031 4.549578 -3.717948 0.453253
wb_dma/wire_ptr_set -0.561449 -0.067688 -1.131194 1.454897 -0.116079 -0.993053 -1.811545 -0.678526 -0.078598 -0.523723 -2.886953 0.314072 -2.178773 0.424311 -0.376217 -0.252436 -0.758052 2.467755 2.320775 1.917325
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.493949 0.969634 0.600117 -0.085994 -0.329073 1.537486 -1.378994 -0.183300 0.107108 -0.896340 -3.050576 0.853890 -1.178910 -0.179716 -1.539378 -0.492945 -1.635283 -0.127334 2.761644 1.037977
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond -0.672232 3.495449 -0.704062 -3.148636 -0.382985 -0.632723 0.803239 1.836703 0.871133 1.422182 -1.839236 2.024294 -0.908819 -1.668883 -3.140379 0.363921 -0.065734 0.794571 -0.071928 -1.221267
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.437413 -0.631077 -2.028444 1.815600 -0.545734 -2.397097 1.577081 1.436336 -1.376497 0.723982 -0.849081 1.170516 0.453612 1.834212 0.985771 -1.600743 2.077058 -0.409388 -1.743065 2.280228
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 0.847750 0.830185 -2.032647 0.277057 -1.038466 -2.669625 1.442481 3.205524 -0.542406 1.325272 -0.529597 1.948018 -0.784842 1.926588 -1.518162 -0.233586 2.271336 -0.968463 -1.411217 1.190616
wb_dma_de/reg_ptr_set -3.241776 1.634704 0.063104 3.315913 2.141680 -1.080822 -2.175136 -1.968191 -0.743783 -0.906580 -3.861333 -0.422343 1.187821 -4.195674 1.543801 0.735402 0.487130 3.593371 -2.150058 -0.872661
wb_dma/wire_dma_nd -0.340465 0.004273 -3.720562 1.720518 -1.408647 -3.197532 1.285235 3.549283 0.374727 1.611130 -1.348163 3.102118 -2.397070 1.848328 -2.651747 0.774781 2.452469 0.293850 0.786942 2.177383
wb_dma_rf/assign_3_csr 0.346889 0.589884 1.216831 -1.560776 1.938081 0.793052 -0.423845 -1.857308 -0.369356 -0.506465 0.614591 0.303323 1.826962 -1.385717 -1.216062 -0.868728 0.328590 -0.451903 -0.034339 -0.873617
wb_dma_rf/assign_4_dma_abort 1.906880 0.350268 -1.378405 1.661891 -0.855455 -0.799963 0.200336 1.222566 -1.244894 -0.206391 -3.899037 2.025919 -0.740948 1.607325 -0.534343 -2.042963 0.432905 -0.582581 1.057179 3.311763
wb_dma_ch_sel/assign_123_valid -0.330063 -0.832554 -2.381496 0.370826 -0.160208 -2.300667 0.503221 1.465383 -0.817990 -0.137853 -2.560110 0.973505 0.901078 0.186835 0.214318 -0.851424 2.283689 2.633188 -1.275444 2.696692
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 2.479681 2.210565 -3.135088 1.030176 -0.364623 -3.864580 2.673342 3.670211 -0.457378 2.125486 -0.139669 2.213769 -2.180634 2.317155 -0.599197 0.209446 1.480400 -3.148426 -1.277884 0.102460
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.244552 -0.211789 0.648689 -2.629905 0.442343 1.082922 0.647137 0.792841 0.668364 -0.389961 0.947327 -0.452140 2.516276 -1.948442 -0.500267 0.943190 0.945473 0.751367 -1.668434 -1.342652
wb_dma_rf/wire_ch4_csr -2.093121 2.152174 1.686191 -1.553894 -2.051705 -1.268176 -0.968784 -1.724276 -0.665695 2.590957 2.259556 -2.224398 1.584078 1.132566 -0.643203 -0.906393 0.058312 -0.023231 -3.766022 -0.700741
wb_dma_ch_rf/always_1/stmt_1/expr_1 -0.469217 -1.669454 0.445796 -0.996504 1.052756 1.147771 0.921583 -0.857194 -0.221495 -1.107490 0.431085 -1.181746 3.737408 -1.946564 2.212648 -0.522249 0.857637 1.453183 -2.132577 -0.168716
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 0.472380 -1.469779 1.714580 0.041837 -4.332011 0.154322 -0.632474 -0.796332 -3.069550 0.012949 1.916574 -2.158137 2.594407 3.679810 2.356426 -1.611694 2.001742 0.379425 -5.011893 1.710418
wb_dma_ch_pri_enc/wire_pri0_out 0.498628 1.051403 0.689427 -0.173210 -0.342855 1.638292 -1.468124 -0.202886 0.059450 -0.926824 -3.209863 0.829267 -1.222300 -0.208446 -1.571623 -0.579014 -1.735016 -0.218152 2.846733 1.050162
wb_dma_ch_rf/assign_10_ch_enable 0.916326 2.673943 0.581784 0.006152 -1.907623 0.398105 -3.998088 -3.355912 -1.022001 2.325490 2.482084 0.655846 2.940825 1.712789 -1.477222 -2.860290 4.190907 -1.928761 -0.124600 -1.172847
wb_dma_wb_slv/reg_slv_we -0.872050 1.587458 3.617130 -1.836704 -3.471087 -0.918924 -2.759496 2.001446 -1.558794 3.200350 1.537298 -2.837696 -1.027192 0.649162 3.185284 -0.088285 -1.308481 -3.149745 -3.252863 0.707148
wb_dma_de/input_txsz -1.105938 3.101504 0.318743 -2.614417 0.771467 -0.550647 -2.355035 2.479937 0.565013 2.257722 -2.698464 1.503482 -2.028036 -2.027434 -3.203454 2.065141 1.481954 -1.684464 -0.349757 -2.127900
wb_dma_wb_if/wire_mast_dout -1.447182 2.097000 3.074103 -4.298320 -1.236132 -1.185157 -0.338324 -2.622481 -2.396086 1.177519 4.091199 -2.088103 0.045992 -1.734378 -0.088458 -1.262049 -0.565750 0.453240 -3.010027 1.069753
wb_dma_ch_rf/wire_ch_enable 0.758340 2.211388 0.646975 0.207303 -1.738855 0.670458 -3.867472 -3.264198 -0.960558 2.201753 2.321512 0.766908 2.944570 1.588137 -1.699254 -2.645664 4.221224 -2.132256 -0.069459 -1.066779
wb_dma_rf/wire_csr_we -0.031964 -0.846779 0.969990 -4.620030 -1.436484 0.529681 0.280691 2.085876 -2.407948 -1.562069 -2.640588 0.418903 2.188039 -1.642304 0.792298 -0.671164 0.756088 0.343378 -0.151656 5.602741
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 1.155584 1.127182 1.677976 -1.412833 -0.203573 2.607206 0.243367 0.510113 0.202603 -0.565770 -0.609649 0.631772 0.752328 -0.531151 -1.226009 -0.361544 -1.064858 -2.504984 0.777220 -0.708660
wb_dma_ch_sel_checker/input_dma_busy 0.503299 0.763779 0.658157 -0.086147 0.176865 -0.430125 -1.720891 -1.076670 -0.991243 -0.687833 -1.980682 -0.860327 -0.498629 0.447456 0.726116 -1.207303 -0.913795 1.051109 0.093316 0.926765
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.114830 1.066457 1.633461 -1.346766 -0.161386 2.515744 0.277497 0.438506 0.197475 -0.522634 -0.538720 0.576354 0.774605 -0.572058 -1.158763 -0.325484 -1.059500 -2.371961 0.759266 -0.703622
wb_dma_ch_rf/assign_9_ch_txsz -1.784545 2.337951 2.516154 -2.789776 1.738593 0.551791 -3.686924 3.006790 0.705459 2.450063 -3.445665 -0.024694 -2.111849 -3.955856 -2.062175 2.237036 -0.215883 -2.899637 -1.127583 -2.517779
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.155295 -1.506441 -0.147771 0.974094 -1.763062 -0.139540 -1.647303 -1.494241 -0.544244 1.580218 -2.507982 -0.714753 -2.345290 0.846995 0.371248 -0.006308 -1.427158 0.986639 1.200618 2.324721
wb_dma_de/assign_65_done -0.608011 3.570016 -0.643118 -3.121435 -0.537148 -0.699196 0.743330 1.816017 0.725729 1.569281 -1.718470 2.007901 -0.851760 -1.521632 -3.110289 0.303891 0.024105 0.614270 -0.264850 -1.184308
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -1.102343 3.698708 -0.050782 2.424017 -0.817752 -1.646052 -1.675172 -0.518077 -2.215971 -0.493603 -3.506672 1.875340 -0.456209 -1.248446 -0.858955 -0.726395 0.717764 0.763459 0.027601 2.395838
wb_dma_de/always_2/if_1/if_1 -2.092005 1.233896 1.807410 3.468977 -5.477844 0.758310 -0.935481 -0.048035 -1.033187 0.593174 2.543255 -1.176265 2.577529 2.603628 -0.457107 0.353952 1.424855 -0.769667 -4.193439 -0.718202
wb_dma_ch_sel/assign_154_req_p0/expr_1 -0.362267 -0.896427 -2.266423 0.416801 -0.207244 -2.200374 0.446853 1.378694 -0.852272 -0.195133 -2.579009 0.899541 1.004196 0.188702 0.270735 -0.924528 2.245408 2.630136 -1.301898 2.746095
wb_dma_ch_sel/assign_156_req_p0/expr_1 -0.542599 -0.794142 -2.181978 0.331045 -0.307484 -2.147721 0.310830 1.346603 -0.789119 -0.046373 -2.387735 0.864334 0.942151 0.183005 0.090991 -0.780858 2.245766 2.604760 -1.248213 2.599809
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.473286 0.932638 0.416588 0.141899 -0.344574 1.411093 -1.356805 -0.138801 0.172190 -0.950291 -3.235006 0.941519 -1.368061 -0.124009 -1.553833 -0.484165 -1.642730 0.030589 2.913738 1.153293
wb_dma_ch_rf/always_9/stmt_1/expr_1 2.031862 0.366380 -1.523135 1.795953 -0.774393 -0.930297 0.195570 1.154280 -1.315397 -0.313172 -4.208535 2.021574 -0.836910 1.610962 -0.363996 -2.141337 0.367345 -0.353318 1.117456 3.412616
wb_dma_ch_sel/assign_112_valid -0.404555 -0.924531 -2.284333 0.494681 -0.266249 -2.204052 0.444192 1.365930 -0.810509 -0.098219 -2.497593 0.912997 0.919477 0.279109 0.192770 -0.865584 2.272092 2.585009 -1.249281 2.685866
wb_dma_de/always_23/block_1/case_1/block_8 -0.353944 1.406439 -0.766963 2.297042 1.946173 -1.991310 -2.149417 -3.086340 -1.315439 0.600968 -4.601267 -0.356722 -2.107562 -2.130490 2.999520 -1.145485 -1.170043 3.170712 0.129934 0.486348
wb_dma_de/always_23/block_1/case_1/block_9 -0.469445 1.454653 -0.803763 2.266011 1.914641 -2.024983 -2.208796 -3.162735 -1.272665 0.707794 -4.580369 -0.319692 -2.192161 -2.231783 2.988006 -1.091702 -1.171332 3.196462 0.221684 0.494537
wb_dma_ch_rf/assign_28_this_ptr_set -1.306379 0.133355 -0.441335 -0.735225 -1.570999 -0.562779 -2.076013 -1.683429 -0.670531 -1.354547 -0.842302 0.026836 -1.479456 0.323298 -0.723001 -0.296050 -0.643412 3.495471 3.415936 3.493064
wb_dma_ch_rf/always_22 1.467704 0.773042 -0.912754 -0.511656 -1.199142 -0.005340 0.954394 0.948570 1.338656 -1.229885 1.640981 0.197045 0.969357 1.825380 -0.187883 -1.650487 -0.193734 2.618237 0.416114 -1.107322
wb_dma_de/always_23/block_1/case_1/block_1 1.323241 3.814456 0.351861 -1.336445 1.410548 -2.684887 -2.906736 -1.199947 -1.160484 -0.987365 3.234077 0.707338 1.677359 1.467257 -2.507170 -2.371609 2.995599 0.100099 -0.704824 -1.377260
wb_dma_ch_rf/always_20 0.384415 -1.544379 1.732177 -0.080069 -4.329100 0.096238 -0.687533 -0.691393 -3.108563 0.010471 1.949164 -2.099108 2.605156 3.626773 2.287602 -1.577603 2.111844 0.349832 -5.070505 1.764799
wb_dma_de/always_23/block_1/case_1/block_3 1.465122 4.452769 -0.915615 -0.357687 -1.975755 -2.363795 0.144712 4.137361 -0.637163 -1.806029 2.535347 1.745116 -1.767206 2.785759 -3.121908 1.808328 1.970741 -0.844689 -1.510626 -1.981138
wb_dma_de/always_23/block_1/case_1/block_4 1.408060 4.221090 -0.936591 -0.119430 -1.862345 -2.267230 -0.023033 4.033891 -0.743568 -1.773231 2.272776 1.795406 -1.773432 2.643604 -3.013216 1.839906 2.054004 -1.067552 -1.439249 -1.787777
wb_dma_ch_rf/always_27 -2.148573 3.335785 0.306999 0.456501 -0.405912 -0.836434 -1.127955 0.299870 -1.674411 -0.995033 -3.010651 1.511350 1.745710 -2.878579 -1.119457 0.073057 1.654150 1.571105 -1.425970 1.400899
wb_dma_de/always_23/block_1/case_1/block_7 -1.545325 1.513880 -0.250607 -0.513127 1.589942 -3.091141 -4.235548 -6.032302 -0.623857 3.086363 -1.727968 -1.390717 -0.470433 -1.192389 1.756092 -4.382875 -0.652014 4.434243 1.279482 1.400301
wb_dma/assign_4_dma_rest -0.830161 0.307601 0.667262 -2.234875 -1.515623 0.314879 -0.564420 -1.226367 -0.633784 -0.887997 1.814797 -0.339083 0.554781 -0.085869 -0.349846 -0.148085 -0.020485 1.412369 1.274121 1.795427
wb_dma_ch_rf/always_23/if_1 -0.578076 -1.011027 0.703120 -0.208688 0.068502 0.658237 -2.005127 0.195435 0.636098 0.646036 1.487854 -0.583403 -1.081493 0.604049 -0.949861 1.525098 0.699614 -1.901123 1.061512 -0.832023
wb_dma_ch_sel/reg_ndr_r -0.378973 -0.085134 -3.639134 1.764683 -1.456117 -3.139134 1.253574 3.463581 0.370402 1.627170 -1.263847 3.055535 -2.347540 1.876854 -2.644258 0.760896 2.426208 0.268531 0.785703 2.155267
wb_dma_de/assign_66_dma_done/expr_1 -2.111682 3.536917 0.452157 0.346697 -0.304976 -0.741556 -1.133509 0.159868 -1.628659 -1.070696 -3.055031 1.453097 1.688537 -2.925137 -1.159337 0.032448 1.408276 1.614738 -1.345173 1.267408
wb_dma_ch_sel/reg_req_r -1.072975 1.761662 -0.053563 -0.108882 0.378279 -1.705894 -2.626972 -4.089777 -2.012767 -0.143595 -2.478267 -0.725822 -1.390219 -2.161128 2.725013 -1.208568 -0.940632 4.251652 1.115574 2.101843
wb_dma_ch_rf/reg_pointer_r -3.406667 -0.091895 3.341056 -4.869232 -1.300035 0.125829 -2.458550 -3.363531 -0.189687 2.878452 2.726587 -2.791611 1.629400 -0.339211 -1.420745 0.550666 -0.748112 0.440049 -2.354370 -1.126009
wb_dma_ch_sel/assign_105_valid -0.371413 -0.862194 -2.393148 0.502713 -0.196003 -2.302351 0.453531 1.526184 -0.777471 -0.125977 -2.612911 0.953713 0.907192 0.249182 0.168034 -0.839375 2.306125 2.637192 -1.227241 2.717734
wb_dma_ch_pri_enc/wire_pri5_out 0.523680 0.994546 0.518422 0.029676 -0.317017 1.505246 -1.448207 -0.152669 0.106842 -1.000886 -3.296259 0.909610 -1.320410 -0.171634 -1.530963 -0.564305 -1.695410 -0.041996 2.890313 1.133624
wb_dma_ch_sel/always_39/case_1 -0.320184 -0.018631 -3.727304 1.783817 -1.418431 -3.161474 1.287773 3.559369 0.373457 1.603824 -1.357451 3.131989 -2.385107 1.852841 -2.659319 0.701114 2.401422 0.298701 0.823897 2.205389
wb_dma_ch_sel/always_6 -0.384259 1.338506 -0.723971 2.304443 1.874953 -2.005735 -2.139682 -3.113605 -1.339099 0.645909 -4.418825 -0.424265 -2.073193 -2.075971 3.084355 -1.088718 -1.154220 3.062656 0.068106 0.436676
wb_dma_ch_sel/always_7 -1.319379 2.004349 -1.166658 0.569399 0.296507 -1.864490 -1.442223 -2.307794 0.478187 1.184359 -1.792598 0.139710 -3.483824 -0.932302 -0.125152 0.004893 -2.035133 3.442262 2.080450 -0.287633
wb_dma_ch_sel/always_4 -1.557204 3.315421 -0.139634 2.166163 0.947112 -0.983270 -0.630446 1.223366 -0.956354 -0.024166 -4.671256 1.802240 1.169223 -2.973210 -0.993264 0.212490 1.437324 0.340724 -2.595313 -0.408947
wb_dma_ch_sel/always_5 -1.137552 3.641622 1.216711 0.718262 2.796950 -0.033689 -1.262514 -0.926364 -1.318104 -0.432415 -3.666124 1.970605 2.879066 -4.160608 -2.071947 -0.620941 1.737275 -0.428776 -2.358379 -1.343403
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -0.205200 1.267182 1.107284 -1.514832 -4.458146 1.361472 -1.943721 1.423169 -2.603873 0.131339 0.611308 -0.248092 2.064943 -0.230674 1.770440 2.080829 3.755845 -2.378982 -2.501528 1.018211
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 3.114995 0.971661 -3.195879 2.473637 0.072601 -3.808577 2.803478 1.927882 -1.398405 1.555998 -0.619044 1.512239 -0.963569 2.197954 1.867982 -1.178309 1.419250 -2.464134 -1.766636 1.250159
wb_dma_ch_sel/always_1 -1.115238 1.714310 -0.195553 0.004133 0.391715 -1.721916 -2.533287 -3.864603 -1.896004 -0.231826 -2.529609 -0.564217 -1.509871 -2.071774 2.555522 -1.066110 -0.902530 4.337307 1.254578 2.104751
wb_dma_ch_arb/always_2/block_1/case_1/cond -0.646235 -0.084467 -1.124367 1.406134 -0.162223 -0.953627 -1.688749 -0.620186 -0.019367 -0.445365 -2.727368 0.409183 -2.118866 0.368413 -0.441247 -0.164693 -0.699537 2.337754 2.254383 1.818771
wb_dma_ch_sel/always_8 -1.379048 0.153506 -0.494674 -0.894858 -1.652453 -0.641738 -2.154299 -1.703269 -0.673140 -1.325033 -0.767723 0.037786 -1.501986 0.274742 -0.762789 -0.280290 -0.581452 3.647867 3.455281 3.602376
wb_dma_ch_sel/always_9 -0.598920 -0.113889 -1.104705 1.391465 -0.115060 -0.942827 -1.687319 -0.608553 -0.013317 -0.480717 -2.761026 0.368561 -2.096698 0.354124 -0.393980 -0.168422 -0.755604 2.338150 2.293977 1.830703
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 0.504472 1.006778 0.629401 -0.074498 -0.321484 1.539935 -1.424332 -0.206104 0.037486 -0.943191 -3.192904 0.846861 -1.243058 -0.174680 -1.528147 -0.572997 -1.677419 -0.083091 2.771277 1.123465
wb_dma_de/assign_67_dma_done_all -1.738305 2.535722 -2.271923 -1.813281 -0.251026 -3.073983 0.544949 1.429231 0.666261 1.961520 -1.342735 1.493205 -1.683348 -1.094496 -2.102100 0.716988 0.963666 3.070103 -0.789515 -0.503242
wb_dma_ch_rf/wire_ch_txsz -1.638490 2.303795 2.413784 -2.765475 1.790934 0.513431 -3.565839 3.163354 0.723686 2.338393 -3.457115 0.020539 -2.208963 -3.907584 -2.065997 2.300603 -0.264344 -2.905653 -1.041569 -2.526262
wb_dma_ch_sel/assign_99_valid -1.144409 -0.548680 0.133089 2.414922 -0.689041 -3.362564 -3.930156 0.615803 -1.136424 3.174130 -0.150767 -1.631658 1.595755 3.364334 -0.210727 -1.678402 4.212723 -1.108538 -5.168721 -0.290531
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.591574 -1.007809 0.802394 -0.270407 0.031586 0.743562 -2.093605 0.145899 0.647331 0.663934 1.611935 -0.595859 -1.051307 0.589181 -0.954172 1.572919 0.699208 -1.990166 1.066623 -0.878972
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 1.069303 3.015857 -0.026303 -1.004969 -3.779472 -1.648511 -2.384896 0.036919 -1.241255 2.978907 3.125250 -1.237417 0.208021 2.986418 1.910842 -0.801078 2.769943 -1.610458 -2.462715 -1.319279
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 3.998776 0.451785 0.055063 -2.195925 2.430898 0.976172 2.494894 2.025926 -1.203831 -3.104959 -3.993543 0.264486 3.173532 -1.020389 2.404375 -2.532732 -0.116112 0.313067 -2.192673 0.484953
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -1.649511 -2.424227 0.580716 0.579436 -1.601851 0.470280 -3.635704 -1.296071 0.009181 2.223542 -1.268520 -1.338331 -3.324611 1.401349 -0.548829 1.372759 -0.689659 -0.832173 2.081740 1.544731
wb_dma/wire_ch2_txsz -1.328137 2.049439 -1.229367 0.522241 0.256762 -1.902009 -1.366921 -2.226598 0.503776 1.200022 -1.789340 0.187329 -3.531870 -0.895116 -0.212108 0.033094 -2.063528 3.422629 2.099820 -0.344222
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.639637 4.303433 -1.157439 -0.197089 -1.757948 -2.468915 0.450541 4.280763 -0.689392 -1.970176 2.265024 1.878843 -1.765106 2.843194 -2.997086 1.731522 1.951047 -0.747089 -1.557691 -1.832131
wb_dma_de/always_23/block_1 1.582210 2.921185 0.005582 -2.917791 0.020228 -1.084355 -3.023096 -0.367831 -1.343967 -0.320064 2.971061 1.084635 2.207618 -0.345537 -0.469718 -1.338626 4.193177 -1.026603 0.477054 -0.136422
wb_dma_ch_rf/always_22/if_1 1.482246 0.862248 -0.935795 -0.574380 -1.283395 0.007993 0.948100 0.882893 1.363621 -1.187442 1.647423 0.177367 0.979152 1.761989 -0.156825 -1.747398 -0.261922 2.700300 0.438408 -1.085779
wb_dma_de/wire_mast1_dout 0.854381 3.818195 -0.480907 -1.806803 0.662549 -2.026456 0.811985 -1.307518 0.705783 0.484776 1.315358 -0.447551 -3.801997 -0.553359 0.790918 -0.144277 -3.412340 2.615266 0.815664 -2.794899
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.550164 -0.136110 1.811904 -1.468400 -1.110501 -0.060814 -0.837922 -1.076200 0.199981 2.222989 1.520572 -1.742919 0.294288 -0.197719 0.674694 0.027859 -1.306408 -0.447892 -1.368842 -0.290000
wb_dma_de/always_8/stmt_1 -0.010955 1.583542 -0.646811 -2.390311 -0.944453 0.021496 0.450671 3.510269 0.206933 0.059917 -2.678433 2.221375 0.500080 -0.250403 -3.467109 0.141087 1.397268 -0.359991 -0.176297 0.916762
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.595745 -0.197626 1.946037 -1.495178 -1.212718 -0.077569 -0.885765 -1.158367 0.160421 2.348489 1.675921 -1.925902 0.374660 -0.151809 0.830487 0.000807 -1.344984 -0.569646 -1.525829 -0.350678
wb_dma_ch_rf/wire_ch_done_we -0.012358 2.000836 -0.991799 -1.527429 0.064553 -0.649044 1.174325 0.344998 0.078155 0.858862 -2.148333 1.352780 0.318475 -1.568100 -0.670758 -0.903915 -0.005970 1.466431 -0.583665 -0.126659
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.502107 -0.618126 -2.099357 1.791451 -0.559810 -2.503489 1.620431 1.484405 -1.444188 0.730684 -0.875151 1.163554 0.470799 1.883144 1.070096 -1.617755 2.165765 -0.429446 -1.854610 2.314992
wb_dma_wb_slv/wire_wb_ack_o -0.933096 0.596020 1.946651 -2.972302 -0.417784 1.223823 0.592226 -1.929220 -0.458530 3.154025 1.188272 0.029044 -1.083755 -2.078161 -0.280593 -1.259926 0.518112 -0.978200 -0.386773 0.802589
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -1.646249 -2.451775 0.642573 0.600962 -1.652990 0.587014 -3.634470 -1.334690 0.094704 2.178189 -0.997464 -1.312225 -3.311845 1.385024 -0.566135 1.465904 -0.725691 -0.905395 2.198720 1.455868
wb_dma_de/reg_ld_desc_sel -1.061360 -3.164453 -1.240596 -2.995471 -2.899592 0.499545 0.388188 4.362098 -0.452839 -0.549367 3.908905 2.948602 3.024181 0.932083 -3.381101 1.254165 7.550542 0.643870 -1.526446 1.804619
wb_dma_wb_mast/assign_2_mast_pt_out -1.048109 0.860095 2.117943 -3.142672 -0.577847 1.035352 0.419176 -1.981490 -0.587662 3.264337 1.332310 -0.214380 -1.003491 -1.987936 -0.261978 -1.216614 0.506340 -1.019836 -0.747636 0.669164
wb_dma_de/assign_83_wr_ack -0.531213 3.577238 -0.918149 -3.048239 -0.393518 -0.894881 0.904533 1.981931 0.830119 1.517336 -1.969350 2.085217 -0.984676 -1.551550 -3.087874 0.335062 0.015858 0.862885 -0.194236 -1.150666
wb_dma/wire_dma_done_all -1.623207 2.553478 -2.227319 -1.937039 -0.287830 -3.189308 0.508042 1.484344 0.547329 2.004071 -1.195175 1.390390 -1.494564 -0.967879 -1.940092 0.629497 1.075590 3.021412 -1.132506 -0.539677
assert_wb_dma_rf/input_ch0_am1 -1.968707 0.672722 2.227613 -0.595844 -1.190832 0.862162 -0.171758 -0.660286 -1.094054 0.395404 0.290181 -0.581208 0.110417 -1.389404 -0.562746 0.621927 -0.884655 -0.768929 -1.352130 0.588462
wb_dma_ch_arb/reg_state 0.163108 2.642333 -0.269885 3.220123 -3.779666 -1.840626 -2.631459 -2.074520 -2.756966 2.164910 0.689770 0.245918 -3.249247 2.139768 0.418975 1.143695 -0.010297 -4.170170 1.267499 2.378536
wb_dma_ch_sel/input_ch0_csr -0.548759 4.366945 1.459020 -2.201665 -0.348905 -0.802415 1.985571 -0.993950 -2.321970 -2.319719 1.316685 -0.220956 2.677226 -0.644228 -1.257325 0.408783 0.005961 0.916193 -3.555434 -0.197083
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -0.410065 1.279179 -0.800128 2.366271 1.837785 -2.032420 -2.190976 -3.084168 -1.372573 0.656713 -4.437013 -0.385647 -2.032019 -2.031394 3.094946 -1.133790 -1.042993 3.069397 0.011984 0.539626
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 1.498952 4.336718 -0.958662 -0.397976 -2.007155 -2.390631 0.084518 4.074979 -0.660227 -1.650725 2.596189 1.776711 -2.037714 2.832232 -3.128298 1.892829 1.911931 -1.080259 -1.282970 -1.882439
wb_dma_ch_sel/assign_153_req_p0/expr_1 -0.438203 -0.855063 -2.392729 0.320444 -0.212877 -2.180630 0.592712 1.605473 -0.669033 -0.146025 -2.445343 1.028355 0.953847 0.117911 0.060177 -0.701952 2.340021 2.630915 -1.266965 2.565232
wb_dma_wb_mast -1.062622 2.753390 3.343907 -5.312193 0.506896 -1.599308 -0.305591 -2.988439 -1.310979 5.363008 3.226248 -1.148466 -1.102021 -2.628901 -1.109120 -4.201755 0.115544 -1.904394 -2.108713 1.786475
wb_dma_ch_sel/assign_124_valid -0.437969 -0.796157 -2.333670 0.314784 -0.257365 -2.335323 0.461333 1.464137 -0.836937 -0.077039 -2.544215 0.923952 0.990601 0.176485 0.186188 -0.840833 2.358995 2.675486 -1.377973 2.698187
wb_dma_de/always_18/stmt_1 -0.616113 0.058464 -0.114309 -0.502541 1.574270 -1.753377 -2.032244 -2.741506 1.315047 3.686846 0.499986 -0.942126 0.770746 0.686971 -0.656303 -3.671925 -0.048355 0.661103 0.138659 -0.756990
wb_dma_ch_rf/wire_ch_csr_dewe 0.222509 4.414246 -2.312893 -2.587633 -2.037954 -4.557227 -0.091236 -0.223567 -0.604453 0.493146 0.450043 1.115600 -5.504671 1.353095 -1.235928 -0.490918 -1.838877 4.631627 2.714854 1.767694
wb_dma_ch_pri_enc/input_pri2 -0.622002 -0.133160 -1.148488 1.461342 -0.123524 -0.992772 -1.642312 -0.573733 0.004251 -0.423687 -2.687937 0.427788 -2.141520 0.383989 -0.430796 -0.145578 -0.659138 2.374400 2.271863 1.856087
wb_dma_ch_pri_enc/input_pri3 -0.596497 -0.142310 -1.093015 1.408711 -0.116538 -0.928179 -1.674832 -0.591341 -0.060929 -0.518966 -2.733324 0.367149 -2.052464 0.369845 -0.425266 -0.206576 -0.740536 2.346522 2.214381 1.795512
wb_dma_ch_pri_enc/input_pri0 -1.146178 -0.858556 -1.808165 1.552621 -0.333922 -0.562123 -0.069399 0.419321 0.938868 0.223608 -0.901633 1.269781 -1.672284 -0.073132 -1.171601 0.968635 0.195887 1.391606 2.277658 0.998430
wb_dma_ch_pri_enc/input_pri1 0.476126 0.928951 0.413452 0.124127 -0.330464 1.440987 -1.405228 -0.121444 0.125002 -0.953825 -3.296604 0.972453 -1.371835 -0.148214 -1.559494 -0.517975 -1.671293 0.020862 2.958751 1.191006
wb_dma_wb_if/input_slv_pt_in -1.095275 0.637199 2.020766 -2.841879 -0.465442 1.183089 0.436596 -1.914071 -0.493859 3.214194 1.048035 -0.032521 -1.024035 -2.059040 -0.374549 -1.220863 0.604111 -0.980742 -0.573184 0.795372
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.817651 -1.417251 -0.139366 1.562024 0.551089 0.098973 0.285161 -1.577696 -0.874856 -0.663940 -0.469162 -0.706184 1.196216 0.014207 2.609943 -1.411909 -0.080760 0.602769 -0.446245 1.145224
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.943107 0.424896 -1.314464 1.580031 -0.871508 -0.921186 0.056012 1.073622 -1.369964 -0.150742 -3.851761 1.846438 -0.680628 1.639476 -0.348672 -2.158617 0.414368 -0.526153 0.846216 3.272971
wb_dma_ch_sel/assign_6_pri1 0.466978 0.928872 0.500494 0.071344 -0.337140 1.513284 -1.458433 -0.192214 0.159425 -0.938532 -3.275666 0.903751 -1.351587 -0.164370 -1.570559 -0.519729 -1.701074 -0.032455 2.978742 1.154261
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 -1.134457 -0.886945 -1.760946 1.504909 -0.345953 -0.530245 -0.088288 0.369716 0.938674 0.241622 -0.876857 1.212763 -1.688761 -0.036936 -1.132332 0.994879 0.146995 1.348139 2.247175 0.981437
wb_dma_ch_sel/assign_129_req_p0/expr_1 0.041680 1.257886 -3.865308 -0.371035 -0.185586 -3.119580 3.112926 4.482945 1.141453 1.976525 0.159287 2.685214 -1.148982 0.138714 -2.150230 2.091156 2.440145 -1.184864 -0.814176 -0.493162
wb_dma_rf/wire_csr 0.366680 0.663632 1.176720 -1.571253 1.836354 0.690742 -0.504287 -1.902186 -0.444554 -0.423274 0.615833 0.293070 1.808756 -1.241953 -1.201848 -0.994028 0.421783 -0.443809 -0.115074 -0.827165
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.778246 -1.427306 -0.190363 1.605993 0.549824 0.076864 0.304130 -1.616804 -0.883932 -0.698646 -0.515399 -0.700680 1.198360 -0.006277 2.621589 -1.423703 -0.046174 0.606133 -0.467889 1.138844
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.686898 2.434356 0.773562 0.960628 1.659316 0.412008 -1.844378 -2.590099 -1.095879 0.115928 -4.980429 0.206180 -1.336031 -2.552820 1.865819 -1.403865 -2.109320 0.758709 0.832688 -0.179755
wb_dma_ch_sel/always_37/if_1 -0.186334 1.267127 1.147213 -1.709574 -4.485232 1.417178 -2.000965 1.485471 -2.674844 0.136355 0.879870 -0.136005 2.202053 -0.230578 1.669242 2.050228 4.038392 -2.489405 -2.483847 1.115268
wb_dma_de/always_6/if_1/cond 0.387051 2.751480 -2.546287 -1.529294 3.236961 -3.103204 1.024980 2.325811 0.046424 -0.055300 -5.211100 1.469435 -1.712460 -3.057156 0.778857 0.506666 0.506969 3.727262 -1.621111 -1.347077
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 1.368539 4.205981 -0.944614 -0.183217 -1.853924 -2.251330 0.076805 3.926804 -0.583955 -1.779887 2.519674 1.716060 -1.987309 2.667690 -3.045593 1.937721 1.796180 -0.825096 -1.244018 -1.927941
wb_dma_ch_rf/always_8/stmt_1 -0.577513 0.217149 0.952417 -5.208992 -2.839370 2.742624 -0.936061 1.371901 -1.227324 1.228832 0.600559 0.282690 3.384891 -3.683723 1.664602 1.967646 3.619261 -2.232214 -1.090845 0.894075
wb_dma_ch_sel/assign_108_valid -0.271742 -0.828702 -2.446548 0.468596 -0.066416 -2.261070 0.548954 1.420152 -0.757044 -0.201910 -2.674283 0.987933 0.882559 0.152476 0.296654 -0.895055 2.214567 2.699455 -1.175005 2.723510
wb_dma_ch_pri_enc/wire_pri9_out 0.478902 1.003600 0.523326 0.030672 -0.370360 1.472801 -1.506228 -0.228848 0.058566 -0.905224 -3.268302 0.906937 -1.314349 -0.150182 -1.549737 -0.598507 -1.718239 -0.004984 2.855507 1.177911
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.171071 -1.615294 -0.051809 1.014712 -1.777754 -0.031762 -1.663127 -1.619751 -0.509083 1.559275 -2.582035 -0.809096 -2.413596 0.866985 0.398502 -0.014239 -1.533165 1.045209 1.323883 2.358483
wb_dma_ch_sel/wire_pri2 -0.621451 -0.137682 -1.184982 1.511500 -0.125988 -0.980844 -1.702447 -0.642934 -0.048906 -0.489191 -2.833494 0.426563 -2.183600 0.404359 -0.436859 -0.196382 -0.761467 2.449780 2.386576 1.922529
wb_dma_ch_sel/wire_pri3 -0.603982 -0.181664 -1.124856 1.440631 -0.127395 -0.985189 -1.683424 -0.626663 -0.025288 -0.440394 -2.709089 0.374014 -2.130888 0.406428 -0.406719 -0.154344 -0.727946 2.372933 2.302135 1.847479
wb_dma_ch_sel/wire_pri0 -0.393180 -0.027655 -3.635849 1.706078 -1.425331 -3.066502 1.222619 3.448412 0.409150 1.581149 -1.245016 3.048708 -2.406118 1.798820 -2.682949 0.795173 2.349142 0.324831 0.846709 2.121568
wb_dma_ch_sel/wire_pri1 0.417191 0.971999 0.543062 -0.010295 -0.363486 1.541065 -1.382501 -0.158307 0.120461 -0.878182 -3.118621 0.923031 -1.267799 -0.159166 -1.616210 -0.495697 -1.659413 -0.078708 2.854355 1.089234
wb_dma_de/always_4/if_1/if_1/cond/expr_1 -1.022359 0.468435 -2.147454 -1.151403 -0.698205 -2.275339 0.275459 3.062561 0.063542 0.476480 -2.056278 1.597094 -0.177281 0.242209 -2.281508 0.490455 2.346957 1.900676 -0.879171 1.535523
wb_dma_rf/input_ptr_set -0.601068 -0.089767 -1.142664 1.408487 -0.127871 -0.960033 -1.702779 -0.604722 -0.069286 -0.523510 -2.763823 0.371482 -2.107183 0.403652 -0.431063 -0.213213 -0.702394 2.375753 2.307614 1.882870
wb_dma_rf/always_2/if_1/if_1 0.198977 -0.157714 2.135644 -5.773563 0.191345 0.911402 -0.396971 0.058355 -2.741944 -1.651191 -1.778400 0.407445 3.389726 -2.422073 -0.328724 -1.516708 0.838666 -0.186933 -0.257072 4.629664
wb_dma_de/assign_77_read_hold 1.087518 1.092949 1.607807 -1.329544 -0.177519 2.436922 0.230862 0.428358 0.212930 -0.505910 -0.545916 0.572142 0.740891 -0.519332 -1.139608 -0.330071 -1.040330 -2.329286 0.752083 -0.682418
wb_dma_pri_enc_sub/input_valid 1.099307 1.096885 1.598053 -1.333536 -0.241737 2.450626 0.258864 0.453326 0.172322 -0.494335 -0.559551 0.553897 0.764579 -0.527831 -1.184715 -0.354496 -1.005411 -2.419148 0.674687 -0.663293
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 0.478878 1.020703 0.596367 -0.044841 -0.311494 1.510176 -1.456630 -0.167853 0.104958 -0.956583 -3.197491 0.861297 -1.287022 -0.184533 -1.551060 -0.550822 -1.715467 -0.075065 2.828444 1.099738
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 1.279865 1.306881 -4.750403 2.519656 -0.634699 -4.262534 2.512026 3.930152 0.520807 2.332876 -0.978736 3.340145 -3.726818 2.211068 -1.710721 1.186643 1.587000 -1.830041 1.000247 1.018823
wb_dma_ch_rf/always_27/stmt_1 -2.141379 3.530578 0.404481 0.352083 -0.320950 -0.828048 -1.126892 0.333241 -1.589112 -0.997399 -2.999979 1.501715 1.715959 -2.805368 -1.274736 0.063799 1.535375 1.535070 -1.480159 1.245646
wb_dma_wb_slv/assign_2_pt_sel/expr_1 0.693628 4.845593 2.371757 -7.412577 -3.699304 0.792306 1.792629 -3.814161 -1.974468 7.047470 5.436930 -0.193577 -0.092946 -0.951170 0.148976 -0.021953 -0.312862 -6.222018 -2.873769 -3.770647
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -0.376551 1.472253 -0.678101 2.214532 1.939166 -2.033751 -2.179220 -3.113394 -1.315561 0.629768 -4.522447 -0.398621 -2.105345 -2.102880 3.041440 -1.162136 -1.198102 3.101204 0.011037 0.400104
wb_dma_ch_sel/wire_valid 0.897800 2.550796 0.572312 0.198583 -2.063877 0.557993 -3.982233 -3.320262 -0.972168 2.433478 2.468844 0.731158 2.929035 1.646829 -1.473022 -2.716084 4.218120 -2.193352 -0.027801 -1.092382
wb_dma_ch_sel/assign_162_req_p1/expr_1 1.136033 1.064786 1.633334 -1.357771 -0.212815 2.553856 0.237031 0.482613 0.201062 -0.525568 -0.606740 0.616144 0.754185 -0.540342 -1.195734 -0.341021 -1.067512 -2.418214 0.825788 -0.674253
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 -1.121952 -0.864582 -1.741805 1.523400 -0.310446 -0.557021 -0.060706 0.403257 0.947515 0.210918 -0.817640 1.176825 -1.645763 -0.049140 -1.128746 0.992814 0.205719 1.335627 2.205932 0.956310
wb_dma_de/wire_chunk_cnt_is_0_d -0.032593 1.566344 -0.657292 -2.403615 -0.857027 0.107848 0.520137 3.486757 0.296892 0.005984 -2.663610 2.210924 0.471615 -0.343194 -3.464956 0.142160 1.304811 -0.276869 -0.076211 0.851124
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -1.261099 -1.629904 -0.012534 0.879977 -1.850092 0.034367 -1.721024 -1.693003 -0.540025 1.634371 -2.507687 -0.820578 -2.429414 0.835453 0.382432 0.017596 -1.549394 0.997616 1.296228 2.395740
wb_dma_ch_sel/assign_109_valid -0.379635 -0.883638 -2.298982 0.538521 -0.253903 -2.249427 0.441471 1.360522 -0.862301 -0.126776 -2.552474 0.909381 1.001371 0.247180 0.318734 -0.931990 2.300596 2.552732 -1.331185 2.755507
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.454911 0.986417 0.647197 -0.062423 -0.322957 1.615854 -1.479339 -0.253691 0.111190 -0.930257 -3.228215 0.867862 -1.260730 -0.228903 -1.585191 -0.539863 -1.736153 -0.113831 2.923705 1.113681
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 3.411726 -2.262936 -1.726849 -0.316069 2.222491 -2.042737 3.426065 3.338160 -2.363887 -1.568384 -4.019604 0.515646 0.551888 -0.533279 5.018925 -1.271766 0.586077 -0.177749 -2.295674 3.683122
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.121279 0.924706 -3.162323 2.425645 0.208017 -3.619383 2.863634 2.011774 -1.183894 1.521365 -0.482350 1.505274 -1.040267 2.170203 1.800174 -1.008808 1.270357 -2.581006 -1.574771 1.053245
wb_dma_de/assign_75_mast1_dout 0.915232 3.746571 -0.541840 -1.716584 0.616233 -1.993460 0.803112 -1.236580 0.697365 0.390581 1.223143 -0.429482 -3.776968 -0.479586 0.782093 -0.107180 -3.357089 2.587648 0.858800 -2.709877
wb_dma/constraint_csr -1.206925 -0.180887 0.640301 -2.611824 0.423685 1.009254 0.577953 0.775366 0.661832 -0.390082 0.869844 -0.476833 2.545249 -1.944804 -0.437017 0.874146 0.990179 0.747651 -1.708708 -1.297104
wb_dma_ch_rf/always_5/if_1 -1.581880 -0.100955 1.796422 -1.416019 -1.187379 -0.127024 -0.907195 -1.075775 0.160873 2.307683 1.520321 -1.746987 0.248674 -0.128780 0.740074 -0.020983 -1.278051 -0.487852 -1.425811 -0.246109
wb_dma_ch_pri_enc/wire_pri21_out 0.470739 0.970384 0.530929 -0.031419 -0.324273 1.473709 -1.423751 -0.197534 0.099297 -0.881924 -3.113566 0.816010 -1.273728 -0.174639 -1.465734 -0.545577 -1.669164 -0.046620 2.790244 1.103532
wb_dma_ch_sel/assign_157_req_p0 -0.616777 -0.872270 -2.317009 0.464462 -0.294563 -2.179842 0.370818 1.316521 -0.710694 -0.079500 -2.522445 0.964485 0.908819 0.098932 0.046979 -0.781188 2.287115 2.733330 -1.121137 2.695785
wb_dma_wb_mast/assign_1/expr_1 3.758726 6.037691 -0.282766 -1.998034 1.276129 -1.009402 2.496494 -0.064422 0.934630 0.683331 0.908869 0.478346 -4.372766 -0.455620 0.605089 -0.121660 -4.903112 -1.921163 1.511016 -4.303056
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.468615 -0.597997 -2.031027 1.863461 -0.544071 -2.476548 1.510188 1.320178 -1.455173 0.746200 -0.916851 1.145241 0.454405 1.807420 1.105681 -1.663458 2.109177 -0.308081 -1.786922 2.378821
wb_dma_de/reg_mast1_adr 0.258984 0.573886 -0.493675 4.460251 -0.597364 -0.064956 -0.372517 -1.454365 -1.914617 0.007991 0.622901 1.405806 0.832420 -1.539523 1.756017 0.500444 1.561391 -3.126756 0.091200 1.006868
wb_dma_ch_pri_enc/wire_pri17_out 0.562988 1.036047 0.561553 -0.050774 -0.327892 1.577471 -1.405214 -0.125355 0.084382 -0.932739 -3.269977 0.916713 -1.232483 -0.154810 -1.594888 -0.564208 -1.699401 -0.171294 2.863605 1.120013
wb_dma_ch_sel/assign_141_req_p0/expr_1 -0.504615 -0.923029 -2.245187 0.429897 -0.330791 -2.215461 0.372659 1.348972 -0.799320 -0.042428 -2.425366 0.876707 1.038397 0.225857 0.167983 -0.821497 2.375140 2.563142 -1.356422 2.711325
wb_dma_ch_sel/input_ch2_csr -1.974860 3.882534 1.583908 -1.294758 -0.513600 -1.947038 0.654871 -1.543339 -0.327654 1.162230 1.171147 -2.335125 2.582885 0.569671 -0.358322 -1.749090 -1.053110 1.586908 -4.511829 -1.335115
wb_dma_ch_rf/assign_13_ch_txsz_we -1.984055 2.102021 -1.085821 -1.593015 1.041707 -2.788381 -2.615257 2.080524 0.340448 2.638156 -2.074582 0.874672 -2.594887 -1.513602 -2.035183 2.294094 2.395623 0.495977 -1.094678 -1.596110
wb_dma_ch_sel/assign_130_req_p0 0.052839 1.149383 -3.998129 -0.201706 -0.245425 -3.170297 3.121298 4.538893 1.111110 1.963470 0.036941 2.774230 -1.179968 0.223979 -2.180462 2.078647 2.506334 -1.037682 -0.749863 -0.335086
wb_dma_ch_arb/always_1/if_1/stmt_2 0.140563 2.822588 -0.464925 3.449456 -3.726218 -2.045666 -2.644503 -2.055412 -2.671789 2.314633 0.549359 0.349888 -3.551852 2.127792 0.353066 1.239955 -0.081008 -4.252092 1.410628 2.255978
wb_dma_ch_sel/assign_106_valid -0.408799 -0.948344 -2.358767 0.430672 -0.170500 -2.206149 0.555980 1.492736 -0.792546 -0.157145 -2.473930 0.960365 1.027498 0.146844 0.236014 -0.785727 2.348996 2.658877 -1.316084 2.678955
wb_dma_ch_pri_enc/wire_pri28_out 0.494060 1.007392 0.602471 -0.051037 -0.374458 1.572890 -1.384484 -0.135048 0.121371 -0.855782 -3.147162 0.883348 -1.210775 -0.148999 -1.607576 -0.515668 -1.664902 -0.174915 2.790053 1.051518
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond -1.161957 -0.899160 -1.830990 1.563073 -0.327565 -0.558800 -0.056144 0.396015 0.985505 0.251212 -0.885765 1.251746 -1.722166 -0.057302 -1.158454 0.994452 0.184259 1.381739 2.268611 1.002726
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.843212 0.441665 -1.297040 1.564309 -0.868385 -0.743289 0.124857 1.137580 -1.266935 -0.156921 -3.869918 1.994989 -0.721390 1.470217 -0.519245 -2.041794 0.418218 -0.552423 1.058828 3.219320
wb_dma_ch_rf/always_11/if_1/if_1 0.727840 1.000943 -2.025883 0.362241 -1.526996 -0.566524 1.534685 3.894408 0.600655 1.078689 -1.803974 3.615842 -1.610476 1.235954 -3.786391 0.436293 1.325811 -2.054720 1.558812 1.373857
wb_dma_wb_if/wire_slv_adr 3.763646 3.081430 4.317181 -5.968881 -0.113672 1.026450 -0.424038 0.446156 -4.300453 -1.363370 -0.399230 -2.313389 1.395548 0.705647 2.402256 -0.002617 0.323089 -3.488379 -5.605154 -1.673679
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 1.511812 0.861584 -0.956107 -0.602282 -1.235902 0.006073 0.975219 1.003511 1.395223 -1.200838 1.653477 0.244628 0.911960 1.798708 -0.266598 -1.654124 -0.199127 2.677397 0.458394 -1.106524
wb_dma_ch_sel/input_ch1_csr -1.990307 3.852876 1.462847 -1.272611 -0.483280 -2.082154 0.601169 -1.391003 -0.365917 1.174678 1.039446 -2.283784 2.576298 0.620283 -0.407571 -1.805659 -0.939267 1.667070 -4.594175 -1.228046
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 1.037130 1.029028 1.591617 -1.359850 -0.149303 2.464417 0.237938 0.447764 0.192103 -0.507210 -0.503457 0.561599 0.746968 -0.560491 -1.138152 -0.297655 -0.974933 -2.295231 0.717561 -0.680085
wb_dma/wire_pt1_sel_i 2.611371 5.085063 -1.635738 -0.899397 1.336919 -3.248692 2.168619 -0.662168 0.715829 1.237974 1.725479 -0.184261 -5.089071 -0.022031 1.757340 0.315476 -3.985235 0.284359 0.827428 -3.778659
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.636414 0.580781 0.169654 3.517609 -0.109333 -0.229347 -0.675730 0.640282 -0.167696 -1.131258 -0.653536 0.552865 0.906588 -0.316209 -1.099042 0.916299 0.884448 -0.253757 -0.801753 0.024340
wb_dma/wire_pt1_sel_o -1.890458 2.518683 2.431359 -3.161893 -3.629048 1.585251 -0.325893 -2.266028 -1.306527 2.647964 0.893025 0.174800 2.927589 -0.928433 -2.212445 0.428476 -1.517142 -3.399305 -1.839932 -1.582097
wb_dma_ch_sel/assign_127_req_p0/expr_1 -0.363379 -0.073695 -3.680563 1.724832 -1.393693 -3.106280 1.237703 3.436851 0.410528 1.600675 -1.221892 3.043532 -2.440336 1.802518 -2.597890 0.804253 2.342069 0.366962 0.880162 2.077307
wb_dma_ch_pri_enc/inst_u16 0.514178 1.044762 0.640523 -0.093594 -0.390328 1.637286 -1.457685 -0.177375 0.136100 -0.931879 -3.209023 0.897096 -1.252709 -0.151273 -1.628072 -0.541311 -1.737805 -0.190094 2.886689 1.068859
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 0.550918 1.025293 0.568985 -0.017117 -0.316876 1.478566 -1.431470 -0.201144 0.099950 -0.935191 -3.266698 0.850273 -1.293592 -0.124130 -1.530594 -0.566122 -1.713979 -0.060478 2.833138 1.126453
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.576803 -1.049695 0.749588 -0.219413 0.057569 0.727398 -2.078571 0.226452 0.663814 0.640243 1.580031 -0.608974 -1.016162 0.576145 -0.948962 1.569497 0.751471 -1.979889 1.056081 -0.892912
wb_dma_ch_sel/always_48/case_1 0.103465 2.771711 -0.206736 3.172325 -3.901391 -1.891268 -2.591076 -2.106553 -2.769585 2.443878 0.662457 0.209266 -3.271765 2.131769 0.438455 1.147039 -0.026929 -4.389778 1.076157 2.275593
wb_dma_ch_sel/input_ch7_csr -2.328346 2.227036 1.931061 -2.023806 -2.300943 -0.995613 -1.101215 -1.939955 -0.680987 2.835263 2.472497 -2.314620 1.578108 1.004182 -0.857162 -0.674356 0.025178 -0.251112 -3.583632 -0.734751
assert_wb_dma_rf/input_ch0_txsz -0.977338 0.292456 2.111468 -0.817973 0.729380 0.477814 -1.888775 0.828658 -0.137101 0.816131 -1.209662 -1.195730 -0.584534 -2.246824 0.520348 0.361047 -1.313264 -1.290152 -0.981257 -0.357332
assert_wb_dma_rf -2.522485 1.014253 3.966262 -1.398206 -0.632170 1.046638 -1.905206 0.233550 -1.308921 1.285238 -0.766209 -1.685659 -0.543287 -3.151900 0.133515 0.876232 -1.871486 -2.071372 -2.364673 0.277182
wb_dma_ch_rf/reg_ch_am0_r 1.465713 0.803156 -0.968429 -0.523456 -1.220611 0.050116 0.951247 0.944924 1.353263 -1.230017 1.614970 0.210073 0.950617 1.772467 -0.188368 -1.688855 -0.210114 2.670386 0.489707 -1.051886
wb_dma_ch_rf/always_4/if_1 -3.361342 -0.206021 3.120091 -4.589262 -1.234486 0.200574 -2.345907 -3.417934 -0.090197 2.690385 2.470532 -2.561912 1.479534 -0.297837 -1.560009 0.606029 -0.819308 0.596539 -1.958122 -1.047230
wb_dma_de/always_4/if_1/if_1/stmt_1 -1.092417 0.494812 -2.293541 -1.033099 -0.764256 -2.379142 0.242934 3.133119 0.079504 0.561333 -2.102642 1.709859 -0.281853 0.275454 -2.419095 0.534025 2.410440 1.968638 -0.800975 1.610117
wb_dma_de/always_14/stmt_1/expr_1 1.842785 0.375040 -1.285497 1.640298 -0.949015 -0.719892 0.004665 1.015507 -1.290009 -0.171967 -3.863264 1.916628 -0.755562 1.559630 -0.496895 -2.067450 0.346212 -0.546519 1.082375 3.327386
wb_dma_de/wire_use_ed 2.134562 2.236484 -2.740066 -1.520838 -3.240138 -5.238289 1.148504 4.220200 -1.917635 -4.032611 1.014997 0.709512 -2.253573 6.964002 -1.944948 -1.280373 1.498429 5.577080 -0.866385 3.666867
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 0.747419 0.841433 1.486921 -4.204792 -1.247286 2.515307 -1.652559 -1.064855 -1.920286 0.994496 0.586651 0.941996 2.867969 -3.146956 0.777597 0.306629 2.942897 -3.108098 0.294241 0.991475
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496406 0.952625 0.522390 0.085440 -0.322176 1.467896 -1.435082 -0.216897 0.096303 -0.969737 -3.275048 0.879483 -1.340301 -0.119766 -1.499124 -0.555907 -1.728826 0.014664 2.921253 1.165906
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.473380 -0.629259 -2.057486 1.850238 -0.570369 -2.502954 1.525162 1.388283 -1.422616 0.763569 -0.910644 1.117153 0.449228 1.881112 1.049553 -1.612012 2.104929 -0.354535 -1.805289 2.308067
wb_dma_ch_sel/always_7/stmt_1/expr_1 -1.250556 2.117704 -1.218370 0.568321 0.338760 -1.915159 -1.444324 -2.252348 0.475631 1.107578 -1.969542 0.174550 -3.553401 -0.924372 -0.133345 -0.076810 -2.102832 3.481691 2.116974 -0.298730
wb_dma_ch_sel/input_nd_i -0.442752 -0.104708 -3.730469 1.809830 -1.462999 -3.109877 1.212641 3.480210 0.470530 1.638455 -1.277696 3.118909 -2.478918 1.855644 -2.754531 0.867006 2.385826 0.298498 0.969608 2.184764
assert_wb_dma_ch_sel/input_req_i -1.143683 -0.862922 -1.773362 1.514046 -0.343022 -0.556781 -0.060865 0.397851 0.959065 0.208297 -0.874828 1.228224 -1.684469 -0.048733 -1.135020 0.959335 0.162223 1.368562 2.216135 0.992471
wb_dma_ch_rf/reg_ch_rl -0.451056 -1.613064 0.505786 -1.110690 1.076053 1.166465 0.946702 -0.887262 -0.196192 -1.077072 0.478044 -1.190628 3.735136 -1.980323 2.191043 -0.511117 0.818124 1.433229 -2.093295 -0.223303
wb_dma_de/reg_paused 0.370664 0.572680 1.217880 -1.539153 1.798870 0.739240 -0.586195 -1.992503 -0.514977 -0.435869 0.700433 0.280115 1.811574 -1.217189 -1.234169 -0.951075 0.481069 -0.562087 -0.019919 -0.753733
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond -0.552385 3.600791 -0.783073 -3.086678 -0.381955 -0.726970 0.866988 1.949256 0.789793 1.484848 -1.939067 2.105574 -0.872299 -1.608714 -3.119044 0.337888 0.011955 0.710376 -0.214925 -1.168420
wb_dma_wb_if/wire_mast_drdy 0.595453 2.052071 -1.427605 0.440152 1.268769 -3.011100 -1.389672 -3.182643 0.733468 4.807532 -2.316805 0.766101 -1.133842 0.890135 -0.712298 -5.380929 -1.021203 1.022901 1.135265 0.234717
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.330375 -2.278118 -1.860846 3.056792 0.209547 -0.413144 0.222696 -1.247770 0.016827 -0.468105 -1.277932 0.446803 -0.407408 -0.067798 1.503136 -0.457135 0.105708 1.933556 1.765442 2.080254
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 -1.298538 2.041433 -1.094587 0.424648 0.270549 -1.840695 -1.408511 -2.306924 0.454740 1.212639 -1.626137 0.079559 -3.364020 -0.892040 -0.090197 -0.041730 -2.011511 3.332973 1.922851 -0.366550
wb_dma_ch_sel/assign_100_valid/expr_1 -1.137810 -0.649521 0.094984 2.350196 -0.623709 -3.392079 -3.861194 0.702221 -0.944509 3.206737 -0.175612 -1.655694 1.617942 3.493152 -0.330252 -1.821214 4.098721 -1.027492 -5.090089 -0.250615
wb_dma_wb_if/inst_u1 -1.131764 1.542557 3.195343 -4.410152 -2.531805 0.113907 -1.857954 -2.630347 -1.596936 4.172620 2.620307 -1.300579 1.416417 0.019157 -0.301483 -0.889134 -0.505358 -3.043983 -2.420518 -1.329111
wb_dma_wb_if/inst_u0 -0.891085 3.024259 3.474787 -5.531658 0.673933 -1.501981 -0.356796 -2.796616 -1.218282 5.420999 3.133281 -1.291913 -0.849291 -2.534351 -1.072747 -4.150134 0.057689 -2.271491 -2.339777 1.272081
wb_dma_ch_sel -0.750284 2.294250 1.341840 -3.779831 -2.492252 0.257622 -1.502273 -1.851087 -1.313218 2.134588 2.541775 -1.067079 3.288075 -0.542993 0.230102 -0.739386 2.188163 -0.967708 -2.163901 0.097283
wb_dma_rf/input_de_csr_we 0.251997 4.347259 -2.407272 -2.480202 -2.000910 -4.683217 0.034009 -0.132403 -0.547276 0.499255 0.451153 1.159593 -5.606958 1.441459 -1.215496 -0.499901 -1.861966 4.706737 2.746289 1.800697
wb_dma_rf/wire_ch0_adr0 1.294733 -0.201470 0.278054 1.116619 -1.119837 -1.840873 0.629208 1.057495 -1.942524 -2.368330 0.128348 -2.089206 2.718688 4.276684 2.116270 -2.272598 1.515783 2.645491 -5.336167 0.701389
wb_dma_rf/wire_ch0_adr1 -1.090774 0.324441 2.288841 -0.797751 0.738315 0.539092 -1.912396 0.717023 -0.185600 0.787831 -1.181851 -1.269613 -0.556626 -2.283681 0.501913 0.404866 -1.365451 -1.281490 -1.087734 -0.374426
wb_dma_de/always_9/stmt_1/expr_1 -1.072851 2.660763 -1.374496 -3.152351 0.002074 -2.337570 2.278456 2.084865 0.735247 2.359132 1.256590 1.162979 0.319161 -1.468967 -1.569830 0.857016 1.646174 0.985693 -3.020261 -2.351034
wb_dma_ch_sel/always_42/case_1/cond -2.083968 2.012177 1.057165 -3.790330 -2.006082 0.874367 -0.576448 -2.363890 -0.574285 0.416153 0.638076 0.242709 1.351678 -2.224910 -1.246847 -0.674574 -0.339001 2.349630 0.937514 1.437857
wb_dma_wb_slv/input_wb_cyc_i 0.447189 2.321562 -0.054551 -4.010646 -1.807052 -1.809758 3.934722 -2.326827 -1.939526 5.341303 2.681766 -0.098012 -0.721298 -1.067732 2.476763 0.315776 -1.407238 -3.182759 -3.650411 -2.220986
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -1.172417 -1.504239 0.061816 0.811532 -1.852820 -0.013064 -1.702351 -1.678879 -0.637456 1.675644 -2.522534 -0.844509 -2.330454 0.862856 0.403105 -0.081501 -1.522033 0.912299 1.120623 2.340455
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 -1.768793 -0.771062 0.363256 -1.195746 -1.436094 0.002555 -4.111458 -1.489768 -0.129816 -0.714721 0.626014 -0.623770 -2.330376 0.858713 -1.544705 1.085827 0.078584 1.693368 4.184881 2.603399
wb_dma_de/reg_tsz_cnt -0.972830 3.056721 0.506941 -2.769212 0.808104 -0.332072 -2.294099 2.334112 0.581003 2.119508 -2.561283 1.309182 -1.832430 -2.036668 -3.067291 1.891860 1.278474 -1.665886 -0.391771 -2.207363
wb_dma_ch_sel/reg_ndr -0.342028 -0.050029 -3.693394 1.765195 -1.419622 -3.143988 1.265072 3.506854 0.372321 1.598136 -1.316625 3.092324 -2.423302 1.865728 -2.638939 0.735198 2.397124 0.296603 0.804260 2.124241
wb_dma_de/assign_83_wr_ack/expr_1 -0.651437 3.484692 -0.751291 -3.020150 -0.492452 -0.814472 0.726571 1.819668 0.764967 1.561846 -1.833166 1.999896 -0.923808 -1.477939 -3.123721 0.316363 0.020945 0.777937 -0.183977 -1.111836
wb_dma_de/reg_de_txsz_we -0.205282 1.323768 -3.658489 -1.835870 1.990167 -2.399637 3.721939 2.738680 1.886599 0.487871 -0.949800 2.097650 -1.219299 -2.367086 -0.524063 1.445135 0.600877 3.525150 -0.496116 -2.079803
wb_dma_ch_rf/reg_pointer_sr -1.438624 -0.123104 1.695911 -1.317750 -1.123514 -0.110256 -0.813160 -0.959214 0.142839 2.158935 1.378792 -1.651961 0.211401 -0.158370 0.718833 -0.018511 -1.215878 -0.514986 -1.304281 -0.179944
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 -1.137767 -0.868401 -1.791068 1.577071 -0.337730 -0.528142 -0.057875 0.404897 0.964305 0.191119 -0.900987 1.221012 -1.693456 -0.033173 -1.166398 0.999190 0.156948 1.341947 2.245827 0.994589
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.101064 1.082722 1.563861 -1.312070 -0.224887 2.443195 0.279177 0.457875 0.176707 -0.519815 -0.586966 0.591991 0.730788 -0.521485 -1.185801 -0.363192 -1.003046 -2.371878 0.750509 -0.656382
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.275433 4.271612 -0.731592 -0.461144 -1.991652 -2.254608 -0.029021 3.906065 -0.803971 -1.790504 2.469131 1.643541 -1.764318 2.707458 -3.108055 1.812118 1.985559 -0.850428 -1.543446 -1.775387
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.453228 0.936570 0.406181 0.109863 -0.352974 1.417248 -1.415588 -0.131151 0.138193 -0.920768 -3.287140 0.951948 -1.371348 -0.164311 -1.615665 -0.497516 -1.666107 0.024160 2.950224 1.179710
wb_dma_ch_sel/always_43/case_1/cond -0.939543 3.086229 0.363226 -2.795309 0.813769 -0.447394 -2.243075 2.534598 0.590974 2.186676 -2.567657 1.446541 -1.936887 -2.005140 -3.112704 1.988680 1.417939 -1.711347 -0.390414 -2.232087
wb_dma_ch_rf/reg_ch_adr0_r 0.356470 -1.581353 1.800006 -0.076062 -4.309978 0.094911 -0.628038 -0.889254 -3.208500 0.228412 2.081132 -2.232206 2.602034 3.579365 2.400250 -1.516732 2.101834 0.088129 -5.208057 1.729267
wb_dma_ch_pri_enc/input_valid 1.099169 1.120470 1.535471 -1.284213 -0.244684 2.387649 0.257006 0.502089 0.152422 -0.493409 -0.612986 0.587895 0.732828 -0.506229 -1.189217 -0.360161 -0.993131 -2.338775 0.705311 -0.654645
wb_dma_ch_pri_enc/reg_pri_out1 0.551970 0.992779 0.515558 0.024117 -0.290999 1.491460 -1.366917 -0.129330 0.076493 -0.967425 -3.270171 0.904033 -1.269206 -0.102423 -1.542018 -0.576295 -1.690682 -0.084334 2.835829 1.118779
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.578650 0.018749 -0.182904 -0.401996 1.593139 -1.774604 -1.989907 -2.629300 1.404760 3.634491 0.405241 -0.878783 0.789311 0.740844 -0.715976 -3.705163 0.037967 0.689483 0.165002 -0.759431
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.821093 -1.453315 -0.167704 1.601337 0.596386 0.106457 0.294855 -1.629911 -0.894868 -0.707487 -0.494469 -0.715910 1.222143 0.008463 2.692257 -1.438742 -0.103566 0.631675 -0.442192 1.153499
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.768343 0.297798 0.704625 -2.300665 -1.519706 0.362218 -0.507324 -1.142712 -0.665921 -0.897675 1.918305 -0.388022 0.609082 -0.037876 -0.301431 -0.153228 0.018053 1.403961 1.205523 1.760160
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -0.595359 -1.544212 2.166884 -0.600703 -1.995008 2.924681 -3.387813 -0.864150 0.237312 1.842272 -1.522719 -0.855207 -2.655630 1.053525 -1.687310 1.104020 -1.650184 -3.279860 2.807773 0.867823
wb_dma_ch_sel/input_req_i -1.115989 1.626847 -0.141561 -0.087702 0.302788 -1.658744 -2.522897 -4.082282 -1.978113 -0.289141 -2.419657 -0.647489 -1.409329 -2.050545 2.611576 -1.210656 -0.944058 4.382972 1.273666 2.233781
wb_dma_rf/assign_4_dma_abort/expr_1 1.901821 0.407314 -1.367376 1.660224 -0.850311 -0.821039 0.079345 1.143018 -1.287615 -0.189259 -3.932209 1.971321 -0.753444 1.582621 -0.486914 -2.070223 0.387355 -0.516736 1.075490 3.285999
wb_dma_rf/always_1/case_1/stmt_8 -0.452783 -1.494674 0.708841 -1.730378 0.017391 -0.175248 1.162693 3.131582 -1.578427 -1.680341 0.176153 0.905761 1.589885 1.091927 -1.930067 0.678971 3.258460 -0.129403 -3.222159 1.261385
wb_dma_ch_rf/wire_ptr_inv -1.641095 -1.816997 -0.954862 1.166506 -0.263128 0.178006 -2.020140 0.609777 1.520125 0.810426 0.767619 0.561756 -2.536951 0.523178 -2.022475 2.453350 0.879276 -0.624159 3.089997 0.055885
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 3.116819 2.169927 1.007958 -1.407712 0.731461 0.949716 -0.174934 1.062277 -0.848005 -1.675880 -3.501899 0.426412 -0.094268 0.552769 -0.136666 -1.998102 -1.576369 -1.151294 0.379517 0.291872
wb_dma_ch_sel/assign_138_req_p0 -0.328389 -0.906050 -2.415252 0.583422 -0.207097 -2.290110 0.424632 1.412662 -0.801244 -0.199862 -2.673562 0.935087 0.857243 0.264240 0.258693 -0.912288 2.250041 2.729015 -1.211453 2.818758
wb_dma_rf/always_1/case_1/stmt_1 0.392896 0.692475 1.188689 -1.592818 1.976537 0.746906 -0.550428 -1.927477 -0.439938 -0.492392 0.537862 0.370052 1.870478 -1.358716 -1.305670 -1.009856 0.479099 -0.484227 0.031688 -0.790306
wb_dma_rf/always_1/case_1/stmt_6 2.680119 -0.974054 0.624968 -3.901573 -0.509993 1.556765 2.141929 1.285206 -1.572392 1.708324 2.639335 0.024036 1.243172 0.154138 2.826380 1.158615 2.611428 -5.167148 -1.834812 -0.649432
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.228541 0.816314 -3.258662 2.628916 0.238310 -3.799198 2.946234 1.957621 -1.349476 1.470464 -0.619815 1.446260 -0.914768 2.212476 2.082283 -1.208737 1.409015 -2.505048 -1.761934 1.197545
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 -1.178826 -0.909086 -1.848993 1.557547 -0.350657 -0.578623 -0.069534 0.387117 0.992888 0.244002 -0.899196 1.252620 -1.714346 -0.051742 -1.160549 1.011306 0.184168 1.384745 2.335851 0.993940
wb_dma_ch_sel/always_43/case_1 -0.994768 3.169224 0.593122 -3.079063 0.838030 -0.332877 -2.239812 2.427701 0.558958 2.189495 -2.499816 1.334438 -1.767775 -2.162349 -3.066221 1.953021 1.345727 -1.698321 -0.566095 -2.361354
wb_dma_ch_sel/assign_9_pri2 -0.600341 -0.081281 -1.070469 1.373734 -0.127774 -1.005014 -1.694906 -0.603679 -0.073527 -0.454379 -2.741725 0.340096 -2.082090 0.383994 -0.392641 -0.202912 -0.698862 2.360476 2.221955 1.829846
wb_dma_pri_enc_sub/always_1/case_1 0.504059 0.995760 0.542856 -0.003496 -0.368206 1.494417 -1.415081 -0.154383 0.102796 -0.911312 -3.189290 0.922706 -1.296306 -0.140620 -1.553617 -0.561224 -1.642193 -0.064241 2.833200 1.110520
wb_dma_rf/always_2/if_1 0.251735 -0.305546 1.835760 -5.553678 0.246371 0.783513 -0.175236 -0.051326 -2.704908 -1.656896 -1.610333 0.587271 3.451758 -2.370745 -0.259387 -1.605985 1.064210 -0.015017 -0.193971 4.662362
wb_dma/wire_dma_abort 1.876704 0.486500 -1.373926 1.646363 -0.938941 -0.795642 0.057662 1.142583 -1.307050 -0.153133 -4.010579 2.018967 -0.804024 1.600355 -0.584934 -2.099170 0.389367 -0.546946 1.132873 3.351063
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -0.407127 1.413534 -0.708092 2.229446 1.959648 -2.033556 -2.208044 -3.172764 -1.331481 0.645324 -4.498211 -0.462572 -2.085595 -2.161047 3.169370 -1.143989 -1.177598 3.159597 0.003411 0.423133
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.149733 -1.591118 -0.044301 0.928644 -1.804370 -0.006693 -1.671209 -1.597806 -0.555908 1.615222 -2.453860 -0.796995 -2.344535 0.894515 0.371822 -0.023342 -1.514621 0.922381 1.178404 2.353949
wb_dma_wb_if/input_wb_stb_i 3.761625 -1.155853 -2.854476 1.739807 1.968459 -2.100661 3.331774 1.956930 -1.098907 -1.610641 -2.541191 1.033375 0.413860 1.057735 3.328779 -2.034937 0.836317 0.874619 -1.336727 1.619895
wb_dma_rf/input_de_txsz -2.215960 1.801981 -3.020802 -1.616020 -0.510467 -2.838663 2.025142 2.407025 1.558055 2.741349 0.509117 2.301146 -1.273546 -1.358876 -2.709095 1.778068 1.863911 2.151287 -0.837216 -1.278769
wb_dma_ch_pri_enc/wire_pri3_out 0.461874 0.941001 0.646319 -0.091276 -0.350318 1.547331 -1.440457 -0.203734 0.079732 -0.921213 -3.083063 0.819051 -1.195549 -0.210239 -1.523527 -0.502104 -1.662929 -0.104845 2.810000 1.094858
wb_dma_ch_sel/wire_gnt_p1 1.099652 1.115033 1.644656 -1.392506 -0.224564 2.512856 0.297601 0.471475 0.209193 -0.492046 -0.572515 0.587829 0.759009 -0.559172 -1.196745 -0.347487 -1.014485 -2.441255 0.710815 -0.716811
wb_dma_ch_sel/wire_gnt_p0 -0.963061 2.010391 -1.314436 3.924928 -3.898803 -3.909626 -3.129045 -2.692958 -3.125191 2.913409 1.493784 -0.327292 -3.918353 2.319705 1.397135 1.623129 0.961370 -2.411132 0.456692 2.776478
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.065051 0.896120 -3.171945 2.532278 0.056408 -3.749244 2.821352 1.925934 -1.336759 1.652287 -0.470953 1.494787 -0.937068 2.243642 1.888684 -1.102955 1.422664 -2.575322 -1.765974 1.188778
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 -1.129437 -0.895394 -1.766768 1.539431 -0.330525 -0.517809 -0.061883 0.413207 0.945119 0.191208 -0.848426 1.211066 -1.682070 -0.066417 -1.141889 1.000289 0.170375 1.342151 2.246877 0.975900
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 0.386136 0.616156 1.219040 -1.598819 1.806651 0.730775 -0.554827 -1.972091 -0.448668 -0.423745 0.719212 0.282713 1.820590 -1.215931 -1.202825 -0.956789 0.507046 -0.559929 -0.040876 -0.771203
wb_dma/input_wb0_err_i 1.832934 0.298704 -1.375492 1.700628 -0.877311 -0.779431 0.150830 1.114618 -1.222459 -0.150050 -3.798647 1.938789 -0.726779 1.601079 -0.472397 -2.012658 0.392166 -0.545826 1.082882 3.243369
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.295603 -1.546656 1.682064 -1.124788 -3.575256 2.013801 -1.522518 -2.184049 -1.540182 2.932881 1.732702 -0.052559 -0.030096 -0.838527 0.258432 0.663155 0.807832 -2.631577 0.082076 1.591680
wb_dma_ch_sel/always_44/case_1/stmt_1 1.541480 -1.253133 0.350197 2.213887 0.903425 -2.857876 -1.342792 -1.132935 -3.268739 -1.474432 -2.401242 -3.439615 0.790301 3.221711 4.637907 -1.935147 0.187527 1.063062 -4.542854 2.110980
wb_dma_wb_mast/wire_wb_data_o 0.906543 3.801757 -0.500239 -1.786343 0.632795 -1.988168 0.820485 -1.149848 0.681457 0.412292 1.239505 -0.447357 -3.678225 -0.547676 0.777368 -0.120411 -3.319255 2.501493 0.767565 -2.705544
wb_dma_de/always_6/if_1/if_1/stmt_1 -1.664186 1.555552 -0.761450 -2.861253 -0.631305 0.245774 0.252158 3.001364 2.383147 2.797143 1.412304 2.225450 -1.597898 -1.167206 -4.617699 2.930939 1.599280 -2.058893 0.924419 -2.623399
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 1.102368 1.037559 1.534674 -1.316786 -0.222018 2.475288 0.279028 0.507855 0.186107 -0.496587 -0.586029 0.612076 0.735964 -0.529307 -1.189109 -0.304946 -0.960872 -2.378624 0.748477 -0.669626
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 -1.151212 -0.886864 -1.843058 1.582150 -0.344061 -0.596545 -0.088086 0.412016 0.959476 0.218855 -0.917147 1.233236 -1.739048 -0.020520 -1.180515 0.999559 0.188341 1.419035 2.296204 1.028870
wb_dma_ch_sel/always_38/case_1/cond -1.564852 3.518536 -0.186491 2.253071 0.930889 -1.241731 -0.725403 1.278684 -1.040728 0.113036 -4.831716 1.863273 1.116884 -2.994610 -1.037879 0.150901 1.542295 0.355634 -2.763970 -0.425733
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 -1.246283 2.753108 -0.563373 0.777637 1.356565 -2.108024 -2.482343 -1.606493 -0.468791 1.387789 -4.065778 0.295185 -3.292013 -2.166058 0.512245 0.272691 -1.112564 2.493371 0.560246 -0.636893
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 -2.331527 1.818025 -2.862962 -1.777563 -0.517930 -2.747701 1.971577 2.343394 1.590166 2.726608 0.629130 2.257517 -1.155678 -1.456139 -2.807255 1.844679 1.860009 2.153204 -0.883295 -1.361104
wb_dma_de/assign_4_use_ed 2.102578 2.073994 -2.855491 -1.545049 -3.029885 -5.244614 1.349727 4.401791 -1.767874 -3.917999 0.831488 0.885321 -2.298012 6.800237 -2.113205 -1.193778 1.626192 5.581229 -0.874814 3.598827
assert_wb_dma_wb_if/assert_a_wb_stb -2.884866 1.410681 1.587213 -2.363691 -3.160944 0.348311 -0.772406 -2.763904 -1.150738 2.474798 1.532256 -0.489235 2.352367 -0.891866 -1.454446 1.056028 -0.971739 -1.345590 -1.958001 -1.342203
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -1.530552 -0.234668 -2.972475 -0.898023 -0.866486 -1.987966 1.813412 4.118604 1.045049 1.139296 -0.390106 2.533712 0.122164 -0.163913 -3.004905 1.628829 3.239749 1.110212 -0.809363 0.766831
wb_dma_ch_sel/assign_132_req_p0 0.219497 -2.036867 -1.814919 0.757694 -0.929799 -1.852835 -0.188771 1.014875 -0.458767 2.999040 -0.812087 -0.513919 -1.928344 1.658522 1.072403 1.167817 1.114071 -2.260537 -0.733707 1.443347
wb_dma_ch_rf/always_25/if_1 -3.230097 1.096636 2.323661 2.418013 -1.199646 0.682988 -0.746136 -0.262795 -1.157835 -0.617054 -0.108029 -0.183611 0.916506 -1.605988 -1.407485 1.310923 -0.214558 -0.965372 -1.937013 0.545897
wb_dma_de/wire_rd_ack -0.698793 3.626226 -0.765630 -3.162759 -0.387893 -0.766820 0.818461 1.824831 0.871916 1.594189 -1.724066 1.982229 -0.990430 -1.602767 -3.175478 0.364949 -0.074314 0.827552 -0.150643 -1.305433
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.597926 -0.558787 -2.167097 1.812966 -0.503450 -2.575377 1.636704 1.500237 -1.457253 0.709081 -1.000776 1.212488 0.431489 1.905180 1.110054 -1.650045 2.142040 -0.365253 -1.834335 2.375057
wb_dma/wire_slv0_adr 3.533206 3.191129 4.199434 -6.914588 0.099639 0.776924 -0.761808 0.817495 -4.310749 -1.299025 -0.470501 -2.794214 2.275619 0.246322 2.778713 0.176835 1.029150 -3.067750 -6.606750 -2.082836
wb_dma_wb_slv/input_wb_stb_i 3.769662 -1.188955 -2.873472 1.795370 2.008634 -2.106548 3.360862 1.930228 -1.155198 -1.649464 -2.599049 1.032052 0.432315 1.057248 3.415447 -2.028492 0.821379 0.938224 -1.342210 1.695435
wb_dma_ch_sel/assign_96_valid/expr_1 -0.081050 2.562106 0.071347 1.660552 0.498568 -3.432656 -1.409678 1.216510 -0.785190 -0.439552 -1.332106 -1.013626 3.781942 3.295517 -1.088699 -3.640929 2.319132 1.110858 -4.622363 0.202599
wb_dma_ch_sel/always_4/stmt_1 -1.462515 3.357209 -0.098924 2.190464 1.018898 -0.973770 -0.618562 1.432180 -0.986740 -0.128615 -4.836409 1.872803 1.325017 -3.025965 -1.018720 0.215117 1.559782 0.202918 -2.762736 -0.457565
wb_dma_rf/wire_pointer2_s -1.539941 -0.161383 1.761639 -1.423914 -1.137433 -0.080961 -0.911949 -1.113441 0.221345 2.253528 1.528636 -1.750406 0.217433 -0.141000 0.724464 0.001335 -1.346555 -0.450536 -1.230770 -0.244926
wb_dma_de/reg_chunk_dec 0.113374 1.563902 -0.720095 -2.254124 -0.879832 -0.051569 0.486262 3.484025 0.218876 0.031215 -2.742610 2.184008 0.381345 -0.142230 -3.353825 0.079175 1.313327 -0.353267 -0.081342 0.947136
wb_dma_de/reg_chunk_cnt_is_0_r -1.080793 0.484659 -2.260561 -1.029456 -0.692975 -2.323481 0.272757 3.139651 0.129067 0.425180 -2.263792 1.704029 -0.317423 0.219851 -2.415690 0.524479 2.303048 2.081000 -0.708333 1.615209
wb_dma_ch_sel/assign_158_req_p1/expr_1 1.065973 1.119519 1.624906 -1.390032 -0.204889 2.526383 0.263092 0.475851 0.182536 -0.490517 -0.567831 0.560437 0.773499 -0.575116 -1.173720 -0.332561 -1.018980 -2.412363 0.704433 -0.709833
wb_dma/wire_wb0_cyc_o 1.138989 1.131020 1.651049 -1.376243 -0.236056 2.527408 0.291405 0.460542 0.154578 -0.469738 -0.524134 0.558993 0.803090 -0.511845 -1.168036 -0.362754 -0.990546 -2.469322 0.638568 -0.686779
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -1.138281 -1.557223 -0.049429 0.942651 -1.738256 -0.025133 -1.751133 -1.606514 -0.512073 1.508989 -2.647159 -0.789688 -2.415430 0.856168 0.391881 -0.062943 -1.549419 1.096285 1.330293 2.374796
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 1.272663 2.696391 0.255519 0.054407 -3.287699 -0.154852 -3.066593 -1.951987 -0.643542 2.090295 3.149572 -0.360698 0.330725 2.539709 0.253848 -1.831277 2.292371 -1.264133 0.014022 -1.223027
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 0.639405 1.663787 -0.166988 -1.485914 -3.444115 -0.893974 -1.532846 -2.082592 -2.113458 2.735505 1.751421 -0.690296 -1.979120 1.026257 1.250349 1.019046 -0.011283 -3.212437 0.749169 1.624501
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.545905 -1.009628 0.737285 -0.243152 0.097006 0.641735 -2.077290 0.284065 0.641570 0.644820 1.516239 -0.588344 -1.051513 0.581666 -0.961968 1.546259 0.756427 -1.996488 1.041420 -0.851947
wb_dma_ch_rf/reg_ch_adr1_r -0.576636 -1.072087 0.720834 -0.236104 0.062908 0.650798 -2.153759 0.192625 0.675511 0.698310 1.555424 -0.626710 -1.101730 0.579062 -0.993130 1.593699 0.747026 -1.940969 1.091395 -0.871107
wb_dma/input_wb0_cyc_i 3.815087 3.138730 -1.828316 -2.387730 1.394222 -2.909456 6.025109 0.084645 -0.636297 4.304792 2.616849 0.659131 -4.816739 -0.426265 3.976606 -0.748549 -0.820958 -2.282571 -1.956313 -2.209040
wb_dma_ch_sel/always_8/stmt_1 -1.318347 0.146057 -0.426178 -0.891626 -1.666184 -0.580398 -2.131711 -1.715611 -0.770766 -1.382356 -0.827437 0.023926 -1.421178 0.344799 -0.722212 -0.300650 -0.581346 3.572812 3.419241 3.649907
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 -1.980998 2.081531 -0.569216 -1.558995 -1.259120 -1.476074 -1.835642 -3.245922 -0.224228 0.149455 -0.001004 -0.094245 -2.789700 -0.831628 -0.451639 -0.136358 -1.834258 4.654576 3.298770 1.579871
wb_dma_wb_slv -0.921686 1.484086 3.179998 -4.428451 -2.485402 0.173535 -1.727579 -2.605694 -1.654460 3.895540 2.488716 -1.255929 1.239689 0.231200 -0.390589 -0.795386 -0.489943 -3.065483 -2.356282 -1.280847
wb_dma_de/inst_u0 -2.096852 1.218819 1.839178 3.274737 -5.402914 0.814158 -1.101733 -0.155365 -1.018679 0.530102 2.417124 -1.216260 2.443407 2.479960 -0.458978 0.399238 1.276031 -0.660033 -3.965450 -0.609570
wb_dma_de/inst_u1 -0.287249 1.149225 -0.458332 3.917273 0.842142 -1.072861 -1.172276 1.542965 0.471964 0.246200 0.859706 0.396140 -1.453368 0.634887 -1.079592 2.607749 0.902137 -4.093390 0.169187 -1.772817
wb_dma_pri_enc_sub/input_pri_in 0.457825 1.022412 0.614012 -0.039942 -0.338057 1.523615 -1.476511 -0.214199 0.099865 -0.909770 -3.205702 0.840975 -1.262560 -0.159621 -1.529273 -0.543628 -1.703033 -0.046257 2.813509 1.113739
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -0.033630 1.191186 -3.812681 -1.632367 1.968133 -2.469691 3.773336 2.978484 1.853043 0.398994 -1.156181 2.265760 -1.239290 -2.159338 -0.544396 1.358578 0.728338 3.395137 -0.417634 -1.812159
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -1.158816 -1.576189 -0.096876 0.883857 -1.746657 -0.021550 -1.601175 -1.564160 -0.496788 1.577180 -2.512457 -0.778490 -2.339936 0.792600 0.365845 -0.004087 -1.488458 1.005424 1.208577 2.300313
wb_dma_ch_sel/assign_146_req_p0/expr_1 -0.295854 -0.745593 -2.339929 0.414021 -0.268944 -2.359416 0.476078 1.501032 -0.838028 -0.053850 -2.465125 0.959263 0.838183 0.294245 0.193773 -0.825783 2.276779 2.565176 -1.343092 2.670111
wb_dma_ch_sel/assign_101_valid/expr_1 -1.203359 -0.399701 0.271357 2.180636 -0.698229 -3.226293 -3.957776 0.430591 -1.139663 3.252907 -0.093569 -1.588762 1.829567 3.094547 -0.252280 -1.782269 4.180065 -1.102787 -5.184683 -0.269442
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 -1.141859 -0.873907 -1.773226 1.494365 -0.298571 -0.556115 -0.003108 0.401372 0.937183 0.217533 -0.856940 1.206298 -1.636146 -0.046289 -1.113614 0.972873 0.205866 1.342598 2.219505 0.944411
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -1.162579 3.899142 0.119474 2.374708 -0.985780 -1.559450 -1.727864 -0.339946 -2.335639 -0.489836 -3.586419 2.012647 -0.289585 -1.302365 -1.015012 -0.701522 0.858053 0.465755 -0.160263 2.372790
wb_dma_ch_sel/always_46/case_1 1.491456 0.884504 -0.956979 -0.635629 -1.297411 0.014421 0.957243 0.950472 1.373087 -1.202957 1.737924 0.227932 1.024287 1.829304 -0.222802 -1.698238 -0.227665 2.760839 0.422833 -1.131159
wb_dma_ch_rf/assign_11_ch_csr_we 1.034845 2.813254 -0.158224 -0.965581 -3.642998 -1.739941 -2.418338 0.283807 -1.190566 3.021193 2.803395 -1.176305 0.253896 2.988029 1.802070 -0.810736 2.862201 -1.601909 -2.551547 -1.229172
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 -3.050862 0.928543 -1.240899 -1.818814 0.557062 -0.349522 0.852506 -0.435617 2.128937 1.352066 0.927316 0.558055 -0.438766 -3.257695 -1.270004 2.056779 -0.159698 3.237571 0.384627 -2.442925
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.190432 -1.594040 -0.106034 1.017456 -1.776431 -0.063598 -1.635183 -1.540262 -0.452519 1.493326 -2.529856 -0.715407 -2.407888 0.880172 0.326492 0.030626 -1.477489 1.054485 1.360265 2.325358
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 3.011895 0.899822 -3.132497 2.357189 0.134294 -3.628445 2.846799 1.981512 -1.253640 1.531953 -0.494808 1.528593 -0.973262 2.140734 1.788629 -1.068181 1.417984 -2.476245 -1.682421 1.113956
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.511094 -0.624611 -2.133456 1.798003 -0.477850 -2.503360 1.603119 1.411284 -1.373399 0.720756 -1.001294 1.193062 0.419969 1.785731 1.063559 -1.619849 2.083253 -0.307542 -1.740978 2.329877
wb_dma/wire_de_adr0_we 0.819442 -1.489535 -0.151097 1.620140 0.596952 0.118099 0.262273 -1.668845 -0.919435 -0.719984 -0.482124 -0.740673 1.264741 0.019514 2.768608 -1.505103 -0.091713 0.639464 -0.473671 1.183463
wb_dma_wb_slv/wire_rf_sel 1.982058 -1.939096 0.304682 -3.481050 1.536714 1.267707 4.016354 -0.441445 -1.198262 2.107764 0.014918 0.932015 0.243062 -2.846115 3.127309 -1.944450 1.395870 -1.801447 -0.886708 2.083884
assert_wb_dma_wb_if -2.773552 1.466930 1.444857 -2.313792 -3.248538 0.373154 -0.484310 -2.912004 -1.185915 2.606595 1.481588 -0.305039 2.353743 -0.898147 -1.490820 1.054604 -1.238496 -1.552503 -1.863309 -1.526978
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 -1.112018 -0.900506 -1.823243 1.526429 -0.348371 -0.539430 -0.023389 0.434933 0.968051 0.250165 -0.862421 1.259568 -1.700266 -0.040864 -1.165921 1.006200 0.175637 1.376838 2.273304 0.975772
wb_dma_ch_sel/assign_120_valid -0.407997 -0.764265 -2.271385 0.358342 -0.256098 -2.284496 0.394506 1.373545 -0.839679 -0.026159 -2.454995 0.867694 1.028172 0.191220 0.204574 -0.913647 2.336761 2.566839 -1.394921 2.658044
wb_dma/wire_wb1s_data_o 1.006869 3.875350 -0.559027 -1.790140 0.732864 -2.075014 0.839046 -1.265086 0.686693 0.381011 1.234315 -0.452366 -3.891523 -0.492273 0.838731 -0.185463 -3.502121 2.664487 0.885890 -2.736310
wb_dma_de/wire_adr0_cnt_next1 -2.052942 1.179260 1.756110 3.549510 -5.404529 0.762807 -0.989361 -0.039677 -1.022644 0.364654 2.491243 -1.191586 2.631763 2.639843 -0.469677 0.364088 1.452165 -0.599575 -4.103056 -0.668040
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.112977 -0.892720 -1.784161 1.538999 -0.331489 -0.561278 -0.083497 0.372820 0.942323 0.249955 -0.852861 1.201104 -1.652946 -0.066462 -1.107786 0.977572 0.194717 1.364705 2.220416 0.945419
wb_dma/wire_pt0_sel_o 2.678493 5.163861 -1.773372 -0.859946 1.366914 -3.345538 2.196133 -0.626959 0.745051 1.172648 1.566302 -0.076813 -5.207807 -0.013802 1.680183 0.276464 -4.057490 0.466018 0.963202 -3.734420
wb_dma/wire_pt0_sel_i -1.955119 2.459309 2.461972 -3.216311 -3.557104 1.464566 -0.579390 -2.080152 -1.170664 2.666690 1.019135 0.095483 2.648374 -0.814345 -2.480335 0.479053 -1.368217 -3.304084 -1.800125 -1.577173
wb_dma_ch_rf/always_11 0.641870 0.970600 -1.967977 0.350468 -1.622384 -0.456556 1.443898 3.825430 0.644279 1.141329 -1.700276 3.595590 -1.600904 1.236546 -3.905866 0.470738 1.285171 -2.125935 1.666843 1.371849
wb_dma_ch_rf/always_10 1.881567 0.331484 -1.355729 1.717281 -0.811675 -0.735200 0.077464 1.149812 -1.219332 -0.265579 -4.007207 1.975950 -0.753942 1.554526 -0.493985 -2.038846 0.361757 -0.446034 1.173761 3.331508
wb_dma_ch_rf/always_17 -0.941226 3.106009 0.460123 -2.831603 0.780297 -0.454605 -2.269293 2.497948 0.499888 2.231395 -2.474101 1.306314 -1.777697 -1.968954 -3.025713 1.991495 1.515213 -1.821923 -0.659267 -2.315016
wb_dma_ch_rf/always_19 -1.253953 -0.182857 0.654008 -2.595472 0.470809 1.047044 0.623128 0.754888 0.678487 -0.395359 0.892575 -0.474769 2.512235 -1.954481 -0.467559 0.899127 0.987259 0.782151 -1.687176 -1.343208
wb_dma_ch_rf/input_de_csr_we 0.315163 4.438086 -2.395105 -2.599684 -1.953227 -4.676581 0.009515 -0.194130 -0.604454 0.427744 0.476069 1.112042 -5.483502 1.448292 -1.188696 -0.597827 -1.853069 4.796784 2.615609 1.771026
wb_dma_ch_sel/assign_147_req_p0 -0.619869 -0.933463 -2.138616 0.393667 -0.311374 -2.115340 0.337487 1.217225 -0.787680 -0.017104 -2.301598 0.822849 1.042127 0.141001 0.157845 -0.819726 2.279725 2.601875 -1.326540 2.664645
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.133901 0.857103 -3.162344 2.455531 0.108758 -3.673219 2.850079 1.984228 -1.334155 1.555517 -0.530930 1.483606 -0.916358 2.240587 1.878808 -1.154178 1.388028 -2.542372 -1.743931 1.159401
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 1.549431 -0.068550 -1.397919 0.158952 0.783179 -0.947633 1.923068 1.953143 -0.180999 -0.545013 -1.069289 1.071659 -0.350674 0.369787 0.512684 -0.122133 0.542213 -0.064676 -0.485273 0.357355
wb_dma_wb_if/wire_slv_dout 4.731816 1.129611 1.901709 -5.963126 4.933242 -4.192175 -1.588221 -0.527820 -2.799879 0.829423 -1.229957 -3.945733 1.113368 2.235939 3.829269 -3.657552 -0.413429 -1.025493 -5.775784 -1.864136
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 0.466019 3.065557 0.994431 -2.801836 2.823679 0.236068 -0.487610 -1.171539 -1.067191 0.660544 -3.073103 1.571959 2.088634 -3.834087 -1.193282 -1.373986 1.072987 -0.276814 -1.678646 -1.424617
wb_dma/wire_pointer -1.768410 -0.800650 0.328239 -1.016362 -1.501692 0.080316 -4.031479 -1.401501 -0.138957 -0.731125 0.687454 -0.595095 -2.286907 0.919108 -1.581640 1.166799 0.160084 1.486850 4.158314 2.645913
wb_dma_de/assign_75_mast1_dout/expr_1 1.003315 3.955955 -0.586525 -1.843659 0.753111 -2.151351 0.869184 -1.363046 0.736456 0.500988 1.315001 -0.481629 -3.970640 -0.513117 0.827924 -0.189572 -3.545433 2.708736 0.929518 -2.842882
wb_dma/wire_ch3_csr -1.951533 3.942892 1.528852 -1.191733 -0.582525 -1.997774 0.625028 -1.448878 -0.352012 1.142246 1.200875 -2.275424 2.604855 0.715463 -0.396387 -1.814946 -0.936760 1.578621 -4.571675 -1.311170
wb_dma_ch_rf/assign_27_ptr_inv -1.717093 -1.944145 -0.999517 1.279586 -0.286136 0.209099 -2.053051 0.626295 1.622902 0.916702 0.785354 0.592733 -2.636092 0.518177 -2.079133 2.563266 0.912142 -0.693226 3.255499 0.070881
wb_dma_ch_sel/input_ch6_csr -2.047348 2.200161 1.756113 -2.015200 -2.229623 -1.160640 -1.188400 -1.936142 -0.692565 2.634457 2.689446 -2.217504 1.658887 1.152211 -0.697518 -0.976444 0.195157 0.004174 -3.523448 -0.697912
wb_dma_de/input_mast0_err 1.905228 0.359472 -1.484896 1.711070 -0.797663 -0.913868 0.208199 1.129152 -1.314456 -0.186164 -3.976000 2.012338 -0.777430 1.529552 -0.377651 -2.102229 0.439282 -0.435421 1.053843 3.348849
wb_dma_de/assign_68_de_txsz/expr_1 -2.124476 2.631063 -2.531788 -1.350936 0.726632 -3.209592 0.927089 2.868789 0.678435 2.849127 -1.942555 2.399111 -1.292310 -2.626823 -2.023327 1.903902 2.583882 1.535174 -2.159617 -1.563171
wb_dma/wire_ch2_csr -1.984675 3.882389 1.411016 -0.821131 -0.495841 -2.029284 0.698956 -1.282614 -0.226991 0.945436 1.169882 -2.268845 2.799425 0.783534 -0.410926 -1.696059 -0.900364 1.720590 -4.693493 -1.412849
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 0.507182 1.009102 0.566591 -0.007344 -0.337064 1.491971 -1.463980 -0.189933 0.057825 -0.939905 -3.297022 0.874412 -1.272675 -0.162567 -1.568202 -0.587241 -1.686645 -0.036107 2.881817 1.168797
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 -1.129093 -0.903516 -1.786439 1.523065 -0.345519 -0.510834 -0.045387 0.395665 0.927582 0.234651 -0.811878 1.203008 -1.662858 -0.050964 -1.162121 1.000460 0.141409 1.328942 2.228932 0.949339
wb_dma_rf/input_ndnr -1.033226 1.504731 -2.177527 0.679339 -0.737463 -3.463290 -2.155266 0.873672 0.546875 3.012000 -0.562930 1.291132 -5.034961 1.572235 -2.429937 1.329202 0.863820 0.270291 1.769694 0.062576
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 -1.143568 -0.890023 -1.815776 1.568131 -0.310060 -0.550141 -0.034959 0.425057 0.990528 0.213473 -0.890907 1.230342 -1.699917 -0.061968 -1.143313 1.013926 0.170417 1.403057 2.280303 0.961470
wb_dma_de/always_19/stmt_1 0.063896 0.540228 -0.374990 4.455561 -0.747191 0.041541 -0.565451 -1.507492 -1.939951 -0.061402 0.574832 1.314025 0.979768 -1.609000 1.710672 0.475981 1.640604 -2.938209 -0.009714 1.099157
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.792452 0.879147 0.002152 -2.601670 1.396162 -0.563511 0.112527 1.289029 -0.378349 -1.569039 -2.060151 -0.656200 1.675126 -0.829675 0.625022 -0.799956 0.334723 2.119126 -2.005271 -0.266264
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 3.746146 3.210767 0.346995 -0.953150 0.621971 -1.948830 -1.949144 4.067078 -0.821538 -5.794960 -1.582585 -1.606384 -0.428033 4.606161 -0.578150 -0.900097 -0.504656 2.063884 -1.756309 -0.950288
wb_dma_ch_sel/assign_139_req_p0/expr_1 -0.317209 -0.838434 -2.314132 0.492944 -0.198834 -2.214307 0.475814 1.483709 -0.798329 -0.174736 -2.592112 0.974152 0.957351 0.225466 0.184339 -0.878958 2.267614 2.547543 -1.247177 2.688818
wb_dma_de/assign_78_mast0_go/expr_1 1.093073 1.097074 1.609485 -1.299099 -0.161618 2.546029 0.295050 0.467949 0.225055 -0.556028 -0.644444 0.638396 0.751610 -0.559657 -1.203159 -0.324271 -1.078167 -2.364462 0.799492 -0.687962
wb_dma/assign_6_pt1_sel_i 2.591466 5.098840 -1.745827 -0.852252 1.376141 -3.326418 2.133950 -0.628836 0.785185 1.208429 1.557419 -0.109718 -5.081679 -0.047278 1.680810 0.285813 -3.967585 0.437271 0.840649 -3.780497
wb_dma/wire_mast1_adr 0.179601 0.498570 -0.389055 4.451190 -0.646687 0.016678 -0.456197 -1.588160 -1.955333 -0.034080 0.674631 1.306622 0.938547 -1.641371 1.835511 0.472608 1.541977 -3.081550 0.047821 1.054399
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.079540 1.076560 1.681298 -1.437034 -0.206736 2.502523 0.267174 0.429285 0.182318 -0.493803 -0.484310 0.556584 0.804681 -0.569934 -1.178729 -0.310955 -0.986385 -2.438410 0.658041 -0.738934
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.833031 0.413555 -1.352352 1.660253 -0.916903 -0.824615 0.050967 1.100700 -1.270208 -0.177513 -3.894063 1.940390 -0.792883 1.577679 -0.491345 -2.057724 0.387148 -0.522258 1.030588 3.259489
wb_dma_rf/input_dma_busy -0.498090 0.123863 0.776461 -5.069376 -2.856954 2.705010 -0.956387 1.351198 -1.168520 1.312133 0.631448 0.299349 3.349458 -3.578277 1.758223 1.985908 3.741685 -2.222985 -1.066685 0.802267
wb_dma_de/reg_adr1_cnt -0.332807 0.939697 -0.462903 4.062457 0.716909 -0.867969 -1.286389 1.505860 0.544694 0.207850 1.013198 0.390504 -1.607219 0.719454 -1.093836 2.780773 0.876497 -4.219476 0.464822 -1.739069
wb_dma_ch_sel/always_42/case_1/stmt_4 -1.997321 2.330401 -0.330466 -1.962292 -1.321072 -1.368975 -1.946429 -3.376070 -0.296719 0.209651 0.234259 -0.266689 -2.642740 -0.976690 -0.443559 -0.191328 -1.890731 4.628735 3.150608 1.496928
wb_dma_ch_sel/always_42/case_1/stmt_2 -0.155214 3.055009 0.477045 -0.813969 0.035578 0.552711 -1.134510 -1.819623 0.576102 0.671685 -2.309351 0.674810 -2.632742 -1.376991 -1.221693 -0.418502 -2.956333 1.014391 2.602393 -0.987836
wb_dma_ch_sel/always_42/case_1/stmt_3 -1.281533 2.021559 -1.261864 0.671852 0.358927 -1.889384 -1.428276 -2.276554 0.508330 1.102625 -1.947169 0.202117 -3.593004 -0.934524 -0.158205 -0.016425 -2.125658 3.527755 2.230598 -0.258128
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.464210 1.946260 -0.920189 -2.713432 -1.401379 -2.448818 4.028961 0.329278 -0.746403 0.510167 2.259217 -1.288963 -0.117146 0.966632 0.820552 0.941604 -0.808685 2.329328 -4.102554 -0.632697
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -3.547448 -0.264221 3.280973 -4.755406 -1.327107 0.265494 -2.408126 -3.495880 -0.046522 2.857768 2.912234 -2.722715 1.550662 -0.335476 -1.584280 0.684528 -0.754710 0.555503 -2.040510 -1.119840
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 4.666527 1.330619 -4.094626 1.851730 2.646543 -4.438340 4.461468 3.053098 -1.094706 -1.527910 -1.942147 -0.335845 0.418412 1.988272 4.620143 -0.621371 0.578520 -0.245687 -3.901142 -0.508748
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.122119 1.153995 1.686526 -1.437264 -0.189621 2.630392 0.273760 0.466119 0.187047 -0.537985 -0.588680 0.592942 0.804196 -0.608326 -1.208575 -0.344071 -1.084185 -2.482283 0.732913 -0.730724
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 5.194539 4.404228 -0.823157 -0.294372 1.230031 -3.097106 -0.502590 4.572406 -0.736456 -5.060913 -1.284106 -1.154104 -1.428956 4.739754 0.231708 -0.550583 -0.981812 0.225099 -1.808329 -1.800476
wb_dma_ch_sel/always_3/stmt_1/expr_1 -0.989162 1.660073 -2.139977 0.392008 -0.558929 -3.515249 -2.136598 0.895619 0.533666 2.992673 -0.619597 1.261660 -4.954109 1.434641 -2.423008 1.231648 0.866754 0.350092 1.605965 -0.079897
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.114100 -1.596960 -0.062657 0.897576 -1.775201 -0.024464 -1.530220 -1.487994 -0.551068 1.554059 -2.553304 -0.761294 -2.282739 0.846522 0.368777 -0.040897 -1.432234 0.912173 1.161854 2.352570
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 2.510499 2.196630 -3.072103 0.984459 -0.279055 -3.807616 2.712597 3.649423 -0.382712 2.108387 -0.108923 2.175950 -2.145037 2.310392 -0.585161 0.171220 1.427832 -3.157344 -1.268706 0.026790
wb_dma/wire_txsz -0.938421 3.121119 0.201116 -2.603004 0.783374 -0.621034 -2.371607 2.503693 0.561015 2.147743 -2.856817 1.494605 -2.113204 -1.885674 -3.202128 1.907175 1.345144 -1.516690 -0.180914 -2.003026
wb_dma_de/always_14/stmt_1 1.993126 0.349824 -1.541161 1.799740 -0.867790 -0.931264 0.145438 1.190217 -1.349812 -0.207619 -4.145439 2.057133 -0.780583 1.654611 -0.469368 -2.137823 0.463173 -0.463675 1.117806 3.486267
wb_dma_wb_slv/reg_rf_ack 3.711523 -1.062932 -2.835203 1.690885 1.978039 -2.108827 3.265878 1.909598 -1.142286 -1.608013 -2.543694 1.046874 0.413804 1.000678 3.349482 -2.013235 0.844180 0.920796 -1.358989 1.659011
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -1.480470 3.339810 -0.071102 2.092409 0.999724 -1.016195 -0.577733 1.210038 -1.105103 -0.064728 -4.665189 1.744175 1.339924 -3.033876 -0.810258 0.109761 1.533427 0.355893 -2.857679 -0.447753
wb_dma/wire_de_csr_we 0.399829 4.422046 -2.428330 -2.562697 -1.851551 -4.601075 0.139672 -0.083231 -0.493018 0.192234 0.270588 1.225270 -5.667521 1.414159 -1.219595 -0.604489 -2.088720 4.888733 2.913786 1.818805
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.908649 0.927664 -2.938204 2.294186 0.084094 -3.552366 2.654343 1.761629 -1.314211 1.577453 -0.520289 1.374034 -0.879109 2.075510 1.767175 -1.110349 1.326970 -2.468826 -1.633530 1.121015
wb_dma_wb_slv/assign_1_rf_sel/expr_1 1.955402 -2.046319 0.273708 -3.516075 1.426738 1.187455 3.901706 -0.606648 -1.288360 2.367942 0.102848 0.864378 0.108139 -2.830053 3.337648 -1.986129 1.502032 -1.854856 -0.867315 2.315986
wb_dma/wire_ch1_txsz 0.914744 3.944476 2.113930 -2.290321 0.495278 1.088338 -1.024995 -2.239253 -0.216926 0.468603 -1.473420 -0.463866 -1.123635 -1.436913 -0.107541 -1.336338 -3.193147 -0.176634 0.540658 -1.995104
wb_dma_rf/inst_u9 1.893340 0.294969 -1.262906 1.725682 -0.829560 -0.718687 0.025694 1.036621 -1.303338 -0.260727 -3.970029 1.872412 -0.682436 1.608126 -0.456335 -2.127476 0.337924 -0.514057 1.109044 3.320195
wb_dma_rf/inst_u8 1.872917 0.392622 -1.443365 1.693379 -0.950375 -0.851101 0.135237 1.276954 -1.252284 -0.107430 -3.884531 2.037110 -0.797447 1.659841 -0.601794 -1.997486 0.496181 -0.576006 1.029735 3.283611
wb_dma_rf/inst_u7 -2.285127 2.263577 2.052295 -1.961313 -2.317211 -1.042426 -1.312720 -1.843839 -0.777222 2.922696 2.483299 -2.240530 1.811673 1.024789 -0.842545 -0.909930 0.315883 -0.372487 -3.893315 -0.755172
wb_dma_rf/inst_u6 -2.098357 2.149730 1.737029 -1.845109 -2.394580 -1.058980 -1.069599 -1.735797 -0.665678 2.651079 2.516448 -2.156888 1.506215 1.089271 -0.705430 -0.733910 0.134011 -0.068985 -3.465598 -0.674142
wb_dma_rf/inst_u5 -2.136576 2.241211 1.809660 -1.992788 -2.306298 -1.197651 -1.257451 -1.779011 -0.701751 2.785142 2.524134 -2.184209 1.538041 1.082014 -0.810681 -0.894507 0.217370 -0.019855 -3.606292 -0.690669
wb_dma_rf/inst_u4 -2.281795 2.255747 1.875718 -1.832092 -2.376596 -1.069919 -1.368453 -1.935462 -0.680880 2.862115 2.613818 -2.217465 1.717295 1.014508 -0.775322 -0.863560 0.271184 -0.164669 -3.569163 -0.764070
wb_dma_rf/inst_u3 -2.074405 2.318904 1.817554 -1.816522 -2.244577 -1.161088 -1.213344 -1.891647 -0.686741 2.739454 2.521649 -2.182240 1.672638 1.096127 -0.760016 -1.017573 0.165622 -0.096704 -3.584605 -0.754442
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.470412 -0.614052 -2.059498 1.787437 -0.570534 -2.465870 1.543996 1.378091 -1.403345 0.710705 -0.855771 1.140563 0.460023 1.861192 1.072166 -1.604744 2.084513 -0.348112 -1.797875 2.315188
wb_dma_rf/inst_u1 -2.201267 2.126406 2.016487 -2.006522 -2.085718 -1.039945 -1.410434 -2.099257 -0.717898 2.762871 2.589761 -2.262226 1.523201 0.815456 -0.661244 -0.860712 0.145681 -0.126411 -3.476892 -0.803163
wb_dma_rf/inst_u0 -1.001576 1.709406 2.679293 -5.037194 -2.090122 0.499846 -2.253469 -1.570200 -1.883275 3.063889 2.502230 -2.210261 2.369516 -0.404776 0.274218 0.496317 1.759044 -2.598710 -3.449592 -0.928484
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 1.605068 4.454908 -1.091577 -0.104747 -1.841156 -2.416134 0.137271 4.118049 -0.630160 -1.795167 2.356968 1.796981 -1.946004 2.740331 -2.941710 1.849707 1.931683 -0.935575 -1.338423 -1.956259
wb_dma_inc30r/assign_2_out -1.406050 0.952172 0.176117 3.813806 0.112182 -0.230006 0.130490 3.193403 0.566711 -0.356701 2.001018 1.185528 -0.021089 0.831314 -2.984200 3.491929 2.525978 -4.502088 -1.417904 -2.208856
wb_dma/wire_mast1_din 0.894660 3.916173 -0.565171 -1.763714 0.746267 -2.080979 0.816629 -1.350984 0.760277 0.534047 1.293002 -0.447158 -3.871229 -0.589097 0.796372 -0.153806 -3.486393 2.662404 0.891756 -2.802965
wb_dma_ch_sel/assign_2_pri0 -0.406721 -0.048893 -3.766878 1.814773 -1.420447 -3.161849 1.225406 3.472290 0.428968 1.633197 -1.309841 3.114404 -2.493679 1.850614 -2.749416 0.799200 2.374604 0.388403 0.924744 2.161690
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.978902 0.897696 -3.064603 2.341510 0.137892 -3.576806 2.723634 1.848192 -1.286017 1.591107 -0.553231 1.466736 -0.883482 2.048010 1.829332 -1.097677 1.386919 -2.438099 -1.651196 1.187522
wb_dma_rf/input_de_adr0_we 0.836422 -1.437045 -0.140558 1.532648 0.555567 0.114966 0.274275 -1.671106 -0.935391 -0.688021 -0.486268 -0.756436 1.280132 0.014050 2.710334 -1.465198 -0.052839 0.637479 -0.509007 1.179432
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.201125 -1.603510 -0.065267 1.002140 -1.780585 -0.046665 -1.777386 -1.633208 -0.531879 1.534981 -2.595567 -0.768579 -2.452023 0.875905 0.367875 0.018653 -1.558268 1.056394 1.377824 2.404733
wb_dma_wb_mast/always_1/if_1/stmt_1 -1.501767 2.125849 3.222394 -4.320059 -1.328418 -1.152376 -0.350285 -2.760723 -2.453194 1.527063 4.366507 -2.171759 -0.042814 -1.719496 -0.097043 -1.163169 -0.531858 0.069070 -3.257357 0.924070
wb_dma_ch_sel/always_48/case_1/cond 0.590985 0.985762 0.623040 -0.036355 -0.285491 1.694598 -1.410140 -0.131660 0.172598 -0.999618 -3.329839 0.963627 -1.270556 -0.206132 -1.628700 -0.512879 -1.766994 -0.179358 3.028712 1.121210
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.999015 0.818787 -3.139354 2.468320 0.063200 -3.673404 2.770775 1.889861 -1.319256 1.579835 -0.546596 1.449945 -0.875461 2.198985 1.857989 -1.211219 1.429698 -2.437995 -1.702778 1.264262
wb_dma_rf/input_wb_rf_we -1.444081 1.351005 3.357316 -2.448144 -3.409717 -0.998008 -2.922719 2.464141 -1.245243 3.024217 1.448224 -3.335828 -0.105093 0.194506 3.350310 0.303656 -0.897824 -2.430499 -3.954309 0.500933
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.432661 0.983310 0.623571 -0.080867 -0.360169 1.515276 -1.486634 -0.251076 0.119177 -0.891390 -3.140220 0.800483 -1.268576 -0.213190 -1.548844 -0.509991 -1.718178 -0.059127 2.851714 1.055526
wb_dma/assign_7_pt0_sel_i -2.075625 2.324865 2.487844 -3.230799 -3.601124 1.549932 -0.671969 -2.086025 -1.149598 2.650733 0.917266 0.102177 2.743296 -0.825002 -2.575992 0.476321 -1.341020 -3.281630 -1.705172 -1.399207
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -1.665552 -1.876038 -1.025163 1.269330 -0.273460 0.165399 -2.036651 0.605856 1.554545 0.869723 0.720020 0.608800 -2.593358 0.519930 -2.035369 2.486982 0.884501 -0.607199 3.192385 0.107251
wb_dma_wb_mast/wire_mast_pt_out -1.074636 0.751075 2.093497 -3.220817 -0.583339 1.275694 0.550911 -1.959526 -0.491227 3.418460 1.260943 0.018694 -1.042938 -2.239099 -0.427904 -1.283444 0.694484 -1.081162 -0.537764 0.806548
assert_wb_dma_ch_arb/input_state 0.801463 0.783167 -2.019834 0.286759 -1.019020 -2.639638 1.396368 3.165869 -0.481600 1.325348 -0.545947 1.946910 -0.820653 1.905993 -1.521090 -0.217302 2.187115 -0.949123 -1.249546 1.192857
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 -1.122697 -0.933864 -1.777151 1.549252 -0.346795 -0.538473 -0.010036 0.417199 0.945340 0.240527 -0.807239 1.223727 -1.642054 -0.055295 -1.146704 0.992424 0.211540 1.348284 2.214177 0.944770
wb_dma_de/always_8/stmt_1/expr_1 -0.020428 1.530995 -0.634748 -2.419307 -0.872428 0.082763 0.547877 3.454657 0.274195 0.017942 -2.565341 2.193627 0.507033 -0.325226 -3.457224 0.172541 1.344969 -0.327266 -0.127924 0.902307
wb_dma/wire_ch0_csr -0.753399 5.281515 0.692972 -1.865982 -2.444658 -0.659426 1.090416 -0.532815 -2.519882 -1.822761 0.678826 0.006272 2.760921 -1.174394 -0.283538 0.953511 0.779055 1.174104 -3.128315 0.507189
wb_dma_de/assign_69_de_adr0/expr_1 0.348762 -1.569103 1.710376 0.196592 -4.362892 0.050098 -0.783330 -0.907411 -3.172083 0.157223 1.993026 -2.222653 2.558368 3.674277 2.453451 -1.539696 2.120843 0.201793 -5.084348 1.800160
wb_dma_wb_slv/wire_pt_sel 0.647911 4.827289 2.529598 -7.635596 -3.771023 0.992656 1.812123 -4.022085 -2.096236 7.176331 5.384652 -0.164353 0.321766 -1.190494 0.196276 -0.111104 -0.203206 -6.364712 -3.096103 -3.797063
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 0.503130 0.735830 0.967930 -4.125123 0.252359 1.225170 -0.073630 -1.323859 -1.380692 -1.925703 -0.287055 1.143818 3.665867 -1.342054 -2.090675 -2.206784 1.264620 1.098272 0.793068 2.495077
wb_dma_ch_sel/wire_de_start -1.006156 3.344886 1.173848 0.665232 2.788889 0.006452 -1.256990 -0.965501 -1.338895 -0.423661 -3.615942 1.797271 2.799981 -4.045052 -1.827736 -0.706510 1.656123 -0.324557 -2.296534 -1.240860
wb_dma_wb_mast/assign_3_mast_drdy 0.730604 2.037036 -1.336716 0.380090 1.174303 -2.816676 -1.225363 -2.940120 0.623220 4.575077 -2.322686 0.794714 -1.099005 0.848414 -0.692367 -5.164831 -0.991451 0.808904 1.063725 0.269687
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 -1.601738 2.572026 -2.292503 -1.863331 -0.240660 -3.202386 0.603786 1.521287 0.564054 1.992545 -1.249099 1.443030 -1.553177 -0.958079 -1.972979 0.599753 0.992555 3.012257 -1.036480 -0.535694
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.386954 -0.597046 -2.010462 1.770865 -0.553413 -2.430348 1.500767 1.406532 -1.401396 0.736680 -0.833138 1.129483 0.471061 1.833859 0.946287 -1.581851 2.083938 -0.399289 -1.745285 2.285553
wb_dma_de/always_5/stmt_1 -1.093183 0.516744 -2.070016 -1.145455 -0.740345 -2.249701 0.187618 3.042857 0.066109 0.538834 -1.961634 1.578782 -0.156494 0.252719 -2.324392 0.516508 2.343354 1.878977 -0.897652 1.526804
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.108603 1.114527 1.655255 -1.391208 -0.220100 2.551525 0.249913 0.485891 0.177811 -0.500192 -0.573681 0.571383 0.762953 -0.553712 -1.209146 -0.307318 -0.989127 -2.459058 0.737737 -0.711780
wb_dma_de/input_mast1_err 1.901013 0.404426 -1.273278 1.647424 -0.913866 -0.678077 0.083706 1.151438 -1.209918 -0.163389 -3.913472 2.004210 -0.696332 1.575878 -0.633182 -2.060138 0.365770 -0.655318 1.091518 3.243217
wb_dma_de/reg_mast0_adr -0.583325 -0.027962 -0.217530 -0.321183 1.670637 -1.799602 -1.974323 -2.681095 1.424169 3.617588 0.364599 -0.887444 0.749690 0.742897 -0.677201 -3.792442 -0.039379 0.758283 0.270012 -0.753387
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -0.462524 0.584129 -1.386490 2.054343 0.846353 -1.808231 -1.052086 -3.772365 -0.373215 0.506954 -2.194824 -0.506728 -2.265365 -0.872436 2.412485 -1.425010 -2.084341 4.005374 1.568129 0.771169
wb_dma_ch_rf/assign_15_ch_am0_we 1.463049 0.769259 -0.938883 -0.542961 -1.246917 -0.011305 0.968221 0.929472 1.325525 -1.165280 1.633296 0.217085 0.974054 1.804072 -0.145706 -1.715925 -0.215917 2.659084 0.451502 -1.065925
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -0.603538 -0.093940 -1.146004 1.474534 -0.105058 -0.982255 -1.756408 -0.633848 -0.065641 -0.498337 -2.922542 0.399664 -2.164033 0.411505 -0.451446 -0.238249 -0.774586 2.444873 2.361899 1.940113
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 -1.157524 -0.910134 -1.826758 1.561381 -0.321657 -0.574777 -0.041010 0.397049 0.964648 0.239652 -0.872220 1.258090 -1.698537 -0.057327 -1.178795 1.017672 0.214720 1.368741 2.253342 0.976156
wb_dma_rf/inst_u2 -2.849625 1.782928 2.728680 -2.403576 -2.728286 -1.252239 -1.530882 -1.622029 -0.297253 3.583047 2.836792 -3.086481 1.772750 1.149221 -0.168356 -0.900203 -0.906636 -0.098433 -4.351893 -0.708678
wb_dma_ch_rf/always_17/if_1 -0.881113 3.010761 0.262007 -2.595114 0.895846 -0.426744 -2.166018 2.548281 0.684967 2.055088 -2.805984 1.549304 -2.027974 -1.956917 -3.183255 1.925387 1.245353 -1.623217 -0.148270 -2.164351
wb_dma_de/assign_71_de_csr -2.023495 2.310260 -0.467313 -1.794869 -1.223519 -1.471817 -1.792623 -3.277656 -0.233859 0.332792 0.151096 -0.166767 -2.699944 -0.996696 -0.445125 -0.127237 -1.858621 4.557659 3.044618 1.357204
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 1.047185 1.083437 1.653963 -1.414177 -0.211578 2.495689 0.277709 0.402308 0.182931 -0.487606 -0.483131 0.503977 0.784071 -0.582224 -1.136377 -0.322065 -1.015050 -2.374924 0.678578 -0.715725
wb_dma_ch_sel/always_42/case_1 0.102609 3.154922 0.143616 -4.647234 -2.572069 -0.945776 3.936873 -0.050236 -1.222932 -0.846920 2.781412 -1.007771 1.184429 1.078779 0.056105 0.116453 -1.347331 1.946712 -2.695894 0.550526
wb_dma_ch_sel/always_1/stmt_1/expr_1 -0.996311 1.776955 -0.173952 -0.056409 0.468135 -1.697933 -2.483239 -3.919624 -1.944263 -0.214697 -2.615379 -0.596395 -1.402768 -2.107615 2.621067 -1.212448 -0.967280 4.211410 1.095176 2.042932
wb_dma_ch_sel/always_6/stmt_1 -0.495532 1.552697 -0.705493 2.177397 1.892083 -2.048178 -2.151445 -3.203685 -1.265874 0.756555 -4.303555 -0.461207 -2.133942 -2.200418 3.080805 -0.995913 -1.208760 3.098366 -0.012261 0.228736
wb_dma_ch_rf/reg_ch_chk_sz_r -0.016664 1.541465 -0.582947 -2.468779 -0.919290 0.080195 0.472734 3.497144 0.224821 0.040677 -2.593563 2.149949 0.592983 -0.285088 -3.434406 0.168590 1.400546 -0.359499 -0.241753 0.919771
wb_dma_ch_sel/always_3/stmt_1 -0.988201 1.565560 -2.185351 0.572017 -0.690636 -3.507993 -2.085444 0.878668 0.551770 3.019332 -0.589683 1.282844 -5.085308 1.491854 -2.394396 1.311080 0.802234 0.391033 1.748891 -0.002689
wb_dma/wire_pointer2_s -1.527752 -0.070184 1.825309 -1.524477 -1.169627 -0.017604 -0.875138 -1.040658 0.173091 2.267612 1.535929 -1.717425 0.278396 -0.221659 0.734234 -0.012205 -1.310814 -0.529148 -1.330573 -0.290106
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.560931 1.031980 0.632571 -0.040846 -0.297929 1.628809 -1.456283 -0.202953 0.095064 -1.025342 -3.323639 0.899213 -1.304873 -0.165277 -1.599831 -0.548143 -1.779380 -0.128515 2.964453 1.140438
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 0.084581 0.488243 2.121565 -4.254450 -0.627089 2.909064 0.976930 -3.140862 -0.164689 3.467677 3.586759 0.331910 -0.021806 -2.025523 -0.441797 -1.310070 1.795029 -2.213483 0.256870 -0.662241
wb_dma_ch_rf/input_de_txsz -2.164525 1.793233 -3.046974 -1.565625 -0.401825 -2.821059 2.108677 2.439492 1.572598 2.672533 0.405057 2.349705 -1.304373 -1.371273 -2.708038 1.742111 1.809545 2.140684 -0.802592 -1.324806
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.175508 -1.573473 -0.048247 1.007302 -1.798280 -0.038255 -1.704311 -1.595680 -0.537419 1.534488 -2.475904 -0.784248 -2.359990 0.859104 0.356282 0.009112 -1.496777 0.981035 1.265367 2.355212
wb_dma_wb_if/input_pt_sel_i -0.598588 5.102538 1.596731 -4.131387 -2.896824 -0.846276 0.393578 -2.667292 -1.286321 3.544521 1.889130 -0.505082 0.103232 -1.001564 -0.674302 0.693797 -3.557111 -2.880831 -2.144968 -3.334705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.463189 -0.636829 -2.034219 1.830314 -0.550389 -2.459856 1.572193 1.374778 -1.394280 0.730218 -0.810502 1.116656 0.504393 1.897509 1.104693 -1.589573 2.122677 -0.413918 -1.814064 2.285138
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -0.570552 -0.072386 -0.989323 1.366144 -0.106024 -0.907916 -1.751400 -0.719375 -0.108885 -0.519407 -2.797439 0.314036 -2.122990 0.345602 -0.384459 -0.252834 -0.818489 2.376783 2.283412 1.849741
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -1.790021 1.853322 -1.324816 0.246118 1.937282 -3.393365 -3.197564 -4.614057 1.932137 4.564384 -1.434899 -0.627481 -2.537180 -0.173511 -0.872992 -3.540378 -1.938890 3.954459 2.227584 -1.120979
wb_dma/wire_mast0_go 1.082031 1.082523 1.636625 -1.423134 -0.211361 2.500730 0.238822 0.450458 0.170536 -0.470336 -0.481902 0.512162 0.816130 -0.545395 -1.121406 -0.310205 -0.986755 -2.413704 0.638895 -0.709680
wb_dma_ch_rf/always_1/stmt_1 -0.466550 -1.593323 0.506461 -1.080142 0.986086 1.150900 0.843652 -0.930047 -0.228370 -1.034562 0.441487 -1.193643 3.722626 -1.932421 2.189269 -0.505713 0.865883 1.416349 -2.106531 -0.176485
wb_dma_ch_rf/always_10/if_1 1.922454 0.318622 -1.443372 1.756157 -0.770907 -0.746660 0.193999 1.115113 -1.181230 -0.318662 -4.080859 2.040583 -0.799207 1.517408 -0.447364 -2.089670 0.263769 -0.429557 1.251425 3.302343
wb_dma_ch_sel/assign_165_req_p1 1.038731 1.035541 1.629185 -1.350436 -0.164775 2.533803 0.263656 0.401949 0.203282 -0.496101 -0.543725 0.550045 0.776946 -0.626121 -1.159789 -0.299334 -1.039973 -2.330045 0.723028 -0.693151
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -0.071003 1.462294 -0.700444 -2.136295 -0.974071 0.046902 0.358461 3.440829 0.286703 0.040143 -2.688669 2.192255 0.335444 -0.155909 -3.484934 0.203448 1.296507 -0.356669 0.046011 0.986551
wb_dma_de/always_23/block_1/case_1/block_8/if_2 -1.820137 1.265557 -1.890490 0.727457 0.088114 -1.488758 0.211144 -1.248778 1.495465 1.862313 -0.002702 1.027092 -3.102497 -1.315492 -0.860945 1.135400 -1.145084 2.490209 2.080305 -1.172101
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -0.458999 1.461898 -0.795715 2.360529 1.882653 -2.048990 -2.223747 -3.278543 -1.308211 0.698112 -4.576806 -0.333333 -2.157443 -2.145190 3.084869 -1.146956 -1.235954 3.209064 0.191686 0.504785
wb_dma_de/always_23/block_1/case_1/block_8/if_1 -1.300509 1.894446 -1.168621 0.602308 0.253935 -1.794534 -1.415066 -2.206023 0.454820 1.085328 -1.882451 0.210803 -3.407915 -0.871272 -0.168957 0.001560 -1.991594 3.395146 2.124157 -0.182797
wb_dma_ch_sel/always_2/stmt_1 -0.324099 -0.033360 -3.719407 1.748829 -1.441086 -3.154561 1.295748 3.516114 0.366514 1.599331 -1.265035 3.082932 -2.370577 1.881569 -2.667343 0.756974 2.421975 0.288617 0.801740 2.151016
wb_dma_ch_sel/assign_115_valid -0.394793 -0.879818 -2.282437 0.309160 -0.242924 -2.203634 0.512714 1.413980 -0.826779 -0.082770 -2.356712 0.861527 1.100528 0.186494 0.266865 -0.806170 2.363332 2.556739 -1.479164 2.624853
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -1.058798 2.620956 0.780863 -4.028471 -3.387148 0.302941 -0.814938 3.319426 -0.416473 -3.488663 4.446746 2.423783 0.478958 0.828941 -5.235689 1.277778 3.201755 2.736417 0.487602 0.182930
wb_dma/wire_de_txsz -2.097779 2.574869 -2.436728 -1.523900 0.685062 -3.076294 1.055688 2.941325 0.739458 2.790542 -1.721512 2.427322 -1.152974 -2.679427 -2.082991 1.971258 2.540777 1.468087 -2.190875 -1.659642
wb_dma_wb_slv/input_slv_pt_in -1.012364 0.677667 2.027423 -2.980945 -0.523111 1.164593 0.559428 -2.010909 -0.500972 3.274387 1.301871 -0.051481 -1.096725 -2.026479 -0.292695 -1.244400 0.555798 -0.998588 -0.551663 0.746312
assert_wb_dma_ch_sel/input_ch0_csr -1.161694 -0.900437 -1.840717 1.573023 -0.315787 -0.556584 -0.017785 0.456882 0.967664 0.259574 -0.868198 1.260208 -1.694363 -0.056288 -1.186009 0.990801 0.190713 1.392022 2.279153 0.989608
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -1.752931 2.552558 -0.711671 0.463195 2.794256 -3.596251 -4.313964 -4.059701 0.952075 4.802037 -3.398823 -0.612048 -2.543265 -1.289271 -0.174319 -3.135831 -1.118547 2.932624 0.836524 -1.440851
wb_dma_ch_sel/assign_149_req_p0 -0.413705 -0.951514 -2.326318 0.524094 -0.162040 -2.181704 0.434148 1.326252 -0.753959 -0.173414 -2.554298 0.882130 0.933090 0.145079 0.264867 -0.863355 2.226341 2.664515 -1.200906 2.689908
wb_dma_de/wire_adr0_cnt_next -2.141369 1.387188 1.919360 3.248925 -5.388194 0.711666 -0.996524 -0.002317 -1.011657 0.593951 2.442865 -1.184103 2.593590 2.482134 -0.583208 0.381683 1.392181 -0.705988 -4.285734 -0.774745
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 1.196618 3.917335 0.364296 -1.586728 1.428006 -2.898682 -2.887746 -1.171869 -1.213325 -0.787675 3.366248 0.762801 1.734693 1.425150 -2.706967 -2.563330 3.103096 0.291677 -0.956228 -1.428147
wb_dma_ch_rf/always_23/if_1/block_1 -0.592938 -1.013883 0.783998 -0.286395 0.053686 0.689086 -2.104852 0.239107 0.665042 0.692899 1.662193 -0.610114 -1.036384 0.600747 -0.976743 1.585047 0.802921 -2.004576 1.004684 -0.908097
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.174990 -1.571415 -0.083355 1.039723 -1.751300 -0.067241 -1.691525 -1.581032 -0.498353 1.530873 -2.530269 -0.781016 -2.420773 0.861477 0.360918 0.005726 -1.493224 1.080202 1.356877 2.352505
wb_dma_rf/wire_ch0_txsz -2.272383 2.201486 0.886591 -1.984167 2.053769 -1.904771 -2.075326 2.292941 0.035451 2.167099 -3.708924 -0.367930 -1.603350 -4.193413 -0.136932 1.463509 -0.155542 0.678574 -2.852630 -1.667217
wb_dma_ch_sel/assign_134_req_p0/expr_1 0.225542 -1.934087 -1.666826 0.725217 -0.979122 -1.806983 -0.292300 0.876227 -0.451481 3.100376 -0.616102 -0.572559 -1.902099 1.601487 1.141648 1.139766 1.071578 -2.508669 -0.767813 1.300227
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -0.421008 -0.433333 -0.004802 0.853686 0.130296 -0.794355 -2.794701 -2.487112 -2.429593 -1.777222 -3.402241 -0.532513 -0.050511 -0.865017 2.435833 -1.383470 0.232593 3.187481 1.342309 4.129754
wb_dma_de/always_6/if_1/if_1 -1.067534 2.946265 0.372108 -2.745823 0.717766 -0.456387 -2.279994 2.568582 0.517738 2.255025 -2.530080 1.415908 -1.765910 -1.955402 -3.124606 1.995702 1.549597 -1.736024 -0.569644 -2.165793
wb_dma_ch_sel/assign_128_req_p0 0.080636 1.167632 -3.979236 -0.302296 -0.166089 -3.107089 3.297103 4.627758 1.212144 1.943753 0.243806 2.780030 -1.066714 0.109269 -2.106360 2.159466 2.540143 -1.185165 -0.838084 -0.558899
wb_dma_de/assign_77_read_hold/expr_1 1.012597 1.066212 1.669511 -1.426701 -0.174738 2.491109 0.276873 0.375989 0.160297 -0.469761 -0.432434 0.499059 0.810551 -0.586528 -1.149354 -0.313638 -0.980884 -2.333246 0.612938 -0.741092
wb_dma_de/wire_de_adr0 0.445613 -1.475266 1.684235 0.020436 -4.466171 0.046684 -0.705897 -0.707978 -3.183037 0.005093 2.132105 -2.171141 2.612828 3.809252 2.313812 -1.549470 2.182807 0.275225 -5.091109 1.768205
wb_dma_de/wire_de_adr1 -0.608002 -1.083195 0.735191 -0.189142 0.058799 0.680932 -2.109318 0.177839 0.722819 0.682354 1.571865 -0.602358 -1.161129 0.604050 -1.016525 1.609448 0.690244 -1.961285 1.164271 -0.849420
wb_dma_wb_mast/always_4 1.088957 1.094148 1.613848 -1.393080 -0.212263 2.483134 0.274343 0.489233 0.180800 -0.513672 -0.562360 0.563907 0.742317 -0.540180 -1.194376 -0.330185 -1.020127 -2.403033 0.722069 -0.692616
wb_dma_wb_mast/always_1 -1.517292 2.136153 3.191557 -4.235906 -1.189218 -1.185191 -0.286190 -2.620897 -2.402119 1.454559 4.111747 -2.037998 -0.093505 -1.801948 -0.246112 -1.206027 -0.556624 0.047928 -3.174228 0.992650
wb_dma_rf/wire_ch3_csr -1.904488 3.986031 1.475679 -1.020319 -0.497249 -2.095490 0.536986 -1.297378 -0.348533 1.045135 0.947394 -2.320403 2.602852 0.705718 -0.325046 -1.735812 -0.988661 1.651957 -4.720551 -1.413429
wb_dma_ch_rf/reg_ptr_valid -1.861702 -0.801660 0.325023 -1.105235 -1.514441 0.056603 -4.142647 -1.476996 -0.085115 -0.683905 0.666666 -0.588466 -2.343214 0.873022 -1.611407 1.201028 0.138250 1.612615 4.228336 2.599431
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.513158 0.991230 0.497038 0.040402 -0.341195 1.521026 -1.430360 -0.164598 0.119922 -0.952116 -3.311566 0.955273 -1.332544 -0.147667 -1.596688 -0.569230 -1.731864 -0.071321 2.942383 1.143678
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.127347 0.974234 -3.155056 2.421111 0.142696 -3.708127 2.859684 1.980206 -1.251894 1.503980 -0.502629 1.473849 -0.978479 2.167600 1.871056 -1.053329 1.341312 -2.548236 -1.685804 1.036336
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 3.089153 0.790384 -3.143573 2.516001 0.145289 -3.582252 2.874433 1.992625 -1.199762 1.539918 -0.447669 1.493523 -1.033484 2.277194 1.804112 -1.019107 1.342604 -2.634999 -1.590544 1.082729
wb_dma_de/input_mast0_drdy -1.898612 1.895318 0.200886 -1.824369 0.815721 -1.378000 -2.588431 -3.969941 1.524260 4.839453 -0.525713 -0.614868 1.530580 -0.946985 -1.680936 -4.403553 -0.449223 1.882525 -0.075105 -1.201085
wb_dma_rf/assign_6_csr_we/expr_1 -0.183102 -0.972091 0.823391 -4.567023 -1.346649 0.569449 0.293586 2.050983 -2.248525 -1.583029 -2.645470 0.423553 2.104475 -1.734831 0.738323 -0.560255 0.648136 0.567321 0.011714 5.535063
wb_dma_wb_slv/always_5/stmt_1/expr_1 3.825154 -1.089516 -2.885756 1.691340 2.023708 -2.130470 3.383122 1.959441 -1.149630 -1.652203 -2.613730 1.069593 0.372975 1.002503 3.362582 -2.024097 0.851213 0.963616 -1.367374 1.632876
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -0.055283 1.224849 -3.833926 -1.628914 1.955241 -2.509591 3.824380 2.987171 1.818908 0.429763 -1.076428 2.239562 -1.295764 -2.141605 -0.556003 1.399624 0.714901 3.417516 -0.470758 -1.867791
wb_dma/wire_ch5_csr -2.304028 2.042498 1.916341 -2.054008 -2.162388 -1.181950 -1.254083 -1.892879 -0.682061 2.868001 2.646779 -2.337326 1.769910 1.085258 -0.800132 -0.923142 0.331019 -0.125322 -3.764506 -0.710310
wb_dma_ch_pri_enc/wire_pri10_out 0.503403 1.006451 0.556462 -0.049220 -0.307460 1.479879 -1.406813 -0.180642 0.086230 -0.916030 -3.208693 0.876478 -1.263672 -0.168853 -1.520001 -0.547435 -1.698031 -0.070721 2.840232 1.075804
wb_dma_ch_rf/assign_20_ch_done_we -0.049851 2.142717 -0.712867 -1.619106 0.007466 -0.521317 0.948374 0.116264 -0.013568 0.957705 -1.951960 1.168389 0.383190 -1.553601 -0.606210 -0.985019 -0.089139 1.282509 -0.723084 -0.180561
wb_dma_wb_mast/input_wb_ack_i -1.283786 2.755984 4.305342 -6.456995 -0.054863 -0.674121 -0.911584 -3.460103 -1.373181 5.758219 3.194609 -1.209807 -0.548208 -2.522339 -1.478389 -5.071082 0.347971 -1.329127 -2.405283 1.459983
wb_dma_ch_rf/always_17/if_1/block_1/if_1 -1.027004 3.172119 0.205178 -2.590168 0.855480 -0.579207 -2.269874 2.548805 0.657781 2.217525 -2.806532 1.568087 -2.084599 -2.080973 -3.210469 2.022684 1.387408 -1.571177 -0.304587 -2.209488
wb_dma_rf/input_dma_rest -0.769984 0.250230 0.716229 -2.309985 -1.502789 0.333611 -0.517711 -1.203125 -0.691506 -0.933197 1.877602 -0.401902 0.654964 -0.079894 -0.273932 -0.180338 0.026924 1.432702 1.210455 1.831164
wb_dma_ch_sel/always_5/stmt_1 -1.024711 3.598000 1.117922 0.737470 2.751798 -0.109996 -1.107756 -0.876417 -1.252082 -0.396318 -3.532990 1.858220 2.672920 -3.969191 -1.898153 -0.581195 1.603403 -0.354591 -2.387316 -1.415771
wb_dma_ch_sel/always_40/case_1 -1.783483 -0.778180 0.271300 -1.153448 -1.465903 -0.017621 -4.024704 -1.382969 -0.095719 -0.684450 0.743264 -0.536623 -2.361797 0.926886 -1.663254 1.194166 0.184942 1.590925 4.266158 2.611989
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.649637 -1.113434 0.781989 -0.193046 0.006498 0.730889 -2.201463 0.191630 0.690162 0.695685 1.620802 -0.638872 -1.109441 0.646256 -1.029620 1.674143 0.738390 -2.041899 1.168455 -0.857930
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.434763 -0.566938 -2.001606 1.699245 -0.542606 -2.408900 1.522499 1.414467 -1.341758 0.711820 -0.875990 1.138086 0.381784 1.771021 1.014213 -1.505366 2.052126 -0.353183 -1.730788 2.199158
wb_dma/wire_de_csr -1.942023 2.291076 -0.563578 -1.699886 -1.205739 -1.527237 -1.743340 -3.192394 -0.201810 0.249914 0.107681 -0.137143 -2.753116 -0.903575 -0.441813 -0.140091 -1.870985 4.604728 3.130061 1.394674
wb_dma_de/always_23/block_1/case_1/block_1/if_1 1.232905 3.808615 0.333442 -1.220303 1.408091 -2.817531 -2.854319 -1.440268 -1.181420 -0.794144 3.469609 0.658104 1.724736 1.533561 -2.456687 -2.531354 2.996204 0.168746 -0.857674 -1.371046
wb_dma_ch_sel/always_37/if_1/if_1 -0.159810 1.241275 1.094378 -1.422897 -4.412994 1.294840 -1.953894 1.351808 -2.585422 0.030315 0.742315 -0.227454 2.244493 -0.044487 1.685422 1.899108 3.872286 -2.247418 -2.585067 1.020802
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.107639 1.061302 1.588294 -1.341681 -0.179624 2.486774 0.263901 0.444249 0.182417 -0.487178 -0.542931 0.590364 0.772862 -0.542826 -1.162209 -0.338921 -1.013044 -2.387332 0.716815 -0.677911
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -0.646465 -0.188744 -1.147130 1.483244 -0.126939 -0.955130 -1.730654 -0.663883 -0.019021 -0.482654 -2.764335 0.382088 -2.151721 0.357172 -0.424996 -0.160797 -0.751785 2.428457 2.370645 1.898804
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -0.378733 1.451144 -0.777620 2.248750 1.921761 -2.056020 -2.112625 -3.142073 -1.327440 0.685654 -4.439061 -0.395665 -2.085399 -2.091714 3.106089 -1.137603 -1.184301 3.095653 0.023926 0.415385
wb_dma_ch_rf/always_10/if_1/if_1 1.865860 0.402364 -1.353044 1.669788 -0.936487 -0.745940 0.077789 1.179814 -1.227815 -0.133901 -3.974448 2.020843 -0.815357 1.585138 -0.613968 -2.037052 0.361939 -0.580233 1.159012 3.315321
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 0.519937 0.984083 0.513628 0.040954 -0.246573 1.520889 -1.477791 -0.200230 0.131525 -1.019733 -3.384583 0.922396 -1.331973 -0.188163 -1.559400 -0.566333 -1.797249 -0.005226 3.024964 1.157115
wb_dma_ch_sel/input_ch3_adr0 -1.332057 -1.545518 1.712990 -1.112209 -3.582318 2.079992 -1.550243 -2.178038 -1.557338 2.946421 1.722143 -0.044907 0.006879 -0.887185 0.314052 0.714150 0.826711 -2.699713 0.100316 1.596976
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -1.036571 1.710479 -0.020905 -0.111867 0.436790 -1.659033 -2.520576 -4.022853 -2.012817 -0.216870 -2.399148 -0.703644 -1.297808 -2.122530 2.732865 -1.189857 -0.905907 4.131386 1.012365 2.004375
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -0.591170 -0.093744 -1.094357 1.353891 -0.135853 -0.978657 -1.692821 -0.652224 -0.100416 -0.452092 -2.700716 0.351145 -2.081191 0.402267 -0.397126 -0.239525 -0.719181 2.363100 2.184120 1.851132
wb_dma_de/wire_de_txsz -2.081267 2.625251 -2.438380 -1.412876 0.603274 -3.200220 0.990706 2.841273 0.580800 2.887448 -1.730499 2.355629 -1.157383 -2.534348 -1.904680 1.881100 2.616631 1.438800 -2.318469 -1.559605
wb_dma_rf/input_de_adr1 -0.571799 -1.053491 0.707974 -0.178761 0.039353 0.694767 -2.139630 0.218480 0.690893 0.661205 1.521209 -0.562570 -1.168368 0.593340 -1.032424 1.616249 0.724541 -1.969049 1.220208 -0.850260
wb_dma_rf/input_de_adr0 -0.306854 -2.777547 2.432416 -1.818132 -4.203336 2.146465 -0.049548 -0.508534 -2.355946 0.272602 2.719845 -0.973380 3.651704 1.600257 1.217362 -1.652205 2.697054 0.394502 -4.145581 1.638574
wb_dma_de/always_2/if_1 -1.136920 -0.757455 1.906573 2.718518 -4.394479 -0.122674 -1.366485 -0.286680 -3.237061 -0.674206 0.940852 -1.543072 3.152592 3.004498 1.225088 -0.820740 2.660532 0.157671 -5.588158 1.888246
wb_dma_ch_sel/assign_102_valid -0.584780 -0.866855 -2.119834 0.297194 -0.328565 -2.100122 0.368150 1.348833 -0.761397 -0.002603 -2.258632 0.836242 1.086531 0.192281 0.054311 -0.747956 2.305934 2.510630 -1.320332 2.570338
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 1.606598 3.082888 0.310407 -0.042756 -3.979464 -1.643978 -2.581587 -0.214558 -1.685944 3.020438 2.881915 -0.988496 -0.594765 3.737698 1.907277 -1.224014 2.333947 -2.291214 -1.980992 -0.929821
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.259275 -1.566452 -0.081503 0.974449 -1.874624 -0.050107 -1.735056 -1.621734 -0.537341 1.628021 -2.459267 -0.767211 -2.444892 0.848442 0.342895 0.056353 -1.462125 1.002045 1.332814 2.397717
wb_dma_wb_mast/assign_4_mast_err 1.996482 0.342411 -1.390302 1.615321 -0.809683 -0.855664 0.201231 1.201550 -1.279847 -0.218077 -3.889492 1.935764 -0.749159 1.564032 -0.362263 -2.055219 0.402048 -0.514245 0.938038 3.217368
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -0.501410 0.634719 -1.249279 1.997846 0.786297 -1.719791 -1.119253 -3.876114 -0.400819 0.512178 -2.175825 -0.548342 -2.224940 -0.928252 2.437635 -1.380972 -2.060230 3.963131 1.560101 0.729257
wb_dma_ch_rf/always_2/if_1 -1.800014 -0.789590 0.326750 -1.100930 -1.424330 0.012930 -4.071589 -1.491588 -0.076913 -0.703504 0.690516 -0.590525 -2.383450 0.893957 -1.572354 1.143181 0.124916 1.644463 4.261248 2.595942
wb_dma/input_wb1_err_i 1.749081 0.259545 -1.415311 1.704858 -0.950033 -0.809520 0.131476 1.173631 -1.194983 -0.092381 -3.820494 2.039935 -0.821234 1.592834 -0.631558 -1.956603 0.439731 -0.545303 1.158300 3.278865
wb_dma_ch_sel/assign_133_req_p0/expr_1 0.253983 -2.003828 -1.750824 0.845630 -1.047007 -1.883830 -0.291367 1.032727 -0.466224 3.131078 -0.653620 -0.520453 -1.897025 1.780623 1.042606 1.118646 1.209760 -2.532395 -0.761586 1.438763
wb_dma_ch_sel/assign_136_req_p0/expr_1 -0.458895 -0.825300 -2.288822 0.444295 -0.301856 -2.223897 0.377467 1.419936 -0.777929 -0.087980 -2.496675 0.966642 0.910619 0.221240 0.104877 -0.799617 2.286083 2.551114 -1.264822 2.696745
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.504864 -0.648278 -2.128081 1.890894 -0.524741 -2.494978 1.636743 1.512542 -1.399871 0.711875 -0.916147 1.151797 0.439488 1.887868 1.100130 -1.593698 2.110945 -0.378439 -1.796464 2.286617
wb_dma_ch_sel/assign_121_valid -0.455918 -0.713845 -2.299036 0.336912 -0.254036 -2.281253 0.448848 1.476220 -0.802681 -0.041665 -2.539977 0.963858 0.910210 0.166095 0.126190 -0.805744 2.299820 2.641730 -1.295359 2.656434
wb_dma_ch_sel/assign_4_pri1 -0.027417 0.212036 -0.090336 0.126941 -0.552452 1.971293 0.185646 0.860519 1.092276 -0.223969 -1.314485 1.756275 -0.848412 -0.560624 -2.310983 0.651613 -0.829546 -1.106612 2.888628 0.265458
wb_dma_de/always_2/if_1/cond -0.865366 -0.798112 -0.011998 4.952094 0.473770 -0.097861 -0.415998 -0.906438 -1.038560 -1.772304 -1.208964 -0.071828 2.070884 -0.404687 1.400758 -0.438015 0.813216 0.340668 -1.181441 1.149595
wb_dma_ch_rf/reg_ch_csr_r 1.869327 2.977504 0.529187 -0.231268 -1.769117 -0.025460 -3.217024 -2.958106 -1.060979 1.290359 3.207700 0.302846 1.393934 2.034400 -0.740779 -2.460788 2.799795 -1.449849 0.330103 -1.357966
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.406541 0.893267 0.392387 0.159339 -0.315567 1.406875 -1.420485 -0.152161 0.200889 -0.948013 -3.269053 0.945333 -1.414126 -0.166898 -1.573278 -0.467478 -1.673723 0.075175 3.005865 1.158842
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.144398 0.886586 -3.043567 2.352476 0.224777 -3.599522 2.840666 1.914027 -1.315833 1.461530 -0.548352 1.428908 -0.885349 2.151536 1.914124 -1.177384 1.293703 -2.542381 -1.680782 1.108795
wb_dma_wb_if/wire_slv_we -0.976492 1.527901 3.658252 -1.870037 -3.418670 -0.821226 -2.680553 2.019360 -1.397299 3.098989 1.728085 -2.764567 -0.788760 0.513117 2.936941 -0.082553 -1.396725 -3.210041 -3.100013 0.765318
wb_dma_de/assign_70_de_adr1 -0.578054 -1.004703 0.690484 -0.195496 0.007981 0.615368 -2.030308 0.203547 0.645003 0.644577 1.450884 -0.564505 -1.040144 0.609727 -0.957170 1.514329 0.742860 -1.872248 1.056851 -0.779971
wb_dma_ch_sel/always_38/case_1/stmt_4 -1.312552 2.025434 -1.160897 0.540724 0.245769 -1.845512 -1.461272 -2.277293 0.501093 1.169254 -1.856509 0.204507 -3.546056 -0.873178 -0.205691 0.005588 -2.038774 3.477163 2.185107 -0.254758
wb_dma_ch_sel/reg_ch_sel_r -0.337787 1.323154 1.192280 -1.394447 -4.371615 1.400892 -2.033974 1.337535 -2.587232 -0.000797 0.531971 -0.235728 2.070353 -0.283415 1.685893 2.107882 3.741969 -2.219721 -2.416607 1.121409
wb_dma_ch_sel/always_38/case_1/stmt_1 -2.028226 2.417043 -0.227584 1.876870 2.956342 -2.028770 -1.280946 -1.325875 -1.365179 -0.040134 -2.760783 1.328326 2.128013 -3.588710 -0.947967 -0.162613 2.534508 1.588608 -2.861362 -0.871819
wb_dma_ch_sel/always_38/case_1/stmt_3 -1.306106 2.001673 -1.311282 0.676405 0.355434 -1.913245 -1.334959 -2.182623 0.557251 1.139214 -1.831631 0.270888 -3.557383 -0.886642 -0.221176 0.027957 -2.020705 3.539685 2.206349 -0.325863
wb_dma_ch_sel/always_38/case_1/stmt_2 -0.124676 3.078043 0.491098 -0.908749 0.099512 0.690016 -1.080776 -1.732247 0.645205 0.635083 -2.287279 0.734751 -2.595919 -1.427581 -1.281408 -0.385958 -2.981440 0.902265 2.659988 -1.038621
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.111092 1.129218 1.722063 -1.449504 -0.211801 2.566216 0.266953 0.450529 0.179733 -0.504011 -0.495235 0.560538 0.840863 -0.525181 -1.200822 -0.380531 -1.026684 -2.507167 0.656567 -0.745074
wb_dma_ch_pri_enc/wire_pri30_out 0.439694 0.960388 0.616536 -0.019713 -0.336766 1.549922 -1.494597 -0.248365 0.068871 -0.922828 -3.171100 0.816734 -1.242151 -0.171268 -1.507698 -0.567847 -1.692033 -0.034450 2.843264 1.118455
wb_dma_ch_sel/reg_ch_sel_d 0.090368 2.851166 -0.294439 3.274275 -3.951131 -1.978841 -2.576726 -2.153716 -2.808517 2.270453 0.649955 0.250692 -3.290385 2.118615 0.365717 1.163638 -0.080040 -4.103236 1.162259 2.317844
wb_dma_ch_rf/assign_14_ch_adr0_we 0.219928 -1.417610 1.952802 -0.190944 -4.443183 0.241135 -0.748560 -0.828614 -3.128744 0.127751 2.164529 -2.245616 2.725639 3.529192 2.241016 -1.524595 2.112000 0.240606 -5.127550 1.652419
wb_dma_rf/wire_ch1_csr -1.856406 4.019968 1.441242 -1.343630 -0.532761 -2.244154 0.599564 -1.471974 -0.417351 1.144870 1.031948 -2.377169 2.601577 0.730202 -0.196777 -1.870187 -1.009382 1.748685 -4.680087 -1.219441
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.864735 0.771744 0.968505 5.819960 -0.267019 -1.595184 -3.762015 -0.134778 -0.365206 -0.325868 -0.497490 -2.704561 -0.547564 2.497390 0.365593 1.882406 0.200321 -1.811100 -2.209038 -1.107573
wb_dma_rf/wire_pause_req 0.775490 0.934294 1.348605 -6.298345 -2.531784 2.815170 -1.251629 -0.703433 -2.540148 -0.281913 -0.095524 1.385381 4.268084 -2.941206 0.056282 -0.828564 3.184565 -1.578554 1.130893 3.686422
wb_dma_ch_sel/assign_95_valid -0.001591 3.928868 -0.634807 2.867001 1.489188 -4.330483 -0.591280 1.029061 0.159833 1.765602 -2.041407 -0.698215 2.229547 2.545132 -0.712407 -3.519336 1.428030 1.037544 -5.803180 -2.783585
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -1.672766 -1.826548 -1.049275 1.250499 -0.235776 0.141631 -2.024544 0.618806 1.571814 0.856717 0.646152 0.638208 -2.634098 0.484479 -2.066658 2.513405 0.895319 -0.585221 3.225545 0.090892
wb_dma_ch_rf/reg_ch_stop 1.956844 0.397050 -1.424775 1.645233 -0.844517 -0.863874 0.188131 1.167922 -1.275870 -0.190406 -4.016762 2.029574 -0.777437 1.538876 -0.442680 -2.095597 0.394747 -0.532677 1.036960 3.338333
wb_dma_ch_sel/assign_146_req_p0 -0.388576 -0.899282 -2.270805 0.513300 -0.248659 -2.173457 0.432648 1.353961 -0.782354 -0.095211 -2.497234 0.895795 0.955658 0.200314 0.209351 -0.848895 2.211124 2.572879 -1.230590 2.731898
wb_dma_de/input_dma_abort 1.906643 0.395995 -1.529678 1.777365 -0.922333 -1.074511 0.046767 1.212264 -1.344398 -0.142893 -4.118845 2.041439 -0.878874 1.655963 -0.500266 -2.110800 0.509437 -0.384941 1.087006 3.494614
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.407375 0.952349 0.512046 0.043090 -0.364007 1.510743 -1.435384 -0.174677 0.146649 -0.903340 -3.263663 0.948746 -1.341365 -0.180641 -1.608935 -0.463714 -1.692735 -0.013811 2.966686 1.146228
wb_dma_de/input_adr0 0.391980 -2.705573 1.826898 0.921875 -2.639117 -0.883859 -2.809995 -2.861046 -4.667555 1.067892 -0.544637 -3.249808 0.597084 2.525663 4.523214 -1.073297 1.132961 -1.408912 -4.226614 3.601906
wb_dma_ch_arb/reg_next_state 0.281628 2.777785 -0.238941 3.281811 -3.908051 -1.816839 -2.604270 -2.148577 -2.937199 2.126512 0.430885 0.227543 -3.103763 2.201788 0.506070 0.931726 -0.094572 -4.211656 1.132749 2.507863
wb_dma_wb_mast/input_wb_err_i 1.919798 0.369904 -1.426507 1.689358 -0.889152 -0.869319 0.108598 1.186777 -1.284965 -0.170806 -3.940067 1.970622 -0.771325 1.655708 -0.477613 -2.078771 0.430188 -0.495515 1.021589 3.336381
wb_dma_wb_if/wire_wbs_data_o 0.868173 3.863488 -0.531779 -1.789027 0.632202 -2.023024 0.763129 -1.225505 0.714269 0.499493 1.305367 -0.439330 -3.757029 -0.529486 0.695246 -0.104001 -3.319222 2.575217 0.794709 -2.757310
wb_dma_de/assign_73_dma_busy -1.544993 -0.915706 -0.886921 -3.470559 -2.820856 2.279058 -0.753740 1.622507 0.028663 1.373190 0.023750 1.219952 1.738321 -3.597828 0.742409 2.976564 3.514957 -0.927522 1.123895 1.363406
wb_dma_de/always_22/if_1 1.511208 2.920083 0.142477 -3.263763 -0.236492 -0.854484 -3.110829 -0.305175 -1.337780 -0.534753 3.087634 1.103487 2.280231 -0.396859 -0.602505 -1.375858 4.201305 -0.849520 0.695156 0.089354
wb_dma_rf/wire_ch2_csr -1.939669 4.113040 1.419990 -1.128925 -0.567840 -2.252609 0.553537 -1.362055 -0.310654 1.238113 1.166042 -2.252883 2.480041 0.878437 -0.513799 -1.839037 -1.001836 1.661053 -4.646614 -1.445139
wb_dma_de/input_de_start -1.055796 3.447128 1.165158 0.650235 2.711140 0.026774 -1.066141 -0.860438 -1.256628 -0.447495 -3.327579 1.873476 2.800462 -3.978498 -1.910813 -0.532622 1.762873 -0.441966 -2.333423 -1.383196
wb_dma_pri_enc_sub/always_3/if_1 0.469509 0.998198 0.575778 0.003210 -0.395271 1.531642 -1.435384 -0.163504 0.125938 -0.889919 -3.223630 0.928205 -1.250650 -0.147169 -1.603964 -0.519746 -1.657466 -0.098754 2.879312 1.139561
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.296512 -0.243227 -0.712126 -2.532230 1.228281 0.107028 2.550151 2.730752 0.500568 -0.924606 -0.137439 0.591721 2.182841 -1.639988 -0.021403 0.786680 1.485426 0.724180 -2.179030 -1.001734
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.181002 0.917163 -3.216378 2.463719 0.194932 -3.751756 2.958375 2.027905 -1.275507 1.521339 -0.512191 1.500572 -1.013864 2.200291 1.894091 -1.081195 1.369807 -2.522044 -1.682242 1.109125
wb_dma_ch_sel/assign_132_req_p0/expr_1 0.302741 -1.904809 -1.668341 0.608790 -0.851803 -1.759682 -0.295168 1.024784 -0.448725 3.003875 -0.761569 -0.529269 -1.903976 1.560425 1.025218 1.244603 1.132651 -2.557507 -0.777280 1.217675
wb_dma_ch_rf/always_25/if_1/if_1 -3.321831 1.162132 2.405848 2.535393 -1.267767 0.629404 -0.871805 -0.337636 -1.228961 -0.546945 -0.111986 -0.263225 0.954462 -1.566484 -1.367392 1.322022 -0.179524 -1.033077 -2.063640 0.541533
wb_dma_ch_sel/assign_98_valid/expr_1 -1.216617 -0.395171 0.235709 2.154493 -0.766992 -3.257384 -4.024336 0.543707 -1.018603 3.207675 0.085497 -1.653500 1.697641 3.323678 -0.375221 -1.788562 4.177629 -1.026405 -5.108927 -0.387336
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 1.064582 2.947580 0.357433 -1.448230 -1.987261 0.154705 -3.277347 -2.555427 -0.635247 1.310346 3.284397 0.028142 2.619430 1.115835 -0.857770 -2.116668 3.483344 -0.486451 -0.485234 -1.721353
wb_dma_ch_sel/reg_pointer -1.864817 -0.870940 0.291480 -1.041830 -1.508848 0.003753 -4.172638 -1.534698 -0.077851 -0.692748 0.650467 -0.607017 -2.487082 0.923054 -1.603065 1.190342 0.079256 1.672217 4.401021 2.669254
wb_dma_wb_if/input_wb_err_i 2.014590 0.354691 -1.396833 1.651859 -0.833559 -0.826641 0.252171 1.270338 -1.239817 -0.209402 -3.929905 2.011146 -0.740513 1.619393 -0.420556 -2.080241 0.373843 -0.568643 1.025231 3.242697
wb_dma_rf/input_de_csr -1.974741 2.262963 -0.501005 -1.854335 -1.264121 -1.482192 -1.832096 -3.291063 -0.260227 0.124679 0.122866 -0.134287 -2.727866 -0.949286 -0.471575 -0.186452 -1.898235 4.798005 3.279509 1.581367
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 1.163573 1.133957 1.659714 -1.416093 -0.229944 2.525717 0.274579 0.487820 0.188203 -0.498686 -0.573889 0.573909 0.795495 -0.521231 -1.224188 -0.368679 -1.009094 -2.486801 0.732729 -0.717707
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.562469 -0.088248 1.831945 -1.408033 -1.232343 -0.134544 -0.964334 -1.037042 0.141600 2.328523 1.478986 -1.819037 0.230488 -0.172108 0.788824 0.011393 -1.335104 -0.533694 -1.406481 -0.182794
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.402525 1.043057 0.636461 -0.105168 -0.399561 1.480399 -1.439160 -0.260185 0.067546 -0.822547 -3.015213 0.783487 -1.179749 -0.190947 -1.527569 -0.530011 -1.631135 -0.130540 2.700750 1.026407
wb_dma_ch_sel/assign_165_req_p1/expr_1 1.096323 1.092584 1.600005 -1.371127 -0.198356 2.489363 0.257867 0.498556 0.170600 -0.510917 -0.582686 0.583508 0.754600 -0.509341 -1.185760 -0.327890 -0.994336 -2.394961 0.693674 -0.666969
wb_dma_ch_rf/input_de_adr0_we 0.829358 -1.477137 -0.248711 1.680616 0.612937 0.074477 0.315317 -1.575463 -0.907443 -0.728239 -0.541364 -0.673100 1.187869 0.060817 2.706222 -1.428739 -0.051609 0.658912 -0.435460 1.173614
wb_dma_ch_sel/assign_161_req_p1 1.171870 1.134212 1.749026 -1.435886 -0.217733 2.618223 0.248762 0.505194 0.177532 -0.511870 -0.541908 0.583432 0.833317 -0.559108 -1.245512 -0.341092 -1.025949 -2.546874 0.713212 -0.742810
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 1.689855 3.157551 0.627677 -0.690380 -1.875078 0.093066 -3.371475 -3.119999 -0.990042 1.551789 3.255175 0.347314 1.395587 1.845077 -0.967497 -2.464980 2.856762 -1.446709 0.380770 -1.457333
wb_dma_ch_sel/assign_129_req_p0 0.082665 1.166379 -3.949959 -0.249214 -0.218395 -3.136690 3.144941 4.606751 1.146050 1.906731 0.125926 2.750749 -1.075420 0.209123 -2.129947 2.101376 2.567707 -1.144158 -0.868903 -0.398439
wb_dma_de/wire_de_ack -1.123612 1.665100 -0.069212 -0.025256 0.364800 -1.613147 -2.537611 -4.026358 -1.900529 -0.184005 -2.391366 -0.706868 -1.427449 -2.114280 2.670089 -1.100311 -0.991268 4.181501 1.158951 2.000293
wb_dma_ch_arb -0.933453 2.499414 -0.178223 1.626155 -3.550399 -1.289755 -2.031461 -1.476662 -2.189726 1.794337 1.040240 -0.023789 -1.416680 0.603928 0.096506 1.855337 0.680133 -3.182470 0.070735 1.564424
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -1.201628 -1.610897 0.020481 0.955393 -1.926051 -0.044034 -1.711002 -1.681465 -0.593899 1.697992 -2.458577 -0.863297 -2.388476 0.926591 0.426870 -0.044543 -1.496837 0.889360 1.176875 2.417869
wb_dma_pri_enc_sub/always_3/if_1/cond 1.095753 1.106318 1.581565 -1.350997 -0.236512 2.466518 0.260294 0.475274 0.140213 -0.490646 -0.561044 0.582896 0.757117 -0.500289 -1.160766 -0.339297 -0.990642 -2.397979 0.684773 -0.685016
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 -1.706298 -1.888912 -1.018303 1.325771 -0.304018 0.174043 -2.129772 0.577905 1.574706 0.866474 0.654566 0.643590 -2.671263 0.505199 -2.100158 2.548820 0.902494 -0.689518 3.294963 0.113065
wb_dma/wire_de_txsz_we -0.043198 1.272188 -3.660368 -1.803076 1.884493 -2.476526 3.776361 2.936347 1.745928 0.484026 -1.004899 2.149703 -1.143674 -2.144319 -0.432642 1.346034 0.783854 3.274820 -0.655832 -1.931573
wb_dma_ch_pri_enc/wire_pri16_out 0.594136 1.068680 0.536494 0.005166 -0.316331 1.573789 -1.433072 -0.159683 0.099615 -0.972063 -3.394449 0.928409 -1.304480 -0.138636 -1.611416 -0.608168 -1.756136 -0.149199 2.927589 1.186882
wb_dma_ch_pri_enc 0.469545 0.993757 0.568509 -0.088379 -0.374903 1.472677 -1.445660 -0.186840 0.082615 -0.891350 -3.064976 0.830023 -1.218192 -0.173835 -1.515122 -0.526436 -1.614664 -0.088509 2.736338 1.050935
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 -1.170820 -0.890366 -1.817100 1.548008 -0.326039 -0.543272 -0.046835 0.414407 0.980528 0.229809 -0.859471 1.261699 -1.695962 -0.037963 -1.185270 1.003295 0.201030 1.370355 2.266681 0.978745
wb_dma_ch_rf/always_11/if_1/if_1/cond 0.697934 0.993296 -1.982323 0.307950 -1.617419 -0.582016 1.569226 3.930870 0.609467 1.146961 -1.703364 3.562722 -1.530250 1.300477 -3.794175 0.421102 1.420102 -2.143934 1.475700 1.365491
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.113642 0.969857 -3.190710 2.458026 0.151730 -3.739277 2.855776 1.975708 -1.331275 1.573539 -0.582280 1.500947 -0.982631 2.151914 1.899577 -1.114762 1.407993 -2.521337 -1.727582 1.191441
wb_dma_ch_pri_enc/wire_pri7_out 0.415152 0.997268 0.548729 -0.000136 -0.365421 1.521699 -1.444236 -0.187683 0.176158 -0.912948 -3.218026 0.938925 -1.317073 -0.182919 -1.629334 -0.499100 -1.726825 -0.098605 2.929961 1.121082
wb_dma_ch_sel/always_6/stmt_1/expr_1 -0.381731 1.510418 -0.853063 2.285766 1.958472 -2.135047 -2.100257 -3.170899 -1.268955 0.647816 -4.489597 -0.370004 -2.164926 -2.095991 3.072187 -1.148829 -1.252316 3.257062 0.152258 0.429294
wb_dma_wb_if/wire_mast_err 1.878206 0.417957 -1.311624 1.586398 -0.864045 -0.789148 0.085797 1.142677 -1.245859 -0.166772 -3.882147 1.956319 -0.763385 1.564768 -0.555629 -2.044685 0.323293 -0.534568 1.043510 3.204415
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond -2.116986 2.091563 -0.962107 -1.678381 1.118628 -2.557304 -2.540221 2.050758 0.478922 2.612220 -1.972041 0.883955 -2.569667 -1.755888 -2.050876 2.518024 2.304041 0.434657 -1.091782 -1.805552
wb_dma_wb_if/input_wb_cyc_i 0.861976 2.369139 -0.237172 -3.967143 -1.313593 -1.908073 4.054149 -2.292379 -1.881270 5.153487 2.423812 -0.110746 -0.973817 -1.053588 2.712700 0.067613 -1.418891 -2.952092 -3.446517 -2.187475
wb_dma_ch_sel/assign_97_valid -0.434714 1.677574 -1.469952 3.828794 1.718496 -5.598382 -1.301957 1.926317 -0.527327 0.885382 -2.386737 -1.191793 2.713994 3.461339 0.008090 -3.208414 3.236966 2.043926 -6.497856 -0.753856
wb_dma/wire_mast0_drdy -1.775990 2.063431 0.256621 -1.884193 0.937957 -1.357596 -2.696238 -4.105608 1.499380 4.697397 -0.847446 -0.590079 1.376487 -1.035238 -1.650652 -4.513363 -0.708765 2.002310 0.177847 -1.156681
wb_dma_ch_pri_enc/wire_pri8_out 0.469913 0.923175 0.434335 0.041481 -0.352727 1.434179 -1.379225 -0.146522 0.117191 -0.913388 -3.210057 0.953902 -1.313788 -0.176222 -1.577590 -0.510075 -1.617890 -0.012664 2.899626 1.151316
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.438808 0.976797 0.547317 -0.015337 -0.372995 1.527069 -1.454782 -0.203377 0.113022 -0.868903 -3.140236 0.884777 -1.289462 -0.178584 -1.571419 -0.498291 -1.699099 -0.068494 2.878636 1.110631
wb_dma_wb_if/wire_pt_sel_o -1.018738 4.893662 1.577675 -4.066665 -3.090178 -0.814773 0.266894 -2.677702 -1.436383 3.512104 1.394718 -0.442676 0.364744 -1.225242 -0.880717 0.743519 -3.558352 -2.813096 -2.169791 -2.988835
wb_dma_de/assign_77_read_hold/expr_1/expr_1 1.142379 1.149077 1.694426 -1.434389 -0.237252 2.608127 0.271415 0.473350 0.191012 -0.524269 -0.584467 0.608252 0.806281 -0.569410 -1.224584 -0.382079 -1.064598 -2.479716 0.731848 -0.685225
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.186441 -1.616423 -0.053308 0.994179 -1.836059 -0.038091 -1.758488 -1.654525 -0.543809 1.541806 -2.570612 -0.845181 -2.425500 0.911469 0.417848 -0.040931 -1.541978 1.031263 1.322554 2.428713
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.397043 0.878530 0.458111 0.094771 -0.349931 1.481490 -1.424140 -0.171491 0.150011 -0.938969 -3.181221 0.919501 -1.326140 -0.149750 -1.580351 -0.471432 -1.677863 0.004438 2.974779 1.162079
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.583184 -1.019950 0.738211 -0.190703 0.082428 0.676842 -2.093343 0.254688 0.702573 0.691817 1.593438 -0.557979 -1.121556 0.610545 -1.042199 1.656576 0.746278 -2.008091 1.122331 -0.882493
wb_dma_ch_pri_enc/wire_pri22_out 0.391433 0.933619 0.437780 0.102788 -0.362566 1.449250 -1.443946 -0.171445 0.164347 -0.933916 -3.230963 0.942776 -1.351908 -0.166451 -1.599994 -0.515287 -1.674500 0.028395 2.939143 1.153040
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.154656 -1.536164 -0.020185 0.938618 -1.781001 -0.039097 -1.725250 -1.644981 -0.539275 1.558831 -2.562370 -0.847127 -2.366418 0.832414 0.420399 -0.043288 -1.527305 0.972986 1.206624 2.343979
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.402328 -0.547393 -2.033765 1.803968 -0.567392 -2.443707 1.499384 1.329051 -1.433015 0.759149 -0.870324 1.130347 0.497640 1.815530 1.078589 -1.624370 2.080660 -0.330494 -1.792987 2.284391
wb_dma_ch_sel/assign_143_req_p0/expr_1 -0.364288 -0.826771 -2.429465 0.427842 -0.111699 -2.257016 0.525265 1.467450 -0.770436 -0.236860 -2.680591 1.009089 0.909083 0.130130 0.222867 -0.855605 2.217144 2.783269 -1.212549 2.739558
wb_dma_ch_sel/assign_135_req_p0 -0.443723 -0.803800 -2.299335 0.341399 -0.259582 -2.268929 0.398671 1.452564 -0.778551 -0.093131 -2.428858 0.897552 0.980812 0.228499 0.161251 -0.829388 2.340211 2.617302 -1.378263 2.648839
wb_dma_ch_sel/wire_gnt_p0_d -0.819993 1.945121 -1.509275 4.245213 -3.632625 -3.909691 -2.966250 -2.529401 -3.046017 2.538941 1.072216 -0.256833 -3.927890 2.383233 1.401704 1.603116 0.855401 -2.142717 0.598203 2.870166
wb_dma_de/assign_20_adr0_cnt_next 1.476333 0.854062 -0.943457 -0.579042 -1.329514 0.036065 0.953709 0.932755 1.385735 -1.253960 1.791950 0.193993 1.006647 1.907126 -0.244014 -1.749875 -0.210163 2.779042 0.459539 -1.140830
wb_dma_wb_if/inst_check_wb_dma_wb_if -2.613929 1.304640 1.338724 -2.169597 -2.997312 0.335137 -0.437584 -2.561219 -1.058963 2.388314 1.422084 -0.273601 2.165981 -0.772154 -1.414681 1.010881 -0.995898 -1.397838 -1.801376 -1.340603
wb_dma_ch_sel/assign_153_req_p0 -0.305792 -0.902084 -2.415369 0.535710 -0.150155 -2.270463 0.534457 1.500439 -0.805448 -0.176160 -2.623369 0.995424 0.879570 0.271110 0.209613 -0.884000 2.263615 2.672695 -1.199386 2.762718
wb_dma_de/assign_82_rd_ack/expr_1 -0.663720 3.607642 -0.768870 -3.144770 -0.489732 -0.808114 0.739926 1.883562 0.801491 1.611531 -1.801340 2.014934 -0.918641 -1.501573 -3.165385 0.283013 0.021193 0.784460 -0.261145 -1.180003
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.103161 2.233692 -0.955719 -1.515114 0.118555 -0.677189 1.019566 0.186030 -0.037808 0.885055 -2.353636 1.364003 0.214352 -1.620022 -0.611527 -1.101238 -0.181136 1.475078 -0.521334 -0.037570
wb_dma_de/reg_de_csr_we 0.360966 4.400200 -2.447508 -2.477727 -1.858083 -4.604214 0.084262 -0.062780 -0.496768 0.371173 0.290367 1.216070 -5.475564 1.417246 -1.221415 -0.542403 -1.894001 4.715862 2.677073 1.733786
wb_dma/wire_wb0_ack_o -1.204132 0.626275 2.184937 -3.045884 -0.590193 1.224705 0.424061 -2.034817 -0.469593 3.294160 1.410571 -0.134557 -0.925803 -2.063900 -0.376161 -1.145069 0.547106 -1.061231 -0.629128 0.669674
wb_dma_ch_sel/always_9/stmt_1/expr_1 -0.604427 -0.066136 -1.085291 1.409321 -0.087140 -0.976304 -1.714944 -0.616735 -0.062445 -0.519527 -2.784940 0.357175 -2.127360 0.389835 -0.418392 -0.213257 -0.773192 2.404531 2.287820 1.878832
wb_dma_ch_pri_enc/wire_pri23_out 0.455826 0.926581 0.456736 0.073830 -0.301665 1.483541 -1.405381 -0.165626 0.174019 -0.931614 -3.234770 0.936901 -1.361400 -0.185641 -1.541947 -0.488432 -1.693433 -0.004153 2.953176 1.126700
wb_dma_ch_sel/assign_103_valid -0.455621 -0.914574 -2.267060 0.531325 -0.270048 -2.205997 0.355326 1.350293 -0.816414 -0.075442 -2.516644 0.889718 0.943867 0.241534 0.231561 -0.874659 2.271070 2.537738 -1.256258 2.745268
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -0.504961 -1.555027 0.556280 -1.125448 0.982193 1.191336 0.912942 -0.835327 -0.167055 -1.060023 0.560609 -1.166481 3.726910 -1.956913 2.063580 -0.448404 0.829906 1.358140 -2.114949 -0.264205
wb_dma_rf/wire_ch1_txsz 0.974372 3.970213 2.110946 -2.239833 0.420520 1.109011 -1.081468 -2.121620 -0.273221 0.387916 -1.645957 -0.420581 -1.126667 -1.387445 -0.194978 -1.347368 -3.194662 -0.209937 0.647782 -1.926723
wb_dma_de/always_23/block_1/stmt_13 -2.201513 2.610921 1.686454 1.828484 2.605496 -0.631797 -2.169729 -2.246259 -1.599370 -1.180606 -3.375080 -1.460989 2.727900 -4.338829 2.541514 -0.235975 0.334053 2.469080 -4.232577 -1.750606
wb_dma_de/always_23/block_1/stmt_14 -1.514963 -2.546304 -1.369500 -3.733115 -3.255250 0.339196 0.439153 5.892543 0.289479 -0.171668 4.177681 3.490723 2.067875 1.215268 -5.253059 2.447776 7.612675 0.006235 -1.201287 1.065233
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 -0.959542 2.467084 -0.136773 -3.151228 -0.249544 -0.212420 -1.087042 2.062972 1.438747 2.034836 -0.378781 1.344739 -1.925203 -0.873616 -3.758085 1.742196 0.640924 -1.049932 0.752283 -2.037224
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.842297 -1.506573 -0.138962 1.598164 0.621254 0.105145 0.280380 -1.743724 -0.998415 -0.703124 -0.561959 -0.781454 1.295260 -0.040534 2.805463 -1.569132 -0.086505 0.669694 -0.517157 1.211193
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 -1.091933 0.593574 -2.205346 -1.121488 -0.761697 -2.386746 0.116497 3.056704 0.065015 0.496104 -2.173089 1.613544 -0.261824 0.219044 -2.357451 0.524064 2.362056 2.028397 -0.868756 1.578773
wb_dma_ch_rf/input_ch_sel -1.465377 0.384397 -0.126186 -4.730549 -2.919651 1.582535 -1.647263 -2.832744 -1.570653 0.366606 0.786586 -0.475995 1.728934 -4.266569 3.683481 0.868435 1.568589 2.801225 1.743749 2.596027
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.564575 -1.054260 0.749521 -0.246134 0.063820 0.716062 -2.094236 0.192589 0.678033 0.696253 1.644805 -0.628428 -1.094762 0.632897 -0.965402 1.588442 0.731786 -1.976686 1.073665 -0.919138
wb_dma_ch_pri_enc/wire_pri4_out 0.520928 1.063949 0.619354 -0.063976 -0.376040 1.548011 -1.462811 -0.197254 0.055888 -0.911499 -3.181976 0.885305 -1.252764 -0.140891 -1.572896 -0.555597 -1.721222 -0.162506 2.857547 1.110468
wb_dma_ch_rf/wire_ch_txsz_we -2.124196 2.117475 -0.953385 -1.613518 0.928225 -2.729881 -2.701285 1.941242 0.352660 2.682426 -2.007330 0.797187 -2.638710 -1.552908 -2.086804 2.315437 2.320048 0.549954 -1.082886 -1.534933
wb_dma_de/assign_70_de_adr1/expr_1 -0.564471 -1.056176 0.752618 -0.239150 0.069100 0.655417 -2.055506 0.206627 0.678642 0.691841 1.618645 -0.627372 -1.030141 0.627464 -0.964514 1.588950 0.773667 -2.005553 1.000103 -0.891400
wb_dma_ch_sel/assign_116_valid -0.353985 -0.834437 -2.340085 0.497025 -0.256888 -2.340676 0.445997 1.397424 -0.843570 -0.056276 -2.493783 0.930212 0.967232 0.310140 0.246662 -0.912254 2.343400 2.597108 -1.358616 2.719659
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 0.236162 -0.641128 -0.692806 3.114376 1.562822 -1.172158 -2.488628 -1.522134 -1.796664 -0.936336 -5.505706 -0.153946 -0.797669 -0.944971 2.740709 -1.225409 0.097092 2.139539 0.342142 2.526210
wb_dma_ch_rf/always_22/if_1/if_1/cond 1.513050 0.811127 -0.951009 -0.584333 -1.248490 -0.036735 0.975998 0.947589 1.353688 -1.188396 1.661620 0.239402 0.938866 1.846069 -0.220318 -1.675888 -0.218128 2.700445 0.427932 -1.073857
wb_dma_wb_mast/wire_wb_addr_o 1.822028 1.366502 -1.329720 0.900550 0.747045 -1.369165 1.479143 0.687996 0.127617 0.743977 0.244896 0.397821 -1.448290 0.519207 0.926294 0.430408 -0.704000 -2.145318 0.065632 -1.044618
wb_dma_ch_rf/reg_ch_csr_r2 0.664873 0.969299 -1.979681 0.318814 -1.542597 -0.516356 1.504920 3.826784 0.610816 1.081528 -1.718624 3.537687 -1.571139 1.193174 -3.777909 0.452365 1.322713 -2.042077 1.597166 1.343024
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -3.307272 1.054842 2.376318 2.581566 -1.158092 0.715501 -0.793065 -0.272930 -1.155527 -0.620194 -0.237107 -0.170790 0.955317 -1.670213 -1.398770 1.340843 -0.234175 -0.999034 -1.910274 0.595861
wb_dma_ch_sel/assign_11_pri3 -1.171661 -0.917013 -1.849167 1.534606 -0.314420 -0.599748 -0.007003 0.434277 0.945620 0.227057 -0.874706 1.240372 -1.692406 -0.018460 -1.172554 0.993007 0.190552 1.356645 2.236874 0.958344
wb_dma_de 0.897252 2.112905 1.048007 -2.760739 -1.634250 -0.277436 -3.303530 -1.053672 -1.393798 1.229642 2.438553 -0.545590 2.552108 0.384353 0.454948 -1.539987 3.199509 -1.283249 -1.249798 -0.284651
wb_dma_wb_slv/wire_wb_data_o 2.823784 -0.127963 -0.284906 -2.148195 -0.839464 1.924957 2.292426 0.019848 -0.158262 1.845753 4.429861 0.545730 0.997166 1.402251 1.239766 0.780622 2.813796 -4.421375 -0.749411 -2.755379
wb_dma_inc30r/always_1/stmt_1 -1.229072 2.124475 0.581611 5.897511 -0.020396 -1.975145 -1.100873 2.066084 -0.121850 -0.099210 0.825800 -1.683893 -0.437722 2.867066 -0.613428 3.095491 0.939056 -4.246793 -3.785050 -2.798537
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.136356 1.080703 1.635672 -1.413327 -0.234338 2.524944 0.252134 0.470123 0.154700 -0.531466 -0.574973 0.566803 0.757781 -0.532054 -1.182064 -0.339789 -0.980457 -2.468930 0.703545 -0.675809
wb_dma_ch_sel/assign_127_req_p0 -0.332776 -0.046315 -3.744470 1.758405 -1.440072 -3.172745 1.329719 3.532453 0.392763 1.612976 -1.363629 3.145639 -2.434470 1.841904 -2.654411 0.749399 2.462139 0.353783 0.866967 2.215556
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 0.458950 0.929843 0.408912 0.103344 -0.300928 1.496805 -1.309496 -0.088150 0.160853 -0.950975 -3.258356 0.978803 -1.339110 -0.136991 -1.614880 -0.476967 -1.649857 -0.018340 2.962214 1.128357
wb_dma_ch_sel/assign_94_valid -1.043717 3.424728 1.174435 0.673024 2.740132 -0.060480 -1.078238 -0.909857 -1.258292 -0.365950 -3.255955 1.660249 2.866525 -3.936761 -1.753210 -0.592571 1.666193 -0.388314 -2.560849 -1.544638
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 -0.918896 3.082753 0.358532 -2.784763 0.884562 -0.548904 -2.166875 2.553642 0.520600 2.163466 -2.658724 1.447160 -1.846920 -2.034314 -3.026490 1.935475 1.447426 -1.631010 -0.555599 -2.216101
wb_dma_ch_pri_enc/wire_pri12_out 0.438098 0.963952 0.505596 0.068405 -0.330151 1.559904 -1.409651 -0.161088 0.174249 -0.956574 -3.271362 0.936693 -1.336053 -0.193086 -1.611444 -0.503327 -1.705036 -0.037827 3.022956 1.125185
wb_dma_ch_rf/always_20/if_1/block_1 0.389639 -1.600005 1.668218 0.197755 -4.495995 0.075984 -0.674062 -0.809858 -3.157833 0.074220 2.121577 -2.170938 2.567003 3.744678 2.397115 -1.498989 2.162338 0.228598 -5.068548 1.806214
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.209387 -1.574076 -0.041858 0.961771 -1.860321 -0.010707 -1.746755 -1.631795 -0.524600 1.656431 -2.612992 -0.796343 -2.481323 0.870782 0.334189 -0.005313 -1.543993 0.957994 1.285149 2.359983
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 1.237584 1.776823 -1.306625 0.239836 -1.346493 -0.986311 -0.139155 2.835847 -0.388024 0.374161 -3.716781 2.749588 -2.042741 1.679378 -3.060394 -0.761689 0.407585 -1.092767 1.603437 2.266325
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.252095 -0.178738 0.668263 -2.633310 0.456325 1.089164 0.609489 0.749781 0.664304 -0.411015 0.938969 -0.498823 2.546650 -1.978812 -0.469264 0.910343 0.941704 0.759326 -1.717540 -1.361181
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -1.411379 0.148111 -0.457650 -0.819339 -1.620782 -0.603876 -2.178922 -1.774383 -0.662910 -1.398466 -0.866947 0.031110 -1.576106 0.271079 -0.760944 -0.284133 -0.730093 3.737222 3.628639 3.621583
wb_dma_wb_if/input_slv_din 2.700920 -0.174950 -0.222883 -2.155246 -0.786811 1.880593 2.225858 -0.030240 -0.182629 1.793291 4.401974 0.367254 1.079716 1.386035 1.234862 0.760457 2.754314 -4.270537 -0.910229 -2.786349
wb_dma_ch_sel/assign_94_valid/expr_1 -1.025069 3.395878 1.127546 0.893260 2.814150 0.057890 -1.119840 -0.856694 -1.203252 -0.549205 -3.515886 1.891901 2.760472 -4.012321 -1.993747 -0.540742 1.637529 -0.488798 -2.184707 -1.384369
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 2.214405 0.844531 -1.362690 -2.574914 2.096495 -1.539321 2.027459 3.219409 -0.549584 -2.043689 -2.994865 0.402076 1.322281 -0.523252 1.027438 -0.873200 0.970948 2.096239 -2.548066 0.043809
wb_dma_de/always_21 -0.528798 0.652301 -1.312445 2.012605 0.854001 -1.761500 -1.097088 -3.792380 -0.367178 0.487252 -2.217786 -0.500743 -2.284199 -0.933365 2.364976 -1.358939 -2.074297 3.997952 1.607583 0.776406
wb_dma_de/always_22 1.416511 2.745757 0.193606 -3.264348 -0.229178 -0.946832 -3.122884 -0.532946 -1.459150 -0.258781 3.083423 0.874352 2.412152 -0.556617 -0.216610 -1.389089 4.192275 -0.806850 0.378463 0.069662
wb_dma_de/always_23 1.480142 2.817936 0.140808 -3.047872 -0.199727 -0.792924 -3.055856 -0.462570 -1.334465 -0.426772 3.053594 1.035288 2.540807 -0.496707 -0.436355 -1.389745 4.231271 -0.971277 0.499231 -0.041274
wb_dma_ch_pri_enc/wire_pri1_out 0.435775 0.995804 0.512513 0.030827 -0.374091 1.496548 -1.483046 -0.221374 0.104922 -0.925016 -3.283169 0.915579 -1.361040 -0.163033 -1.607740 -0.519938 -1.724353 -0.000486 2.951389 1.153384
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.072232 1.078212 1.505970 -1.214689 -0.170942 2.469447 0.310620 0.473677 0.231744 -0.566620 -0.702099 0.641362 0.676347 -0.544544 -1.188826 -0.326684 -1.078996 -2.275102 0.866062 -0.671401
wb_dma_de/assign_78_mast0_go 1.056770 1.056852 1.554039 -1.325687 -0.202965 2.410100 0.244638 0.482730 0.169714 -0.472204 -0.552383 0.559441 0.754163 -0.528952 -1.157261 -0.317853 -0.977233 -2.339962 0.668187 -0.659350
wb_dma_de/wire_dma_done -2.131117 3.475079 0.484919 0.128872 -0.365896 -0.726443 -1.140476 0.106752 -1.647369 -0.953842 -2.831127 1.369106 1.787790 -2.890716 -1.138560 0.020474 1.482289 1.549083 -1.447460 1.282816
wb_dma_ch_sel/assign_150_req_p0/expr_1 -0.322171 -0.967238 -2.347064 0.540584 -0.144380 -2.230940 0.453846 1.395050 -0.796444 -0.204571 -2.609534 0.921081 0.986608 0.213157 0.282416 -0.920492 2.254961 2.680392 -1.220703 2.778292
wb_dma_rf/input_wb_rf_adr 3.584643 3.225136 4.087630 -6.820908 0.187606 0.586929 -0.527031 1.126110 -4.171268 -1.340790 -0.456003 -2.752757 2.071004 0.280359 2.850358 0.190586 0.871015 -2.954709 -6.576789 -2.154241
wb_dma_wb_if -1.232483 1.740494 3.812898 -4.947047 -2.210352 -0.510944 -1.165693 -2.912357 -2.243257 3.507307 4.048441 -1.945494 0.681098 -0.604733 -0.598936 -1.331071 -0.946003 -2.578933 -3.065108 -0.410948
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 0.363509 4.485635 -2.321027 -2.642134 -1.895164 -4.679725 -0.004750 -0.139058 -0.608352 0.390344 0.332893 1.109539 -5.467576 1.479133 -1.225791 -0.644849 -1.869300 4.729229 2.597249 1.732852
wb_dma_ch_pri_enc/wire_pri25_out 0.418476 1.004710 0.506347 -0.002312 -0.391073 1.517772 -1.388709 -0.155978 0.147171 -0.888116 -3.150224 0.952499 -1.333350 -0.222776 -1.617231 -0.472251 -1.685890 -0.094474 2.930532 1.119150
wb_dma_wb_mast/reg_mast_cyc 1.125567 1.056733 1.502314 -1.242642 -0.196547 2.427935 0.255712 0.486393 0.185371 -0.555133 -0.685995 0.647402 0.702839 -0.504825 -1.178818 -0.326811 -0.982115 -2.324730 0.787423 -0.630382
wb_dma_ch_rf/input_wb_rf_we -1.386000 2.354032 3.154179 -1.596632 -3.934450 -0.747425 -3.177153 1.338930 -0.715360 3.503816 2.557157 -3.098233 -0.201053 0.837221 2.225826 -0.196385 -0.548833 -2.021871 -3.843935 -1.022449
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 0.425998 -1.626778 1.740652 -0.038733 -4.181661 0.067627 -0.471451 -0.695300 -3.097904 0.041164 1.877301 -2.211342 2.672602 3.693704 2.392147 -1.678213 2.023218 0.382035 -5.222644 1.750404
wb_dma_de/always_6/if_1 -0.900690 3.078950 0.386120 -2.654534 0.767983 -0.510460 -2.366641 2.544333 0.506097 2.187033 -2.658294 1.411615 -1.942137 -1.846970 -3.174611 1.904062 1.430813 -1.781374 -0.416452 -2.171614
wb_dma_wb_slv/always_4/stmt_1 4.706775 1.321997 1.978256 -5.979570 5.089478 -4.420599 -1.991971 -0.738786 -2.842428 0.915083 -1.525123 -4.058377 0.738559 2.210499 3.929032 -3.840651 -0.756580 -0.879725 -5.526289 -1.706602
wb_dma_de/assign_3_ptr_valid -1.778213 -0.815711 0.266159 -1.012659 -1.463597 0.028749 -4.019678 -1.457459 -0.111340 -0.745482 0.607458 -0.512975 -2.406667 0.846115 -1.592846 1.171354 0.092152 1.692696 4.322268 2.663838
wb_dma_wb_mast/input_pt_sel 3.862560 6.204627 -0.100592 -2.218183 1.091674 -0.920236 2.487191 -0.063163 0.786352 0.744543 1.124956 0.455367 -4.336068 -0.425467 0.683252 -0.104499 -4.916498 -2.171802 1.422004 -4.356567
wb_dma_ch_pri_enc/wire_pri15_out 0.486442 0.939730 0.410877 0.159955 -0.279330 1.519205 -1.426408 -0.171636 0.156774 -0.993513 -3.382514 0.984312 -1.400887 -0.175056 -1.563926 -0.538841 -1.759033 0.054708 3.047343 1.176288
wb_dma_wb_slv/input_wb_we_i 7.455166 2.510801 -2.405023 -1.249646 0.751340 -0.641026 4.810917 3.262266 0.610021 -4.176685 -0.839336 1.420012 -0.501373 2.703291 2.425635 -4.115630 -2.576277 2.703172 0.963510 -0.791604
wb_dma_de/reg_tsz_cnt_is_0_r -2.055416 1.750315 -2.984669 -1.670322 -0.425717 -2.822659 2.130658 2.440221 1.443311 2.705787 0.548464 2.272141 -1.184061 -1.369046 -2.523537 1.748421 1.914935 2.029621 -1.033689 -1.327250
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -0.401695 3.098801 -0.089102 -2.312752 -1.377959 -1.112997 0.335531 5.597902 0.887651 -2.669093 1.440266 2.082680 -0.604203 2.192219 -5.609904 1.187859 2.209024 2.430920 -1.604606 -1.996869
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 0.469319 0.983249 0.484577 0.053836 -0.377357 1.437049 -1.438275 -0.147220 0.069367 -0.892788 -3.221663 0.893267 -1.316432 -0.120502 -1.513834 -0.565033 -1.638110 -0.063452 2.804628 1.158280
wb_dma/wire_mast1_drdy 0.872109 2.292405 1.714613 -1.285718 -1.708886 0.881401 -1.206616 0.899366 -1.179288 0.566484 -1.894932 0.899250 -0.060399 0.961008 -2.327942 -1.175290 -0.207419 -2.719182 -0.008904 1.147054
wb_dma_ch_rf/wire_ch_csr_we 1.023564 3.117828 -0.064810 -0.957088 -3.885969 -1.830374 -2.529644 0.132338 -1.433365 3.100182 2.991741 -1.207148 0.190735 3.026542 1.952607 -0.784164 2.994375 -1.635747 -2.652480 -1.227527
wb_dma_ch_pri_enc/inst_u9 0.517485 0.987596 0.551358 -0.007234 -0.342086 1.480145 -1.389266 -0.135592 0.119990 -0.919040 -3.220821 0.884979 -1.286267 -0.149628 -1.514590 -0.540922 -1.677321 -0.062757 2.818731 1.099279
wb_dma_ch_rf/assign_8_ch_csr 0.404710 2.123741 0.838632 -4.062390 -2.816517 0.167468 -0.737923 -1.482246 -1.692960 3.386131 3.430160 -1.101543 2.766936 0.474241 1.665108 -0.359960 3.077391 -2.638577 -2.662136 -0.498889
wb_dma_ch_rf/wire_this_ptr_set -1.336077 0.097175 -0.529536 -0.837439 -1.559629 -0.635320 -2.015051 -1.589957 -0.668152 -1.338805 -0.806604 0.077865 -1.436998 0.334484 -0.758635 -0.262544 -0.560788 3.589300 3.413708 3.496193
wb_dma_ch_pri_enc/inst_u5 0.408157 0.888470 0.330020 0.247034 -0.317334 1.294108 -1.400096 -0.174270 0.131836 -0.901806 -3.318709 0.968442 -1.431885 -0.081707 -1.564858 -0.538400 -1.648808 0.166764 2.974838 1.247718
wb_dma_ch_pri_enc/inst_u4 0.416556 0.955884 0.533360 -0.012692 -0.347422 1.544904 -1.403476 -0.200993 0.149139 -0.895289 -3.100788 0.885346 -1.262576 -0.188223 -1.565370 -0.489444 -1.676817 -0.082647 2.880745 1.066040
wb_dma_ch_pri_enc/inst_u7 0.471898 0.932672 0.531110 -0.000302 -0.357880 1.496445 -1.445903 -0.195680 0.095697 -0.921328 -3.201430 0.892254 -1.260418 -0.153294 -1.532047 -0.536881 -1.655499 -0.084756 2.848282 1.118640
wb_dma_ch_pri_enc/inst_u6 0.474799 0.998635 0.556470 0.006810 -0.384704 1.537600 -1.498918 -0.210328 0.090598 -0.954916 -3.261792 0.918929 -1.374121 -0.168558 -1.624241 -0.522329 -1.737627 -0.079423 2.960479 1.150183
wb_dma_ch_pri_enc/inst_u1 0.458981 0.937842 0.469334 0.041665 -0.313567 1.491606 -1.383840 -0.190821 0.153955 -0.918825 -3.226506 0.904974 -1.291467 -0.175799 -1.555248 -0.521986 -1.659774 0.012877 2.915854 1.146333
wb_dma_ch_pri_enc/inst_u0 0.445798 0.949610 0.474764 0.035140 -0.353971 1.515738 -1.384457 -0.148342 0.160209 -0.933734 -3.252620 0.973012 -1.364699 -0.211262 -1.609979 -0.491818 -1.679911 -0.010272 2.979288 1.145719
wb_dma_ch_pri_enc/inst_u3 0.426965 1.008593 0.496589 -0.009124 -0.376916 1.470553 -1.465014 -0.220201 0.105061 -0.914471 -3.206030 0.903491 -1.292509 -0.153040 -1.567177 -0.568664 -1.687048 -0.025496 2.896908 1.144277
wb_dma_ch_pri_enc/inst_u2 0.533475 1.045042 0.543220 -0.020907 -0.349292 1.631633 -1.395138 -0.093961 0.166105 -0.959392 -3.283943 0.974016 -1.328759 -0.174264 -1.653485 -0.526100 -1.767800 -0.125351 2.989079 1.109813
wb_dma/wire_de_start -1.117445 3.509713 1.246547 0.796081 2.723462 0.114119 -1.132915 -0.843444 -1.281535 -0.519711 -3.522689 1.844996 2.921742 -4.085246 -1.930020 -0.499102 1.685377 -0.536763 -2.459840 -1.413533
wb_dma_ch_sel/assign_130_req_p0/expr_1 0.014785 1.145801 -3.972624 -0.107502 -0.246446 -3.163892 3.095068 4.578682 1.117496 1.973722 0.102824 2.738457 -1.194161 0.238738 -2.139702 2.093355 2.537189 -1.130367 -0.755943 -0.359258
wb_dma_rf/wire_ch_stop 1.846452 0.284457 -1.441621 1.766523 -0.881340 -0.877338 0.155705 1.250517 -1.239580 -0.085533 -3.833376 2.031115 -0.732428 1.633216 -0.546361 -1.990566 0.491584 -0.586391 1.043696 3.280849
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.197167 -0.913802 -1.829888 1.563517 -0.359664 -0.547618 -0.036913 0.425885 0.999646 0.253880 -0.852293 1.252372 -1.695921 -0.049231 -1.173825 1.018032 0.217578 1.392481 2.261634 0.959424
wb_dma_ch_rf/input_de_adr0 -0.288284 -2.737828 2.357054 -1.636575 -4.242691 2.031188 -0.139972 -0.598365 -2.436089 0.373709 2.807253 -0.983259 3.740817 1.614094 1.361705 -1.692126 2.842091 0.367698 -4.211051 1.655295
wb_dma_ch_rf/input_de_adr1 -0.569280 -1.000626 0.738439 -0.228218 0.079095 0.641869 -2.045732 0.238997 0.667514 0.631323 1.547240 -0.587330 -1.002208 0.601205 -0.949534 1.535845 0.772076 -1.915739 1.026500 -0.841571
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.096990 1.082170 1.663628 -1.445969 -0.217950 2.549515 0.245794 0.452346 0.203703 -0.509326 -0.495903 0.545017 0.802653 -0.596509 -1.201534 -0.332457 -1.031846 -2.454677 0.701684 -0.748982
wb_dma_wb_if/input_wbs_data_i -1.509679 2.271803 3.252032 -4.445334 -1.274085 -1.226565 -0.417288 -2.834943 -2.482450 1.593289 4.260941 -2.209995 -0.051571 -1.825117 -0.074780 -1.335078 -0.531587 0.113559 -3.254624 0.916153
wb_dma_de/reg_tsz_dec -1.000772 2.633074 -1.491367 -2.945570 -0.023801 -2.447217 2.293627 2.198114 0.701349 2.362928 1.153745 1.308009 0.295237 -1.313034 -1.577949 0.776855 1.697388 0.985313 -2.973003 -2.173512
wb_dma_ch_sel/input_ch0_am0 1.489355 0.897145 -0.998690 -0.574244 -1.332460 0.014141 0.973381 0.950435 1.370068 -1.180674 1.665168 0.271637 0.945328 1.869262 -0.251213 -1.729889 -0.227296 2.750039 0.494132 -1.067362
wb_dma_ch_sel/input_ch0_am1 -1.728454 0.515881 0.179589 3.667142 -0.122231 -0.142845 -0.710523 0.636831 -0.164404 -1.159640 -0.692718 0.582343 0.953728 -0.369945 -1.119970 0.986794 0.923697 -0.313165 -0.813395 0.045383
wb_dma_ch_sel/assign_162_req_p1 1.133447 1.124820 1.671594 -1.417024 -0.221883 2.538797 0.262824 0.419488 0.190813 -0.484391 -0.492662 0.568768 0.817518 -0.527575 -1.163256 -0.362792 -1.007274 -2.462081 0.686334 -0.695180
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond -1.833476 1.281299 -1.847935 0.682545 0.129276 -1.444553 0.245305 -1.271063 1.475562 1.860337 0.068698 1.017512 -3.017215 -1.342435 -0.856919 1.152009 -1.138074 2.467671 2.018043 -1.251505
wb_dma_rf/wire_ch5_csr -2.014953 2.426565 1.627071 -1.844658 -2.231965 -1.370788 -0.967710 -1.704568 -0.630657 2.750751 2.440625 -2.196413 1.582699 1.256198 -0.730182 -1.057851 0.087982 0.084405 -3.788921 -0.839221
wb_dma_ch_rf/wire_ch_am1_we -3.265624 1.070006 2.355355 2.480569 -1.153443 0.801740 -0.765903 -0.201064 -1.167321 -0.680794 -0.252516 -0.108672 0.955848 -1.678321 -1.472078 1.377420 -0.205533 -1.009669 -1.905537 0.616119
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 1.026428 1.070510 1.611662 -1.395467 -0.159287 2.440828 0.268111 0.432698 0.190477 -0.492236 -0.516940 0.526474 0.762420 -0.562370 -1.111676 -0.343594 -1.006869 -2.329242 0.702082 -0.679248
wb_dma_ch_rf/always_2/if_1/if_1/block_1 -1.741567 -0.891795 0.219803 -1.122599 -1.392773 -0.009907 -3.951118 -1.264346 -0.060292 -0.749869 0.768388 -0.537494 -2.319597 0.930789 -1.611473 1.218321 0.251418 1.543626 4.204715 2.580105
wb_dma_inc30r/wire_out -0.753312 1.746077 1.148025 3.677124 -4.553804 -0.060133 -1.446469 0.621448 -0.484909 1.586066 3.483351 -1.333679 0.574093 3.344521 -0.250773 1.536946 1.304160 -3.613425 -3.178889 -2.042665
wb_dma_ch_pri_enc/reg_pri_out 0.447387 0.963862 0.594095 -0.050038 -0.354073 1.513783 -1.455881 -0.229186 0.117844 -0.929149 -3.180370 0.827012 -1.263539 -0.164435 -1.559559 -0.540606 -1.695671 -0.076069 2.846788 1.089227
wb_dma/input_wb0_we_i 7.470767 2.516018 -2.380161 -1.311995 0.556162 -0.524647 4.778241 3.442453 0.591967 -4.115474 -0.938083 1.540129 -0.375592 2.755128 2.286915 -4.061281 -2.448340 2.539608 0.950799 -0.771213
wb_dma_de/always_2/if_1/if_1/stmt_1 -2.086215 1.187333 1.720111 3.527313 -5.584637 0.676821 -0.921484 -0.025358 -1.056022 0.537620 2.551801 -1.228770 2.495405 2.734966 -0.452096 0.377132 1.376751 -0.673855 -4.182673 -0.660010
wb_dma_ch_rf/wire_ch_txsz_dewe -0.207540 1.272429 -3.817744 -1.694022 2.020499 -2.480559 3.777613 2.838542 1.952995 0.439924 -1.064156 2.199460 -1.330730 -2.326057 -0.519883 1.476031 0.608834 3.619699 -0.330130 -2.025982
wb_dma_de/always_22/if_1/stmt_2 1.679319 3.079698 0.115249 -2.946358 -0.318248 -1.119202 -3.294936 -0.534935 -1.416896 -0.113720 3.041122 0.857235 2.394114 -0.194492 -0.270683 -1.645498 4.145544 -1.048467 0.337594 -0.096490
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 3.001020 0.221090 -2.756365 0.254160 1.468989 -2.240646 3.098845 3.551716 -0.226024 -1.007766 -2.144305 1.742875 -0.774396 1.072274 0.796714 -0.640967 0.921318 0.326825 -0.883224 0.542367
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.425554 0.984020 0.578644 -0.083820 -0.363282 1.595477 -1.462357 -0.215065 0.131130 -0.872912 -3.148710 0.873363 -1.314069 -0.221641 -1.577123 -0.472034 -1.688757 -0.132846 2.929715 1.064597
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -3.351252 1.132110 2.323743 2.703699 -1.113365 0.693854 -0.882264 -0.234508 -1.113508 -0.702650 -0.301566 -0.134679 0.981798 -1.658953 -1.483972 1.353297 -0.172870 -0.973323 -1.902849 0.559981
wb_dma_ch_sel/assign_149_req_p0/expr_1 -0.356827 -0.797458 -2.368984 0.393594 -0.199358 -2.310763 0.493069 1.495464 -0.782050 -0.099869 -2.511403 0.947888 0.916642 0.248964 0.174147 -0.873012 2.290313 2.618390 -1.327806 2.630474
wb_dma/wire_de_ack -1.098850 1.637558 -0.241863 0.105919 0.395639 -1.753299 -2.544332 -4.178735 -1.924024 -0.215622 -2.515051 -0.675927 -1.507081 -2.078262 2.745932 -1.260939 -1.069343 4.521116 1.319655 2.219753
wb_dma_wb_mast/always_1/if_1 -1.512856 2.130854 3.096898 -4.222730 -1.271730 -1.168657 -0.384196 -2.708076 -2.377521 1.431516 4.138187 -2.069777 -0.077137 -1.783303 -0.145114 -1.216018 -0.527859 0.158864 -3.014651 1.069196
wb_dma_wb_if/wire_wb_cyc_o 1.074712 1.052545 1.684045 -1.405999 -0.221493 2.519629 0.246751 0.416615 0.190999 -0.485869 -0.435777 0.528377 0.829308 -0.558905 -1.146090 -0.319475 -0.970553 -2.445611 0.663598 -0.710130
wb_dma_ch_sel/assign_143_req_p0 -0.393326 -0.961254 -2.309870 0.377745 -0.194996 -2.165658 0.479641 1.405674 -0.812189 -0.191715 -2.473524 0.865823 1.081872 0.199387 0.307588 -0.869439 2.295260 2.639207 -1.324540 2.712090
wb_dma_wb_mast/wire_mast_err 1.900378 0.328710 -1.367244 1.706530 -0.878371 -0.903687 0.105571 1.079213 -1.310867 -0.142046 -3.896986 1.904653 -0.773754 1.646506 -0.408468 -2.102880 0.408335 -0.508158 0.976228 3.341262
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 -1.171452 -0.875412 -1.725017 1.490442 -0.373364 -0.562247 -0.092777 0.364105 0.923220 0.222699 -0.814023 1.206811 -1.654002 -0.023594 -1.151579 0.977629 0.167146 1.319849 2.184531 0.947822
wb_dma/wire_slv0_dout 3.970674 1.141379 1.754373 -6.867803 4.712855 -4.405396 -1.980691 -0.249967 -2.523527 1.206639 -1.015973 -4.454084 1.816735 1.685621 4.078316 -3.243051 0.182092 -0.432948 -6.558981 -2.155766
wb_dma_ch_sel/reg_am1 -1.737043 0.595110 0.105991 3.738865 -0.069762 -0.219586 -0.696377 0.669941 -0.168019 -1.196356 -0.826985 0.604194 0.946712 -0.420631 -1.154760 0.967135 0.943159 -0.262121 -0.770284 0.099826
wb_dma_ch_sel/input_next_ch -2.265300 3.467711 0.430207 0.328423 -0.273691 -0.707627 -1.250045 0.173200 -1.611973 -0.937654 -3.165077 1.568294 1.812044 -3.110807 -1.294678 0.062180 1.568890 1.603824 -1.320641 1.345927
wb_dma_de/always_9 -1.159831 2.667836 -1.348352 -3.008142 -0.185617 -2.359507 2.086993 2.051211 0.648077 2.499064 1.234440 1.205648 0.235166 -1.332413 -1.708859 0.848223 1.705595 0.895085 -2.910986 -2.114801
wb_dma_de/always_8 -0.107905 1.448037 -0.657363 -2.264676 -0.835167 0.123722 0.395057 3.429823 0.360631 -0.078482 -2.721583 2.165800 0.460959 -0.377367 -3.465979 0.208186 1.285352 -0.172983 0.038844 0.942214
wb_dma_wb_mast/always_1/if_1/cond -1.552313 2.291696 3.280531 -4.530214 -1.232810 -1.318877 -0.428085 -2.873269 -2.532001 1.487985 4.357560 -2.242578 -0.035682 -1.926839 -0.012930 -1.290727 -0.538715 0.305948 -3.261829 0.995295
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.033367 0.830974 -3.030057 2.476122 0.162486 -3.551248 2.767596 1.799006 -1.280830 1.484907 -0.528967 1.425008 -0.914272 2.079859 1.898919 -1.098398 1.325985 -2.527134 -1.647096 1.158114
wb_dma_rf/always_1/case_1/stmt_12 -2.732206 -0.361046 2.047013 -3.942283 -0.267072 0.851599 -1.780789 -3.065462 0.015887 0.907954 1.726697 -1.244198 1.496857 -0.592085 -2.744343 1.023225 0.177243 1.057020 -0.556341 -1.135275
wb_dma_rf/always_1/case_1/stmt_13 -1.798260 0.548850 2.192140 -0.660411 -1.109578 0.923490 -0.165565 -0.745574 -1.022299 0.386812 0.368745 -0.628027 0.068303 -1.343001 -0.410401 0.582070 -0.967323 -0.824455 -1.266026 0.521353
wb_dma_de/always_3 -0.379506 1.011107 -0.478710 4.032795 0.678262 -0.939431 -1.244285 1.524056 0.488128 0.244490 0.927300 0.384281 -1.532502 0.730931 -1.105138 2.757383 0.952727 -4.153624 0.317023 -1.643473
wb_dma_de/always_2 -1.253559 -0.752338 2.111045 2.426008 -4.519181 0.118656 -1.496689 -0.370408 -3.256019 -0.659616 1.329591 -1.579987 3.362430 2.836787 1.117974 -0.774946 2.795223 0.123208 -5.605389 1.760334
wb_dma_de/always_5 -1.114065 0.494446 -2.322624 -0.998186 -0.763705 -2.379812 0.197372 3.123187 0.117701 0.509836 -2.216288 1.712262 -0.359877 0.283008 -2.465227 0.525024 2.377312 2.033175 -0.708611 1.641659
wb_dma_de/always_4 0.047750 1.575104 -0.583909 -2.447387 -0.849038 0.152924 0.492236 3.547796 0.235530 -0.001647 -2.692999 2.249616 0.503452 -0.289118 -3.533444 0.164153 1.361478 -0.388898 -0.095588 0.893491
wb_dma_de/always_7 -2.331960 1.871070 -2.833610 -1.810574 -0.533242 -2.809126 1.989527 2.336111 1.523037 2.749350 0.593744 2.232695 -1.143602 -1.465123 -2.732790 1.766906 1.897633 2.156733 -1.047484 -1.351809
wb_dma_de/always_6 -1.104074 3.027249 0.472274 -2.897136 0.892559 -0.427906 -2.362772 2.490818 0.595133 2.141666 -2.628746 1.362590 -1.805686 -2.150522 -3.173633 2.010193 1.430262 -1.543168 -0.510714 -2.219107
wb_dma_ch_sel/input_ch3_txsz -0.577760 -0.151923 -1.137875 1.480910 -0.094541 -1.015998 -1.703970 -0.631020 -0.071545 -0.493486 -2.798819 0.389072 -2.146345 0.396382 -0.369572 -0.209775 -0.763726 2.407469 2.289156 1.894382
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.200389 -0.170683 0.651437 -2.575228 0.456858 1.036419 0.603133 0.754473 0.642840 -0.392538 0.931410 -0.459050 2.488521 -1.892510 -0.429536 0.937355 0.980872 0.720218 -1.696006 -1.298659
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 1.059154 1.061969 1.581252 -1.350356 -0.197613 2.438655 0.272341 0.457224 0.155821 -0.504550 -0.551908 0.538741 0.765905 -0.525059 -1.170580 -0.346403 -0.981067 -2.368894 0.675209 -0.679893
wb_dma_ch_rf/always_11/if_1 0.693029 0.994425 -1.882001 0.235307 -1.581091 -0.500576 1.479871 3.794645 0.600048 1.120431 -1.662425 3.516420 -1.545565 1.221536 -3.736840 0.400860 1.309057 -2.105425 1.519275 1.307401
wb_dma_ch_sel/assign_147_req_p0/expr_1 -0.331273 -0.870577 -2.354421 0.462843 -0.193975 -2.231994 0.473334 1.434147 -0.833911 -0.146648 -2.578755 0.958827 0.906057 0.214784 0.287235 -0.889743 2.241045 2.609874 -1.250543 2.723968
wb_dma_ch_sel/always_45/case_1/cond -0.535262 -1.007463 0.693622 -0.142497 0.025070 0.613496 -2.003412 0.179963 0.639710 0.642977 1.465769 -0.555549 -1.090410 0.623812 -0.963746 1.517811 0.679216 -1.844665 1.089822 -0.798400
wb_dma_de/assign_68_de_txsz -2.223269 2.586018 -2.436156 -1.435257 0.647059 -3.028153 1.025131 2.974688 0.759323 2.824977 -1.766852 2.414718 -1.103117 -2.732712 -2.156184 2.060106 2.644893 1.483937 -2.208866 -1.666604
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -0.406181 1.202783 -0.835797 2.486118 1.881970 -1.958125 -2.098953 -3.157694 -1.235641 0.591473 -4.463624 -0.329571 -2.068662 -2.054210 3.071948 -1.120772 -1.155511 3.137228 0.249742 0.572191
wb_dma_ch_rf/always_20/if_1 0.416956 -1.550536 1.699804 0.026374 -4.395736 0.095902 -0.622102 -0.794412 -3.190893 0.203313 2.097571 -2.134759 2.618669 3.623954 2.360729 -1.544119 2.169290 0.142581 -5.124438 1.762712
wb_dma/input_wb0s_data_i -1.455699 2.133614 3.197612 -4.379185 -1.317223 -1.183508 -0.306861 -2.691379 -2.478215 1.453328 4.340127 -2.147115 0.023854 -1.789540 -0.035396 -1.247873 -0.525428 0.171642 -3.286326 0.999731
wb_dma_de/reg_dma_done_d -0.485754 3.074502 0.264716 -3.283575 -0.180284 -0.587745 -0.504221 -0.300782 -1.496658 0.089649 -2.641315 1.054373 0.799014 -2.730764 -0.119437 -0.846057 0.645571 1.930376 -0.612688 1.288918
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.799624 -1.462595 -0.149431 1.604260 0.582612 0.075389 0.232118 -1.724108 -0.938049 -0.706067 -0.524911 -0.740003 1.246479 -0.016609 2.750530 -1.479968 -0.074261 0.649605 -0.485514 1.201840
wb_dma_wb_slv/assign_1_rf_sel 1.968708 -1.987178 0.416040 -3.622359 1.392663 1.327829 3.971415 -0.576624 -1.359735 2.255867 0.059923 0.871308 0.236923 -2.916465 3.300548 -1.906640 1.501635 -2.032713 -0.894862 2.234507
wb_dma_ch_rf/assign_23_ch_csr_dewe 0.241937 4.410663 -2.392076 -2.480113 -1.971502 -4.646528 -0.061250 -0.206233 -0.576995 0.441351 0.311668 1.166888 -5.512861 1.412259 -1.203972 -0.535289 -1.885973 4.827469 2.712099 1.820280
wb_dma_de/always_4/if_1/if_1/cond 0.130155 1.516944 -0.740626 -2.302850 -0.968758 0.025468 0.528538 3.591762 0.272398 0.023056 -2.691504 2.268623 0.399219 -0.163789 -3.472192 0.190677 1.338502 -0.432493 -0.055351 0.960802
wb_dma_ch_sel/assign_376_gnt_p1 1.078191 1.165912 1.685992 -1.473879 -0.242878 2.487723 0.270017 0.470476 0.127317 -0.457838 -0.447916 0.531795 0.845228 -0.543516 -1.163080 -0.337768 -0.984491 -2.468303 0.587701 -0.760530
wb_dma_de/wire_wr_ack -0.729322 3.638433 -0.664064 -3.132141 -0.597309 -0.810042 0.652386 1.779605 0.730371 1.628733 -1.747265 2.013024 -0.918105 -1.500819 -3.193991 0.313920 0.069279 0.724435 -0.248919 -1.122077
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 -1.837071 1.262195 -1.863356 0.657317 0.073973 -1.428662 0.220022 -1.274505 1.453128 1.835899 0.031769 1.021364 -3.015024 -1.391459 -0.902590 1.127834 -1.147226 2.443094 2.040159 -1.206117
wb_dma_ch_arb/always_1 0.170864 2.586493 -0.331913 3.461559 -3.792909 -1.839335 -2.575236 -2.244802 -2.745600 2.185265 0.476658 0.264626 -3.405372 2.109643 0.491645 1.093990 -0.230187 -4.062585 1.392587 2.392685
wb_dma_ch_arb/always_2 0.143086 2.720074 -0.205994 3.175284 -3.892234 -1.819028 -2.555075 -2.171235 -2.794863 2.180046 0.587858 0.137034 -3.162937 2.092626 0.445892 1.058958 -0.166163 -4.085741 1.126008 2.364954
wb_dma/wire_ch0_txsz -1.673727 3.286299 -1.731584 -1.575184 0.860583 -3.442148 -0.586106 1.861612 -0.261027 2.191008 -3.521908 1.546284 -1.599450 -2.311993 -1.307310 0.893601 1.716777 2.386281 -2.206683 -0.803990
wb_dma_de/always_19 0.239874 0.279096 -0.449363 4.659127 -0.699715 0.021873 -0.375835 -1.509483 -1.942579 -0.069125 0.701677 1.292151 0.976614 -1.471100 1.937221 0.458122 1.622007 -3.135552 0.050249 1.156492
wb_dma_de/always_18 -0.575350 0.045487 -0.129921 -0.400637 1.633535 -1.766054 -2.030976 -2.793449 1.363852 3.625478 0.422875 -0.949857 0.735958 0.705492 -0.586410 -3.748521 -0.108173 0.699962 0.192533 -0.783117
wb_dma_de/always_15 -1.716103 2.522725 -2.368787 -1.757092 -0.235840 -3.237054 0.512178 1.470487 0.680913 2.036756 -1.246610 1.498998 -1.702283 -0.974257 -2.083189 0.684342 0.946364 3.100948 -0.852587 -0.524346
wb_dma_de/always_14 1.909115 0.341588 -1.478670 1.739136 -0.926800 -0.948974 0.170339 1.248078 -1.271335 -0.108111 -3.903685 2.010167 -0.829976 1.699425 -0.502516 -2.038677 0.460373 -0.491967 1.021694 3.370084
wb_dma_de/always_13 -2.098091 3.589591 0.340863 0.293705 -0.460985 -0.901296 -1.166681 0.095760 -1.717662 -0.941343 -2.997309 1.479246 1.695034 -2.860477 -1.126789 -0.075346 1.508119 1.723763 -1.373343 1.429202
wb_dma_de/always_12 -0.114137 1.514451 -0.567584 -2.412980 -0.950220 0.182187 0.494084 3.465808 0.349029 0.038290 -2.569428 2.234511 0.471315 -0.386883 -3.613335 0.278554 1.340546 -0.332510 0.004334 0.896251
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 3.765698 -0.604839 0.960647 -3.916134 2.367185 0.793766 2.337063 3.350002 -2.603671 -3.005177 -5.442688 -0.172604 3.123842 -2.262644 4.116051 -1.880577 -0.226623 -0.850398 -3.024942 2.765585
wb_dma_ch_sel/assign_155_req_p0/expr_1 -0.275542 -0.960557 -2.461568 0.609531 -0.100291 -2.242677 0.570282 1.495502 -0.740918 -0.261516 -2.705343 1.008427 0.910990 0.211967 0.301716 -0.900224 2.224362 2.712430 -1.166546 2.754674
wb_dma_ch_pri_enc/wire_pri13_out 0.451379 0.990358 0.428339 0.056517 -0.371571 1.496576 -1.406855 -0.095299 0.143154 -0.918191 -3.289569 1.007944 -1.360990 -0.148046 -1.655970 -0.491185 -1.650487 -0.045073 2.948012 1.141551
wb_dma_de/reg_read_r -1.752645 2.409991 -2.291622 -1.914410 -0.162673 -3.064589 0.661702 1.518834 0.691158 1.918484 -1.237180 1.446151 -1.428647 -1.162019 -2.012989 0.732950 1.072716 3.158008 -1.000481 -0.579917
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 0.533480 3.775627 -1.433526 -0.607521 -0.896278 -1.783931 0.221221 1.235590 0.197028 1.948833 -2.681834 2.529756 -3.385793 0.301045 -2.797283 -0.515891 -0.857673 0.008150 1.433795 0.088526
wb_dma/assign_9_slv0_pt_in -0.901913 0.719678 2.014740 -2.914744 -0.419790 1.223610 0.462880 -1.850422 -0.533270 3.069131 1.058294 -0.070397 -1.022393 -2.008343 -0.275394 -1.202117 0.479510 -1.025915 -0.502772 0.702389
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -0.412342 1.440692 -0.800158 2.248651 1.904254 -2.004610 -2.115971 -3.079251 -1.306782 0.638939 -4.526352 -0.286113 -2.084871 -2.094913 2.969870 -1.142029 -1.144021 3.114726 0.154119 0.485868
wb_dma_ch_rf/always_17/if_1/block_1 -0.995948 3.087867 0.363888 -2.632729 0.870339 -0.408583 -2.350728 2.477440 0.687146 2.200563 -2.668228 1.433841 -2.015489 -2.040198 -3.212816 2.022051 1.307006 -1.689079 -0.253301 -2.282097
wb_dma_ch_rf/assign_10_ch_enable/expr_1 0.864954 2.430815 0.673350 0.080237 -1.922592 0.734055 -3.767176 -3.250820 -0.998246 2.306774 2.476824 0.670313 3.017042 1.494311 -1.475773 -2.534571 4.226597 -2.321755 -0.217341 -1.232912
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond -1.110478 0.504302 -2.330101 -0.906898 -0.816113 -2.417272 0.227067 3.187581 0.118228 0.520758 -2.194557 1.774928 -0.430275 0.307373 -2.501274 0.578405 2.366650 1.985873 -0.630681 1.692223
wb_dma_de/assign_20_adr0_cnt_next/expr_1 1.465678 0.867002 -0.918938 -0.621765 -1.323238 0.035890 0.966385 0.944574 1.393280 -1.208704 1.762258 0.214885 1.002124 1.822413 -0.251758 -1.675941 -0.190878 2.722618 0.434346 -1.169982
wb_dma_ch_pri_enc/wire_pri2_out 0.514524 1.022772 0.589006 -0.040625 -0.375971 1.557138 -1.432392 -0.157312 0.073287 -0.968032 -3.293944 0.908346 -1.304042 -0.170594 -1.577366 -0.572570 -1.717386 -0.136929 2.932276 1.120262
wb_dma_ch_rf/wire_ch_adr1_we -0.606349 -1.092209 0.765520 -0.161865 0.002570 0.715483 -2.075385 0.163943 0.670450 0.654140 1.563687 -0.642244 -1.078563 0.611897 -0.953010 1.592201 0.674007 -1.931241 1.151886 -0.810398
wb_dma_ch_sel_checker/input_ch_sel 0.505865 0.714377 0.607584 -0.031796 0.239856 -0.381200 -1.618910 -1.000782 -0.953798 -0.742537 -1.938109 -0.797785 -0.506290 0.404602 0.710912 -1.138948 -0.956917 1.067120 0.156376 0.922469
wb_dma_ch_sel/input_ch1_adr1 -0.598670 -1.071323 0.719978 -0.169396 0.021982 0.697897 -2.110520 0.204075 0.674351 0.667156 1.557424 -0.607244 -1.074219 0.613446 -0.999683 1.589646 0.710463 -1.941482 1.151596 -0.840017
wb_dma/wire_slv0_pt_in -1.233834 0.772032 2.095639 -3.026487 -0.509694 1.146127 0.439055 -2.022521 -0.444985 3.365011 1.206918 -0.052432 -1.102855 -2.159834 -0.467219 -1.202881 0.464410 -0.972448 -0.541207 0.746945
wb_dma_rf/always_2/if_1/if_1/cond 0.024802 -0.951525 0.819053 -4.569240 -1.317291 0.423429 0.390567 1.975565 -2.347748 -1.628151 -2.606467 0.378916 2.188736 -1.565056 0.934595 -0.724730 0.759365 0.527948 -0.108953 5.639577
wb_dma_pri_enc_sub/reg_pri_out_d 0.504235 0.943644 0.441466 0.085251 -0.342555 1.576475 -1.375942 -0.122376 0.201820 -0.981910 -3.355889 1.005952 -1.403602 -0.187796 -1.678646 -0.477119 -1.729518 -0.037620 3.107087 1.168015
wb_dma_ch_pri_enc/always_4/case_1 0.445270 0.955493 0.560299 -0.066503 -0.334950 1.575102 -1.387967 -0.126964 0.149577 -0.907946 -3.144691 0.923029 -1.294306 -0.206268 -1.597966 -0.468369 -1.687815 -0.104317 2.889478 1.054634
wb_dma_ch_pri_enc/wire_pri29_out 0.467194 0.953231 0.477923 -0.008500 -0.317624 1.552566 -1.349972 -0.120512 0.167468 -0.956496 -3.203608 0.954804 -1.299648 -0.198244 -1.628313 -0.466302 -1.665293 -0.061162 2.927699 1.110852
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 -1.269219 2.059961 -1.208611 0.530154 0.316867 -1.908946 -1.392326 -2.312910 0.482417 1.175374 -1.833370 0.199298 -3.545271 -0.906676 -0.166237 -0.021427 -2.068163 3.529446 2.070586 -0.328069
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 -0.951287 3.024610 0.500895 -2.843513 0.859178 -0.184519 -2.246793 2.622298 0.631428 2.051701 -2.664300 1.455461 -1.751993 -2.104824 -3.200965 2.027135 1.401434 -1.862765 -0.388051 -2.265990
wb_dma_de/wire_read_hold 1.074021 1.086328 1.677742 -1.373240 -0.206268 2.519506 0.267489 0.425917 0.216660 -0.498059 -0.511130 0.574957 0.760577 -0.564027 -1.190357 -0.352278 -1.009015 -2.416971 0.706922 -0.693801
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.563455 -1.016864 0.683583 -0.202866 0.066988 0.642306 -2.063959 0.209855 0.704221 0.642187 1.509499 -0.598002 -1.115877 0.592447 -0.998104 1.564590 0.704629 -1.928258 1.132746 -0.852223
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.154143 -0.885849 -1.785223 1.511359 -0.347287 -0.567922 -0.030267 0.425225 0.948427 0.234429 -0.828881 1.244583 -1.654839 -0.045586 -1.147129 0.984697 0.198975 1.380490 2.243879 0.981617
wb_dma_ch_rf/wire_sw_pointer -3.335840 3.292799 2.399368 -0.201739 -0.961648 0.257967 -0.912970 -0.645981 -2.184803 -0.771172 -2.133282 0.552468 1.638241 -3.739363 -1.166904 0.424508 0.094889 0.825604 -2.210820 1.486497
wb_dma/wire_slv0_din 1.178363 -1.290752 3.305608 -8.612103 0.895933 1.045137 0.090150 -0.562903 -3.701247 0.835877 3.785274 -0.334591 3.633176 1.049321 -1.313116 0.912756 5.308745 -4.244608 -4.691061 -0.748673
wb_dma_ch_rf/input_dma_err 1.857885 0.386714 -1.368425 1.693025 -0.980812 -0.771846 0.078801 1.145574 -1.229255 -0.147244 -3.905093 1.985128 -0.767639 1.629444 -0.576363 -2.091353 0.378008 -0.599703 1.088050 3.294280
wb_dma_ch_sel/assign_158_req_p1 1.138706 1.158884 1.632829 -1.402104 -0.196134 2.558575 0.267688 0.511941 0.192941 -0.514888 -0.629595 0.621861 0.802478 -0.525652 -1.227134 -0.395480 -1.044091 -2.477053 0.710850 -0.677813
wb_dma_ch_rf/assign_17_ch_am1_we -3.310211 0.974540 2.340305 2.682972 -1.150429 0.752848 -0.756739 -0.278311 -1.090673 -0.708037 -0.084283 -0.168724 1.003338 -1.591877 -1.393949 1.349848 -0.248424 -0.999604 -1.847683 0.565493
wb_dma_ch_rf/assign_7_pointer_s -1.601172 -0.177547 1.788111 -1.428730 -1.108577 -0.091390 -0.885111 -1.096949 0.211000 2.213193 1.562318 -1.756256 0.356921 -0.206060 0.677899 0.006381 -1.258805 -0.462842 -1.427719 -0.294070
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.449044 0.941037 0.579275 -0.007577 -0.326754 1.571971 -1.359258 -0.171144 0.146913 -0.933426 -3.101889 0.872309 -1.277415 -0.190277 -1.534681 -0.481163 -1.678241 -0.080758 2.842057 1.070318
wb_dma_wb_slv/always_5/stmt_1 3.726481 -1.145542 -2.823051 1.763213 2.015627 -2.110986 3.253224 1.863611 -1.138325 -1.633038 -2.575822 0.987164 0.425999 1.036187 3.374074 -2.075128 0.796503 0.970551 -1.301947 1.659667
wb_dma_ch_sel/assign_161_req_p1/expr_1 1.048721 1.085992 1.621611 -1.402410 -0.212387 2.515097 0.268823 0.445491 0.196051 -0.462768 -0.505984 0.526090 0.779509 -0.553183 -1.133088 -0.315716 -1.021984 -2.379221 0.662436 -0.699497
wb_dma_wb_mast/assign_1 3.716860 6.263260 -0.175556 -2.209434 1.124231 -0.952522 2.454948 -0.120606 0.899432 0.747840 1.044477 0.498623 -4.362078 -0.531358 0.566673 -0.069866 -4.883807 -1.930661 1.475135 -4.399755
wb_dma_ch_sel/input_de_ack -1.041875 1.492852 -0.201566 0.112354 0.251735 -1.607441 -2.477535 -3.948831 -1.930949 -0.292235 -2.327013 -0.651032 -1.399238 -1.897809 2.587066 -1.104709 -0.899836 4.174335 1.322619 2.208622
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.047712 0.910700 -3.044548 2.406023 0.106783 -3.620224 2.768782 1.815979 -1.383037 1.578628 -0.455381 1.366565 -0.831566 2.149155 1.941978 -1.108410 1.400383 -2.602858 -1.770455 1.132857
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -0.287957 -0.097169 -3.723484 1.766699 -1.318565 -3.108639 1.370379 3.533243 0.422682 1.524268 -1.288155 3.078629 -2.429235 1.831321 -2.609037 0.796345 2.362526 0.310754 0.832128 2.108599
wb_dma_ch_sel/reg_valid_sel -0.923055 3.337030 1.081321 0.818601 2.757804 0.000091 -1.035508 -0.887171 -1.291863 -0.488037 -3.472971 1.795727 2.735736 -3.951619 -1.695268 -0.621974 1.598181 -0.401136 -2.318818 -1.292896
wb_dma_de/assign_63_chunk_cnt_is_0_d -0.008558 1.570656 -0.686190 -2.354030 -0.866068 0.066798 0.488244 3.507998 0.318095 0.015207 -2.725448 2.269936 0.396139 -0.315085 -3.534647 0.183640 1.311295 -0.274306 -0.008477 0.920146
wb_dma_de/assign_64_tsz_cnt_is_0_d -1.053784 2.379514 -0.173269 -3.011344 -0.211521 -0.197069 -1.142190 1.969661 1.450892 2.033803 -0.448380 1.395097 -1.970428 -0.895054 -3.835283 1.722337 0.595483 -0.918911 0.898358 -1.963200
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.474751 -0.074850 1.677060 -1.298213 -1.138392 -0.191250 -0.903820 -0.967279 0.133439 2.167346 1.366208 -1.696660 0.193493 -0.074819 0.746557 -0.011684 -1.233490 -0.500345 -1.357454 -0.188900
wb_dma_wb_mast/always_4/stmt_1 1.074069 1.066726 1.618904 -1.339124 -0.213728 2.440413 0.233932 0.457253 0.181372 -0.486830 -0.534358 0.546671 0.732512 -0.541347 -1.156260 -0.330271 -0.951477 -2.382270 0.675361 -0.666499
wb_dma_ch_sel/assign_375_gnt_p0 -0.951256 1.756417 -1.481737 4.314956 -3.772563 -3.926174 -3.044755 -2.645013 -3.069469 2.693430 1.224828 -0.383009 -3.898516 2.478822 1.528562 1.578046 0.900341 -2.202638 0.493778 2.932724
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.097009 1.094638 1.608578 -1.331154 -0.168802 2.543818 0.246826 0.491353 0.196736 -0.555181 -0.610025 0.576735 0.761645 -0.534914 -1.186981 -0.324855 -1.042705 -2.412544 0.761934 -0.694598
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.069853 0.788594 -3.155764 2.550269 0.179606 -3.615109 2.913064 1.972940 -1.249622 1.487856 -0.491022 1.513521 -0.979477 2.161254 1.856745 -1.043125 1.335289 -2.572597 -1.578780 1.093482
wb_dma/inst_u2 0.857236 2.111199 0.951121 -2.736309 -1.588018 -0.325394 -3.147289 -1.050631 -1.261876 1.166759 2.174015 -0.551962 2.488682 0.261139 0.555814 -1.670251 2.966729 -0.941623 -1.165786 -0.302744
wb_dma/inst_u1 -0.693516 2.022030 1.373008 -3.604063 -2.436438 0.303018 -1.510386 -1.915830 -1.294237 2.156810 2.727693 -1.027665 3.271808 -0.489770 0.182083 -0.772880 2.182088 -1.127629 -2.063960 0.152518
wb_dma/inst_u0 -1.403947 1.364186 3.008083 -5.360160 -2.322563 0.168498 -2.200047 -1.294822 -1.426763 3.611658 2.882562 -2.592158 2.487281 -0.187423 0.577950 0.470551 1.020279 -2.501438 -3.694049 -0.820800
wb_dma/inst_u4 -0.862192 2.916118 1.170280 -3.314971 -2.760731 -0.232367 1.795283 -2.918171 -1.394769 4.442586 0.671637 0.622990 -1.191882 -1.473690 -0.787014 -0.492874 -2.715047 -2.475946 -1.010033 -0.434102
wb_dma_ch_rf/assign_2_ch_adr1 -1.525817 -0.425724 2.657070 -0.862961 0.689291 0.876437 -3.748017 1.179870 0.416962 1.395979 -0.001999 -1.662295 -1.745124 -1.694001 -0.362580 1.848066 -0.620172 -2.943567 -0.025855 -1.015102
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.149474 -1.616097 -0.034663 0.955289 -1.792455 -0.036239 -1.660475 -1.613533 -0.559706 1.578734 -2.542371 -0.809584 -2.336249 0.884945 0.421570 -0.062094 -1.490615 0.985709 1.190605 2.381299
wb_dma_ch_rf/wire_pointer_s -1.515208 -0.082793 1.749969 -1.304351 -1.247850 -0.192511 -0.925783 -1.019328 0.142654 2.274464 1.455786 -1.783671 0.181821 -0.047713 0.824813 -0.021150 -1.300687 -0.517084 -1.396666 -0.185063
wb_dma_ch_sel/always_40/case_1/stmt_1 -1.189756 -1.206188 -0.438277 1.257884 -0.093372 -0.226263 -3.714683 -0.431000 0.661982 0.175728 -1.203443 -0.161322 -3.199493 0.954110 -1.405281 1.407225 -0.037315 0.419046 3.411075 0.999831
wb_dma_ch_sel/always_40/case_1/stmt_2 -0.631826 -0.119971 -1.117238 1.410383 -0.128095 -0.917948 -1.706199 -0.666650 -0.020530 -0.452359 -2.710386 0.400881 -2.110626 0.335564 -0.424524 -0.148242 -0.749990 2.327267 2.340131 1.857594
wb_dma_ch_sel/always_40/case_1/stmt_3 0.479948 0.770319 0.671814 -0.081613 0.174911 -0.455220 -1.671747 -1.102694 -0.998533 -0.695477 -1.925251 -0.840856 -0.482488 0.426206 0.711439 -1.158009 -0.924556 1.036853 0.101989 0.929545
wb_dma_ch_sel/always_40/case_1/stmt_4 -1.305780 0.137054 -0.292475 -0.939421 -1.629783 -0.503191 -2.177016 -1.780994 -0.729560 -1.367160 -0.710018 -0.052582 -1.385622 0.281096 -0.668784 -0.314763 -0.667257 3.503934 3.341832 3.513081
wb_dma_pri_enc_sub 0.478661 0.966367 0.492647 0.011549 -0.331149 1.482815 -1.406659 -0.145877 0.109997 -0.905031 -3.220530 0.915089 -1.302809 -0.165251 -1.547605 -0.494883 -1.619228 -0.020679 2.863061 1.145914
wb_dma_ch_rf/reg_ch_am1_r -3.364653 1.078439 2.322345 2.642723 -1.207449 0.677669 -0.757835 -0.248756 -1.161116 -0.630959 -0.129567 -0.151409 1.008399 -1.608565 -1.422200 1.329811 -0.155056 -0.976812 -1.971193 0.582830
wb_dma_de/assign_72_dma_err 1.970499 0.297952 -1.485372 1.717969 -0.791937 -0.893086 0.220326 1.160261 -1.241928 -0.257040 -3.993119 1.954789 -0.803174 1.595679 -0.329951 -2.101485 0.358808 -0.432071 1.082812 3.344769
wb_dma_de/reg_ptr_adr_low -0.550225 0.038150 -0.133464 -0.398049 1.523403 -1.774871 -1.990964 -2.643144 1.259879 3.545210 0.404796 -0.920982 0.788484 0.729418 -0.607702 -3.667617 0.062602 0.649165 0.101186 -0.698353
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.121888 -1.579059 -0.000009 0.987163 -1.735174 -0.018606 -1.714744 -1.633158 -0.530836 1.515138 -2.603097 -0.846422 -2.407033 0.913990 0.412289 -0.068734 -1.578140 1.011453 1.305148 2.361735
wb_dma_de/reg_state 1.458053 2.881939 -0.002102 -2.921473 -0.112828 -1.007336 -3.049677 -0.335059 -1.361150 -0.488251 3.013156 1.074922 2.388500 -0.487931 -0.466904 -1.335331 4.235740 -0.826685 0.434981 -0.018823
wb_dma_ch_rf/always_26/if_1 -3.772054 3.234586 2.596395 0.116096 -1.275541 0.359245 -1.125571 -0.843103 -2.120159 -0.795254 -1.818090 0.358255 1.546723 -3.646599 -1.335748 0.634592 -0.081020 0.797173 -2.097634 1.542548
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -1.097403 2.633400 0.943375 -4.192832 -3.473416 0.495149 -0.852367 3.103030 -0.558088 -3.352076 4.427660 2.464613 0.729588 0.557172 -5.091429 1.312904 3.232714 2.375681 0.507662 0.330148
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -0.373671 1.290131 -0.709387 2.247824 1.773496 -1.996596 -2.107769 -3.017307 -1.334467 0.653717 -4.288263 -0.407804 -2.007851 -1.974834 3.009465 -1.029789 -1.027997 2.946568 -0.024128 0.483482
wb_dma_ch_sel/assign_113_valid -0.296956 -0.884717 -2.402966 0.494217 -0.153656 -2.277748 0.536787 1.470507 -0.822274 -0.190837 -2.612817 0.974506 0.944605 0.229939 0.278511 -0.911233 2.322773 2.638555 -1.292743 2.780537
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.798874 -1.352400 -0.191031 1.548398 0.551557 0.058927 0.265283 -1.616527 -0.926163 -0.679467 -0.569699 -0.633835 1.191660 -0.059220 2.587799 -1.422601 -0.084335 0.677196 -0.423075 1.167132
wb_dma_inc30r/always_1 -1.190240 2.085847 0.582585 5.646916 -0.163807 -1.892992 -1.033594 2.031981 -0.127141 -0.012613 0.938710 -1.548312 -0.534473 2.822332 -0.654306 3.074082 0.929895 -4.288781 -3.610578 -2.730488
wb_dma_de/always_23/block_1/case_1/cond 1.323925 3.048425 0.244598 -2.904039 -0.183160 -1.069273 -3.513546 -0.437252 -1.504426 -0.266993 3.118726 1.038088 2.424675 -0.406077 -0.600899 -1.313273 4.538521 -1.111833 0.208171 -0.135888
wb_dma_ch_sel/assign_128_req_p0/expr_1 0.180006 1.143655 -4.011764 -0.134481 -0.164373 -3.225343 3.214774 4.622974 1.114931 1.833929 0.027920 2.745042 -1.109961 0.317354 -1.995833 2.046956 2.547487 -1.094836 -0.902624 -0.387587
wb_dma_de/always_8/stmt_1/expr_1/expr_1 -1.131574 0.449041 -2.227728 -1.039933 -0.748954 -2.365736 0.246828 3.090580 0.146410 0.540496 -2.065025 1.641348 -0.274593 0.272099 -2.371222 0.577979 2.376629 1.964504 -0.794438 1.556814
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -0.613376 -0.139796 -1.187157 1.482714 -0.110453 -0.999087 -1.695154 -0.601897 0.010430 -0.498304 -2.812833 0.385508 -2.157331 0.413723 -0.432169 -0.191867 -0.752803 2.381731 2.344877 1.863289
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -4.024877 2.381295 1.207410 -3.259010 -1.554244 -0.237792 -0.740158 -1.196339 0.927435 3.355540 3.205158 -0.397244 1.117369 -2.387707 -2.544646 1.486052 0.901484 0.628739 -2.128976 -2.671864
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 1.431606 -1.744615 -2.330555 2.972728 -1.326245 -2.762635 -0.810319 0.424884 -1.021097 3.425801 -1.459085 -0.045721 -4.285559 3.393134 1.432546 0.432638 0.277577 -3.261415 0.844102 2.454072
wb_dma_ch_sel/assign_148_req_p0 -0.322032 -0.885887 -2.380594 0.528291 -0.180820 -2.269801 0.491092 1.465071 -0.827407 -0.123234 -2.603823 0.980461 0.924286 0.255538 0.261750 -0.856306 2.308406 2.572437 -1.254613 2.756973
wb_dma_ch_sel/assign_155_req_p0 -0.357917 -0.918514 -2.284339 0.426132 -0.195097 -2.173218 0.537599 1.464291 -0.777229 -0.156917 -2.454850 0.954278 1.038828 0.189511 0.175781 -0.858759 2.352917 2.552880 -1.333267 2.646568
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -0.593227 -0.149683 -1.094102 1.418607 -0.102531 -0.954610 -1.697577 -0.647119 -0.064127 -0.508380 -2.792839 0.333082 -2.122037 0.402774 -0.384318 -0.197100 -0.728248 2.349480 2.284755 1.878487
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.479115 1.040504 0.646885 -0.121171 -0.387502 1.590919 -1.431985 -0.182613 0.073962 -0.856149 -3.145896 0.884059 -1.232949 -0.189485 -1.594655 -0.549753 -1.661850 -0.176949 2.816874 1.102383
wb_dma_ch_sel/always_8/stmt_1/expr_1 -1.346591 0.210036 -0.433871 -0.846507 -1.582806 -0.622939 -2.213361 -1.835248 -0.691406 -1.428378 -0.955359 0.010251 -1.560173 0.302919 -0.723944 -0.388630 -0.778204 3.806382 3.582007 3.660304
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -1.682862 -2.515205 0.646873 0.616164 -1.683552 0.579604 -3.540376 -1.260070 0.098499 2.224285 -0.999549 -1.317040 -3.250900 1.383318 -0.566738 1.449272 -0.663685 -0.919225 2.059112 1.439157
wb_dma_rf/input_dma_done_all -1.836860 2.555996 -2.208147 -1.843932 -0.247696 -3.116979 0.401497 1.340989 0.682515 2.026970 -1.262665 1.477064 -1.591507 -1.083185 -2.153766 0.652740 0.960810 3.152673 -0.840855 -0.548127
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.514716 -0.104839 1.766931 -1.432914 -1.106268 -0.100122 -0.839486 -1.026640 0.194513 2.233077 1.488191 -1.712564 0.318359 -0.169993 0.697968 -0.011411 -1.234910 -0.443480 -1.372985 -0.277346
wb_dma_de/assign_66_dma_done -2.096296 3.556301 0.514906 0.229257 -0.205586 -0.646636 -1.084206 0.180533 -1.601953 -1.071012 -3.072248 1.457906 1.797586 -3.086160 -1.160178 0.003468 1.397554 1.577191 -1.473582 1.226709
wb_dma/wire_ch4_csr -2.274031 2.186880 1.885302 -1.688534 -2.262858 -1.037910 -1.227028 -1.921999 -0.685495 2.714579 2.524195 -2.249735 1.640319 1.058635 -0.751990 -0.726437 0.174880 -0.165569 -3.633517 -0.792960
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.058257 1.077968 1.606963 -1.364216 -0.182448 2.489050 0.281568 0.458197 0.179665 -0.516190 -0.560179 0.572358 0.755592 -0.551306 -1.182681 -0.314890 -0.985806 -2.339495 0.739819 -0.680213
wb_dma_ch_sel/input_ch3_csr -1.958437 3.987365 1.617194 -1.431926 -0.493083 -2.105907 0.573766 -1.395585 -0.356229 1.186360 1.210620 -2.385964 2.853430 0.662714 -0.395150 -1.915608 -0.862010 1.666138 -4.857824 -1.365985
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.188295 -1.591899 -0.088818 1.097164 -1.788013 -0.053908 -1.729939 -1.651868 -0.485737 1.531515 -2.693074 -0.782928 -2.507631 0.894268 0.355471 -0.011966 -1.606051 1.094745 1.415184 2.395944
wb_dma_de/wire_adr1_cnt_next -0.282967 1.073803 -0.481532 4.120302 0.760150 -0.978106 -1.183810 1.475632 0.440393 0.217473 0.875190 0.380598 -1.444405 0.687840 -0.988430 2.657529 0.930843 -4.167303 0.200859 -1.702128
wb_dma/wire_de_adr0 0.362592 -1.613377 1.644599 0.170152 -4.437702 0.048333 -0.664120 -0.764626 -3.150171 0.187104 2.051610 -2.080516 2.547513 3.756195 2.283445 -1.595095 2.183977 0.277480 -5.092079 1.828802
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.454462 0.951577 0.504660 0.031663 -0.320292 1.554892 -1.402230 -0.179961 0.174142 -0.950210 -3.173127 0.924630 -1.328068 -0.196571 -1.606286 -0.454518 -1.713446 -0.064426 2.944379 1.102883
wb_dma_de/reg_adr0_cnt -1.135906 -0.696828 1.899689 2.684189 -4.274769 -0.010248 -1.312396 -0.083383 -3.232465 -1.027663 0.844248 -1.452711 3.230567 2.922757 1.072401 -0.785387 2.704171 0.339466 -5.510438 1.856910
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 0.525474 1.041792 0.645027 -0.091539 -0.355253 1.529299 -1.518597 -0.213777 0.036277 -0.922505 -3.216003 0.844163 -1.278746 -0.137679 -1.543952 -0.611142 -1.715605 -0.143815 2.814287 1.140361
wb_dma/wire_am0 1.514821 0.729839 -0.958428 -0.505839 -1.173016 0.040077 1.011924 0.967257 1.358362 -1.237137 1.645692 0.171406 0.995816 1.840595 -0.131502 -1.693587 -0.179102 2.639514 0.384297 -1.098665
wb_dma/wire_am1 -1.719228 0.557589 0.172631 3.722756 -0.054136 -0.165821 -0.696576 0.681144 -0.178012 -1.212269 -0.691841 0.532615 0.978701 -0.414765 -1.095683 1.010022 0.946561 -0.297442 -0.825554 0.037710
wb_dma_ch_sel/assign_137_req_p0/expr_1 -0.220237 -0.862169 -2.218061 0.491256 -0.181992 -2.165933 0.424292 1.305755 -0.864717 -0.173736 -2.566234 0.877033 0.922604 0.267091 0.327982 -0.943160 2.162996 2.580364 -1.211305 2.704898
wb_dma_ch_sel/assign_140_req_p0/expr_1 -0.400214 -0.764067 -2.408562 0.435438 -0.232017 -2.297287 0.461718 1.586463 -0.737657 -0.159165 -2.607809 0.988501 0.880677 0.246618 0.046314 -0.800401 2.319238 2.692492 -1.234629 2.669880
wb_dma_ch_rf/always_22/if_1/if_1 1.500066 0.960642 -0.899316 -0.757868 -1.306488 0.005939 0.911436 0.916700 1.371659 -1.203587 1.670446 0.239436 0.966193 1.803297 -0.291810 -1.776227 -0.253400 2.797868 0.459655 -1.149828
wb_dma_de/assign_69_de_adr0 0.444000 -1.444950 1.636164 -0.132141 -4.340497 0.145379 -0.536189 -0.559196 -2.960459 -0.079609 2.203354 -2.052258 2.710988 3.685196 2.130354 -1.546796 2.183295 0.406028 -5.032393 1.580063
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.448540 -0.560285 -2.078178 1.726293 -0.565901 -2.508851 1.582475 1.455998 -1.356453 0.758661 -0.778300 1.124743 0.411743 1.908096 1.001248 -1.564729 2.133793 -0.417924 -1.812567 2.265753
wb_dma_de/wire_mast0_go 1.127007 1.129153 1.672039 -1.402546 -0.187853 2.596182 0.273409 0.524983 0.169122 -0.500273 -0.594967 0.602985 0.771823 -0.581189 -1.227437 -0.329040 -1.017375 -2.486232 0.726320 -0.710609
wb_dma_wb_slv/input_slv_din 2.742502 -0.219791 -0.169351 -2.170378 -0.967378 1.911982 2.241756 0.082128 -0.259972 1.878059 4.520641 0.420508 1.059460 1.512483 1.245498 0.832636 2.890481 -4.524489 -0.901929 -2.733912
wb_dma_de/always_3/if_1/if_1 -0.457666 1.043761 -0.418742 4.228079 0.825868 -0.936979 -1.275101 1.515338 0.505707 0.127574 0.793090 0.438747 -1.467318 0.575687 -1.153305 2.764451 0.910616 -4.071771 0.295068 -1.718337
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.161777 -1.608219 -0.039121 1.025369 -1.812097 -0.025514 -1.727092 -1.651274 -0.549846 1.609895 -2.476428 -0.856892 -2.387936 0.945990 0.429919 -0.032614 -1.513099 0.972085 1.244244 2.358334
wb_dma_ch_sel/always_47/case_1 -1.702300 0.552415 0.095079 3.725579 -0.110400 -0.221901 -0.688797 0.626530 -0.153217 -1.162086 -0.722114 0.568124 0.923536 -0.358441 -1.107476 0.999828 0.930560 -0.246540 -0.743570 0.086649
wb_dma_ch_sel/assign_152_req_p0 -0.403914 -0.846984 -2.309621 0.400076 -0.275939 -2.287907 0.444867 1.447769 -0.809167 -0.054772 -2.470801 0.894811 0.960920 0.237274 0.181325 -0.845986 2.327586 2.586532 -1.383767 2.647111
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -0.483038 1.278067 -0.802307 2.251216 1.818170 -1.980735 -2.103320 -3.047104 -1.204175 0.698229 -4.260949 -0.362109 -2.076335 -2.073317 2.994230 -1.013995 -1.110497 3.096518 0.108977 0.412115
wb_dma_de/reg_de_adr0_we 0.772047 -1.350281 -0.129520 1.492145 0.551100 0.083030 0.259708 -1.572161 -0.870708 -0.653172 -0.489637 -0.689289 1.164943 -0.010296 2.561271 -1.396265 -0.093400 0.611983 -0.445682 1.101298
wb_dma_ch_sel/assign_114_valid -0.399915 -0.771188 -2.365544 0.284014 -0.208641 -2.285461 0.569609 1.541275 -0.808052 -0.027317 -2.454222 0.985750 1.061618 0.160741 0.094942 -0.824150 2.388366 2.580953 -1.406478 2.604618
wb_dma_ch_rf/assign_4_ch_am1 -3.208016 1.030724 2.295550 2.492635 -1.196973 0.644277 -0.807656 -0.311709 -1.148680 -0.550513 -0.231945 -0.181285 0.844343 -1.553444 -1.349600 1.254126 -0.281604 -0.915352 -1.855961 0.669709
wb_dma_de/wire_dma_done_all -1.751014 2.515640 -2.334427 -1.800063 -0.269362 -3.197506 0.562296 1.450190 0.663599 2.057039 -1.235349 1.507136 -1.701761 -1.061655 -2.057731 0.734681 0.981107 3.094945 -0.851219 -0.533996
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.209783 0.845943 -3.171569 2.495519 0.219774 -3.717993 2.863559 1.881544 -1.292444 1.473911 -0.616271 1.412486 -1.002486 2.229712 1.999784 -1.179261 1.280285 -2.435469 -1.631082 1.151841
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -0.952659 3.446683 1.118982 0.564518 2.839288 0.101200 -0.943659 -0.834839 -1.246631 -0.505453 -3.516427 1.948679 2.865421 -4.199915 -1.869284 -0.555916 1.661795 -0.371639 -2.323734 -1.429676
wb_dma_wb_slv/input_wb_data_i 4.465724 1.039708 2.174996 -6.264226 4.550459 -3.833874 -1.836634 -0.928729 -2.804628 1.298275 -0.823424 -3.985332 1.420486 2.040418 3.748286 -3.684376 -0.239117 -1.360590 -5.721282 -1.828670
wb_dma_de/input_nd -0.398669 -0.096528 -3.722815 1.781476 -1.447672 -3.084477 1.269432 3.478253 0.432076 1.595235 -1.301772 3.110499 -2.457303 1.843122 -2.777741 0.792552 2.347023 0.309035 0.995910 2.183932
wb_dma_ch_sel/assign_126_ch_sel -0.293121 1.163072 0.926338 -1.417881 -4.413578 1.309988 -1.914313 1.463589 -2.580926 0.026716 0.465386 -0.072356 2.045323 -0.375239 1.673309 2.115782 3.828941 -2.193364 -2.288709 1.313681
wb_dma/wire_mast1_err 1.979211 0.483432 -1.361893 1.622308 -0.895548 -0.831709 0.162634 1.282123 -1.276410 -0.211545 -3.976680 2.004360 -0.749237 1.597219 -0.567455 -2.097895 0.409888 -0.578874 1.043723 3.296874
wb_dma_de/wire_ptr_valid -1.789957 -0.821813 0.428452 -1.212386 -1.500844 0.104916 -4.088086 -1.518396 -0.183852 -0.690268 0.791573 -0.631430 -2.169440 0.820342 -1.495245 1.175514 0.165910 1.489912 4.115947 2.599944
wb_dma/wire_ch_sel -1.465209 0.424003 -0.035984 -4.785440 -2.962843 1.730547 -1.559084 -2.810652 -1.516611 0.349418 0.896711 -0.472189 1.732254 -4.246577 3.557609 0.915866 1.502128 2.717410 1.762488 2.531913
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -1.653572 -2.475250 0.554820 0.793693 -1.702354 0.480200 -3.685166 -1.339728 0.099317 2.162666 -1.146063 -1.309059 -3.440730 1.490631 -0.588795 1.448015 -0.746961 -0.826717 2.329977 1.568331
wb_dma_de/always_12/stmt_1/expr_1 -0.030108 1.525344 -0.658632 -2.345870 -0.886656 0.162721 0.466494 3.533624 0.308064 -0.084700 -2.812113 2.235481 0.471503 -0.384344 -3.576718 0.199864 1.300330 -0.303312 0.022291 0.951585
wb_dma/wire_dma_req -1.052402 1.688878 0.067702 -0.188189 0.373167 -1.513808 -2.538260 -4.035616 -1.944731 -0.276339 -2.290758 -0.782449 -1.300421 -2.138537 2.664482 -1.121836 -1.019595 4.063060 1.061952 1.961627
wb_dma_ch_sel/assign_136_req_p0 -0.420526 -0.991956 -2.379538 0.581034 -0.252536 -2.218980 0.470454 1.466623 -0.797689 -0.179841 -2.544271 0.959108 0.987775 0.236287 0.178343 -0.843017 2.312231 2.629039 -1.227382 2.766111
wb_dma_ch_rf/assign_5_sw_pointer -3.436542 3.331405 2.494607 0.069726 -0.939175 0.391726 -1.082083 -0.609890 -2.116209 -0.942502 -2.294983 0.523278 1.477147 -3.724261 -1.263353 0.532313 -0.099449 0.767796 -2.040769 1.503183
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 -1.279684 1.986663 -1.180528 0.532791 0.246840 -1.851593 -1.403855 -2.183609 0.437230 1.164024 -1.744412 0.177808 -3.431483 -0.868832 -0.196083 -0.006557 -1.981483 3.358128 2.034203 -0.250327
wb_dma_ch_rf/always_25/if_1/if_1/cond -3.169383 0.993703 2.252555 2.489041 -1.212812 0.654260 -0.757759 -0.307802 -1.142830 -0.584820 -0.080568 -0.184818 0.879049 -1.439243 -1.370850 1.276557 -0.273573 -0.941389 -1.796320 0.612906
wb_dma_ch_sel/assign_97_valid/expr_1 -0.605973 1.683874 -1.344642 3.889823 1.522011 -5.575558 -1.426942 1.729389 -0.542561 1.084116 -2.093586 -1.317858 2.795573 3.607041 -0.029303 -3.300223 3.275018 1.917710 -6.617168 -0.775699
wb_dma_de/always_9/stmt_1 -1.185173 2.691576 -1.416983 -3.160198 -0.158580 -2.341818 2.160567 2.188648 0.717143 2.453238 1.215335 1.254368 0.410550 -1.460646 -1.735852 0.900174 1.827778 1.010546 -3.042605 -2.205737
wb_dma_de/input_pause_req 0.703780 0.996353 1.245507 -6.038442 -2.621398 2.763148 -1.316440 -0.724995 -2.493268 -0.209516 -0.074287 1.481648 4.081428 -2.925813 -0.005057 -0.810971 3.215606 -1.542992 1.235146 3.670266
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -0.492661 1.434568 -0.730467 2.223889 1.881806 -1.986166 -2.184803 -3.144432 -1.222677 0.684254 -4.447849 -0.368235 -2.130359 -2.171315 2.956697 -1.069471 -1.179599 3.137311 0.128606 0.410510
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 -1.953341 2.271086 -0.529902 -1.697368 -1.216758 -1.528280 -1.805805 -3.288894 -0.236743 0.203682 0.095135 -0.145715 -2.817086 -0.891010 -0.469141 -0.165904 -1.908511 4.699771 3.233006 1.468501
wb_dma_de/wire_dma_busy -1.575553 -0.954285 -0.843488 -3.525000 -2.828189 2.343300 -0.695581 1.677652 -0.019238 1.357192 0.017167 1.273577 1.804839 -3.649051 0.773743 3.012415 3.601956 -0.935438 1.008905 1.411940
wb_dma_ch_sel/always_37/if_1/if_1/cond -1.278905 2.020718 -1.236305 0.561560 0.261416 -1.873097 -1.389948 -2.231697 0.524013 1.178699 -1.801807 0.215336 -3.492583 -0.896994 -0.135816 0.039856 -2.045104 3.423244 2.060979 -0.350180
wb_dma_ch_pri_enc/always_2/if_1 0.505715 0.983182 0.582614 -0.054410 -0.330880 1.481800 -1.437742 -0.174524 0.096472 -0.934670 -3.137755 0.832372 -1.210702 -0.131075 -1.518903 -0.552894 -1.683951 -0.076563 2.750411 1.084215
wb_dma_de/always_6/if_1/stmt_1 -2.596301 1.399042 -1.882257 -1.326386 0.843246 -2.484984 -1.064631 3.060145 1.374596 3.292359 -0.479541 1.791121 -2.322658 -1.939547 -2.850387 3.404938 3.180489 -0.244367 -0.995835 -2.385530
wb_dma_ch_rf/input_de_txsz_we -0.110774 1.283622 -3.805468 -1.722663 1.948708 -2.474770 3.821720 2.881512 1.868119 0.490792 -1.047028 2.267011 -1.352028 -2.242390 -0.522420 1.432071 0.660707 3.495309 -0.421070 -1.928884
wb_dma_wb_if/input_wb_addr_i 2.756563 3.091089 4.606788 -5.783244 -0.156442 1.305653 0.231894 -0.182634 -3.632962 0.567256 0.329016 -2.085748 0.032827 -0.398150 2.055820 -0.998816 0.720629 -3.317754 -5.204085 -1.007996
wb_dma_ch_sel/always_7/stmt_1 -1.278516 1.906644 -1.155154 0.534930 0.278283 -1.845282 -1.415339 -2.184718 0.509652 1.159198 -1.772233 0.193629 -3.445688 -0.896443 -0.156727 0.039098 -1.995028 3.392866 2.052181 -0.297800
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 0.966625 2.334319 0.680097 0.105760 -1.939822 0.659819 -3.713884 -3.269860 -0.994502 2.300348 2.502841 0.607473 2.793043 1.629752 -1.312414 -2.562541 3.948611 -2.302930 -0.195968 -1.171198
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 1.350255 5.484698 -0.934920 -3.916179 -2.231302 -2.485217 0.242001 0.262628 -0.482914 -0.024073 -0.012950 1.617184 -4.854431 1.081737 -2.271280 -0.958394 -2.789445 2.607808 3.285721 1.199890
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.948257 0.917521 -2.989652 2.313150 -0.021680 -3.641932 2.725499 1.815576 -1.334493 1.672381 -0.383302 1.370594 -0.892102 2.198810 1.829028 -1.125215 1.422296 -2.575102 -1.800599 1.173351
wb_dma_ch_rf/always_4/if_1/block_1 -3.563481 -0.198115 3.269979 -4.804553 -1.311072 0.160318 -2.476811 -3.549710 -0.101304 2.844542 2.645648 -2.720387 1.484580 -0.312891 -1.617093 0.619594 -0.851106 0.695276 -2.077501 -1.086070
wb_dma_de/reg_dma_abort_r 2.019062 0.308889 -1.468559 1.725850 -0.804277 -0.896211 0.247617 1.315645 -1.277290 -0.237432 -3.972537 2.021377 -0.792800 1.660102 -0.448552 -2.091965 0.462726 -0.527564 1.016384 3.327347
wb_dma_ch_sel/input_ch2_txsz -1.290135 1.929039 -1.211041 0.608198 0.269880 -1.863954 -1.394724 -2.207420 0.506831 1.132084 -1.801809 0.209113 -3.487366 -0.871346 -0.134764 -0.010466 -2.025087 3.471501 2.081365 -0.281115
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.055426 1.085884 1.652974 -1.423013 -0.208744 2.461258 0.226849 0.432574 0.163258 -0.435488 -0.446987 0.503223 0.784136 -0.527149 -1.123430 -0.354232 -0.978799 -2.439804 0.599216 -0.738177
wb_dma_ch_sel/input_ch5_csr -2.262143 2.112592 1.846305 -2.003352 -2.153260 -1.064620 -1.180589 -1.933423 -0.641974 2.829700 2.493699 -2.133365 1.432735 0.931127 -0.807375 -0.758232 0.108826 -0.040913 -3.476696 -0.747445
wb_dma_ch_sel/assign_150_req_p0 -0.307820 -0.806492 -2.421060 0.562866 -0.229307 -2.380898 0.432641 1.455444 -0.894259 -0.096556 -2.694665 0.977563 0.919537 0.318119 0.264239 -0.956208 2.309129 2.582732 -1.288327 2.835735
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.066986 1.068697 1.591184 -1.376230 -0.210209 2.494847 0.249336 0.447804 0.173108 -0.486488 -0.539300 0.538276 0.751711 -0.554561 -1.150013 -0.337783 -1.010148 -2.373890 0.736268 -0.713627
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.796608 -1.388951 -0.164879 1.557156 0.537772 0.081320 0.302114 -1.612981 -0.921935 -0.648898 -0.469770 -0.697163 1.258951 0.025567 2.652656 -1.425560 -0.071160 0.632664 -0.491022 1.131222
wb_dma/wire_ndr -0.459579 -0.072765 -3.641665 1.755195 -1.440738 -3.040999 1.225850 3.404220 0.413089 1.616490 -1.246879 3.060272 -2.415911 1.796477 -2.698955 0.824354 2.364904 0.321873 0.887297 2.127939
wb_dma_ch_sel/always_43/case_1/stmt_4 -0.616782 -0.075665 -1.082118 1.358689 -0.161945 -0.990161 -1.693686 -0.650124 -0.078659 -0.423724 -2.694401 0.335428 -2.077931 0.350416 -0.416001 -0.209210 -0.673655 2.318599 2.170337 1.818775
wb_dma_ch_sel/always_43/case_1/stmt_3 -1.336731 1.950880 -1.240815 0.618649 0.312704 -1.922654 -1.348227 -2.292237 0.578343 1.181614 -1.756868 0.190858 -3.528431 -0.931410 -0.156315 0.031683 -2.065629 3.497871 2.119309 -0.360274
wb_dma_ch_sel/always_43/case_1/stmt_2 0.910388 3.960745 2.106339 -2.225940 0.522577 1.068607 -1.106254 -2.196234 -0.217217 0.404970 -1.630117 -0.413060 -1.140406 -1.466927 -0.196403 -1.328071 -3.238705 -0.131844 0.644196 -1.910717
wb_dma_ch_sel/always_43/case_1/stmt_1 -1.746956 3.292931 -1.633976 -1.608549 0.736434 -3.377743 -0.643895 1.867797 -0.256364 2.229821 -3.370100 1.459931 -1.518234 -2.219307 -1.388616 0.954109 1.784393 2.238789 -2.287248 -0.860371
wb_dma_de/always_19/stmt_1/expr_1 0.199554 0.587886 -0.413663 4.416182 -0.649709 0.028480 -0.470809 -1.457437 -1.918998 -0.126948 0.548582 1.389754 0.936223 -1.593876 1.722668 0.489837 1.600829 -3.007020 0.088108 1.055736
wb_dma_ch_rf/wire_ch_err_we 1.927208 0.450638 -1.400103 1.685308 -0.918428 -0.908781 0.019903 1.126823 -1.334644 -0.181017 -4.108866 2.047410 -0.878460 1.592841 -0.548329 -2.108835 0.356063 -0.472571 1.113746 3.430561
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 0.297816 -0.118722 0.497186 -2.977645 -2.831186 2.354715 -0.986634 0.584042 -1.313754 1.242808 0.152885 0.706699 1.395128 -2.282858 1.809935 1.417066 2.513117 -2.658207 0.603174 1.656257
wb_dma_rf/wire_ch1_adr1 -0.558292 -0.997414 0.782564 -0.280006 0.051545 0.743335 -2.031572 0.198394 0.668081 0.624465 1.630319 -0.629019 -1.005732 0.581941 -0.951548 1.576061 0.702919 -1.987976 1.041092 -0.923989
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 1.460795 0.680597 -0.675731 -3.370615 -0.604002 -2.957897 -1.718435 1.314201 0.420403 -1.523971 2.197112 -1.134695 0.960350 5.774577 -2.623726 -3.934286 1.535444 3.766056 -0.193426 1.310654
assert_wb_dma_wb_if/input_pt_sel_i -2.753553 1.316973 1.485944 -2.366982 -3.082000 0.286961 -0.550461 -2.727114 -1.122121 2.524417 1.550614 -0.392240 2.292995 -0.821956 -1.500591 0.997902 -1.021160 -1.467277 -1.936723 -1.376933
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 3.063967 0.968620 -3.117500 2.389992 0.094604 -3.707588 2.799434 1.944736 -1.340143 1.625539 -0.470350 1.449597 -0.940566 2.183069 1.873737 -1.095569 1.391853 -2.529282 -1.796785 1.140750
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.132199 1.146703 1.679666 -1.428195 -0.257348 2.533195 0.281742 0.469746 0.128311 -0.491863 -0.495768 0.576081 0.831741 -0.559018 -1.158272 -0.356299 -0.973170 -2.486832 0.627395 -0.714495
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -0.606056 -0.143147 -1.157822 1.426920 -0.089690 -0.951429 -1.651810 -0.554613 -0.022598 -0.442747 -2.748115 0.414394 -2.100156 0.344392 -0.477393 -0.154325 -0.708848 2.361064 2.303080 1.813364
wb_dma_rf/input_paused 0.352516 0.593378 1.224931 -1.535780 1.828823 0.815322 -0.543168 -1.977850 -0.450507 -0.440969 0.670720 0.344435 1.810073 -1.303276 -1.275814 -0.933461 0.475680 -0.585217 0.016261 -0.838776
wb_dma/wire_mast0_adr -0.586620 0.033547 -0.135000 -0.380966 1.634307 -1.805445 -2.023678 -2.806621 1.348648 3.698482 0.467772 -0.948327 0.737167 0.740462 -0.584836 -3.798116 -0.080430 0.723489 0.184287 -0.791577
wb_dma_ch_pri_enc/inst_u8 0.498600 0.950161 0.532049 -0.008411 -0.309857 1.486427 -1.440222 -0.191759 0.078120 -0.910303 -3.229023 0.876715 -1.247138 -0.142064 -1.499300 -0.570004 -1.704025 -0.063517 2.808998 1.128357
wb_dma_ch_sel/assign_148_req_p0/expr_1 -0.405146 -0.831137 -2.278795 0.243216 -0.204208 -2.192902 0.553556 1.457788 -0.801318 -0.110114 -2.444959 0.928023 1.076382 0.106822 0.181023 -0.822397 2.331075 2.619734 -1.422246 2.613256
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.254562 -0.246460 -0.772141 -2.501668 1.219648 0.065755 2.524293 2.735985 0.512999 -0.923055 -0.135518 0.603061 2.147923 -1.632246 -0.037836 0.798488 1.537470 0.748289 -2.154372 -0.937785
wb_dma_ch_arb/always_2/block_1 0.062801 2.895824 -0.264537 3.320033 -3.983222 -1.907056 -2.769238 -2.125676 -2.803988 2.273860 0.523715 0.319769 -3.397985 2.125845 0.254799 1.188457 -0.071146 -4.184195 1.321303 2.407607
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 -1.583615 2.622422 -2.275265 -1.822119 -0.229446 -3.216055 0.534765 1.430892 0.582323 1.991579 -1.354495 1.460286 -1.687849 -0.980542 -1.936896 0.589866 0.939494 3.083991 -0.934152 -0.505236
wb_dma_ch_sel/always_40/case_1/cond -1.784926 -0.759591 0.363593 -1.150532 -1.451504 0.043968 -4.075275 -1.465153 -0.151619 -0.703646 0.728071 -0.611551 -2.271004 0.882710 -1.577818 1.155411 0.128653 1.599352 4.136425 2.613747
wb_dma_ch_rf/assign_22_ch_err_we 1.877074 0.300481 -1.499307 1.797482 -0.883091 -0.982336 0.143129 1.197784 -1.324419 -0.151027 -3.927732 1.974118 -0.783475 1.721036 -0.418483 -2.066523 0.474804 -0.425581 0.982983 3.374417
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.957296 0.918800 -3.047754 2.415210 -0.005868 -3.676369 2.683597 1.837262 -1.382973 1.666710 -0.422994 1.414477 -0.859293 2.203018 1.818777 -1.127210 1.470004 -2.586243 -1.807554 1.206226
wb_dma_ch_rf/wire_pointer -3.910112 -1.009415 1.806881 -4.534069 -1.434364 0.949528 -4.599734 -3.880063 0.122233 -0.243046 2.377564 -1.433903 -0.252988 0.181723 -3.919748 1.896737 0.395290 2.759317 3.239039 1.101025
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.494028 1.013285 0.694054 -0.163627 -0.317797 1.623213 -1.438917 -0.203920 0.085585 -0.905465 -3.076426 0.817616 -1.182379 -0.217126 -1.517092 -0.500974 -1.656178 -0.167372 2.760205 0.995511
wb_dma_ch_pri_enc/wire_pri19_out 0.358822 0.941790 0.486396 0.035415 -0.373885 1.405964 -1.475198 -0.264037 0.117703 -0.887091 -3.183105 0.856565 -1.368892 -0.143327 -1.534936 -0.494152 -1.653250 0.055928 2.912452 1.137305
wb_dma_ch_sel/assign_5_pri1 -0.070030 0.183169 -0.149719 0.100584 -0.534835 2.003256 0.243219 0.862512 1.160664 -0.270252 -1.314065 1.770294 -0.842602 -0.621796 -2.324128 0.657166 -0.841015 -1.084279 2.908757 0.218610
wb_dma_rf/inst_u26 1.967028 0.340811 -1.390222 1.675193 -0.828438 -0.931653 0.116072 1.092040 -1.380176 -0.208426 -3.998399 1.904404 -0.688740 1.613150 -0.291180 -2.164178 0.418682 -0.449906 0.871901 3.386534
wb_dma_rf/inst_u27 1.910651 0.294395 -1.416641 1.717301 -0.815420 -0.867079 0.121231 1.151587 -1.260303 -0.224622 -3.931563 1.918275 -0.762251 1.637818 -0.462517 -2.052521 0.397407 -0.450903 1.051407 3.309345
wb_dma_de/always_23/block_1/case_1/block_10 -0.394028 1.380924 -0.724650 2.220798 1.835708 -1.972629 -2.175848 -3.099828 -1.313905 0.663011 -4.455195 -0.355354 -2.047005 -2.064950 3.000431 -1.125743 -1.137873 3.034973 0.085263 0.501607
wb_dma_de/always_23/block_1/case_1/block_11 -0.400990 0.413559 -1.331796 2.194738 0.867006 -1.675472 -1.020367 -3.755284 -0.442940 0.334407 -2.194064 -0.539105 -2.092774 -0.791969 2.540411 -1.426551 -1.971874 3.896299 1.498503 0.852012
wb_dma_rf/inst_u22 1.803178 0.370978 -1.302395 1.670288 -0.997038 -0.752425 0.054178 1.140194 -1.251199 -0.079647 -3.798745 1.961460 -0.688490 1.642614 -0.606208 -2.019274 0.444694 -0.651741 1.052731 3.283798
wb_dma_rf/inst_u23 2.032229 0.242385 -1.374061 1.646201 -0.729970 -0.675001 0.278001 1.189314 -1.202916 -0.302724 -3.927956 1.972421 -0.732771 1.473429 -0.407628 -2.010583 0.323016 -0.574027 1.122110 3.202076
wb_dma_rf/inst_u20 1.870355 0.435997 -1.310901 1.591440 -0.874287 -0.765323 0.062863 1.114639 -1.258806 -0.191630 -3.989081 1.939593 -0.755628 1.554697 -0.509930 -2.104546 0.322694 -0.501564 1.080601 3.303904
wb_dma_de/assign_86_de_ack -1.062148 1.718988 -0.103541 -0.004390 0.370772 -1.683345 -2.574106 -4.186844 -1.978019 -0.279371 -2.427966 -0.757451 -1.445617 -2.033646 2.728914 -1.269904 -1.055591 4.354589 1.193779 2.164369
wb_dma_rf/inst_u28 1.859754 0.419320 -1.266640 1.602836 -0.920401 -0.764830 -0.004240 1.077324 -1.303063 -0.184658 -4.015284 1.977494 -0.746943 1.538251 -0.573220 -2.108191 0.372876 -0.551235 1.116285 3.357575
wb_dma_rf/inst_u29 1.937610 0.381659 -1.395743 1.698577 -0.868476 -0.884955 0.159047 1.125748 -1.314056 -0.186510 -3.976636 1.962981 -0.765697 1.633762 -0.447307 -2.108133 0.389227 -0.486830 1.050428 3.348745
wb_dma_ch_sel/always_1/stmt_1 -1.005009 1.783817 -0.090867 -0.088252 0.386993 -1.714248 -2.606028 -4.000354 -1.958900 -0.306304 -2.565065 -0.643941 -1.462653 -2.063567 2.649680 -1.250541 -1.021096 4.321366 1.266214 2.162036
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -1.835114 1.901869 0.479565 -3.309208 0.877996 0.075360 0.839347 -0.836259 1.158579 1.162119 1.699589 -0.583938 1.067337 -3.127297 -0.206934 1.000806 -0.388042 1.849404 -1.738332 -3.326141
wb_dma_ch_sel/assign_142_req_p0/expr_1 -0.512992 -0.887285 -2.287410 0.332187 -0.238325 -2.196776 0.441034 1.422904 -0.794739 -0.102502 -2.451957 0.888178 1.068060 0.133839 0.127087 -0.792261 2.330546 2.690644 -1.364749 2.663042
wb_dma_rf/inst_check_wb_dma_rf -2.583328 0.879423 4.081490 -1.428237 -0.544107 1.177517 -2.034595 0.163630 -1.186805 1.245005 -0.587016 -1.789960 -0.534854 -3.178884 0.149478 0.981286 -1.953380 -2.119500 -2.312326 0.120066
wb_dma_rf/reg_wb_rf_dout -0.437206 -0.584905 6.019097 -8.502973 0.787329 1.929030 -1.201011 0.349109 -4.414077 0.969668 2.405591 -1.478263 2.855021 -1.443927 -0.953653 1.473316 3.469661 -5.348036 -6.227350 -0.514789
wb_dma/input_dma_req_i -1.163800 1.730025 -0.174416 0.155162 0.382309 -1.663416 -2.602853 -3.962909 -1.851032 -0.173904 -2.576130 -0.575561 -1.619378 -2.091176 2.508688 -0.980773 -1.049055 4.212995 1.363027 2.032462
wb_dma_de/input_am1 -1.640700 0.600387 0.131585 3.595047 -0.083885 -0.181174 -0.693448 0.634131 -0.121890 -1.181358 -0.742126 0.578298 0.903184 -0.403060 -1.115315 0.953911 0.879106 -0.238474 -0.704863 0.073155
wb_dma_de/input_am0 1.500416 0.800638 -0.961878 -0.573122 -1.282054 0.031175 0.973780 0.968748 1.381310 -1.229590 1.713281 0.217067 0.963540 1.849975 -0.207294 -1.728856 -0.202813 2.704504 0.408176 -1.134640
wb_dma_ch_sel/reg_next_start -0.972028 3.403844 0.965057 0.944480 2.848195 -0.073512 -1.080176 -0.804866 -1.232151 -0.576183 -3.727327 1.934397 2.755505 -3.965694 -1.838778 -0.637418 1.677847 -0.252288 -2.248505 -1.288589
wb_dma_ch_sel/input_ch4_csr -2.061589 2.189837 1.860368 -1.954643 -2.146534 -1.137161 -0.973303 -1.665168 -0.832151 2.606566 2.364774 -2.231074 1.774870 1.002236 -0.608495 -0.834196 0.276559 -0.153253 -3.920854 -0.730939
wb_dma/wire_mast0_dout -1.360132 2.154374 2.998871 -4.332283 -1.265085 -1.247833 -0.339639 -2.736003 -2.398909 1.434032 4.124283 -2.015906 -0.105430 -1.748187 0.026763 -1.244623 -0.500436 0.270585 -3.003857 1.010916
wb_dma_ch_sel/assign_107_valid -0.385711 -0.870891 -2.408000 0.494525 -0.174566 -2.234474 0.473703 1.461270 -0.726798 -0.164752 -2.560634 0.999857 0.902323 0.191336 0.130677 -0.803653 2.292998 2.650400 -1.162181 2.709335
wb_dma/wire_next_ch -2.141972 3.506458 0.509826 0.157498 -0.309751 -0.787184 -1.083470 0.113663 -1.631725 -1.002415 -2.796155 1.360919 1.799081 -2.935014 -1.109091 0.002621 1.491873 1.632427 -1.492778 1.224325
wb_dma_rf/wire_ch2_txsz -1.281831 1.993194 -1.280993 0.642858 0.317217 -1.929358 -1.294478 -2.158782 0.506197 1.135093 -1.884136 0.271678 -3.502207 -0.887578 -0.140079 0.009747 -2.028106 3.513213 2.084302 -0.307618
wb_dma_ch_rf/wire_ch_am0 1.472778 0.857411 -0.938773 -0.601129 -1.186551 -0.010528 0.928009 0.933534 1.294384 -1.162959 1.565975 0.237982 0.921970 1.722543 -0.238522 -1.683925 -0.224766 2.658277 0.467797 -1.037149
wb_dma_ch_rf/wire_ch_am1 -3.366907 1.150983 2.389020 2.605805 -1.247163 0.666406 -0.857020 -0.332483 -1.180722 -0.536086 -0.105658 -0.225328 0.914344 -1.608948 -1.451947 1.313586 -0.236494 -1.012658 -2.000815 0.550985
wb_dma/wire_ch6_csr -2.382715 2.142671 1.960016 -1.914661 -2.339967 -1.155993 -1.245218 -2.025374 -0.837369 2.956529 2.604246 -2.317392 1.847817 0.974403 -0.682869 -0.909482 0.329592 -0.122999 -4.027291 -0.698351
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.462302 1.002537 0.510835 -0.040299 -0.393915 1.537241 -1.442955 -0.115547 0.118932 -0.903547 -3.239323 0.978697 -1.328753 -0.182444 -1.666825 -0.476065 -1.661539 -0.107296 2.949589 1.141132
wb_dma_de/input_csr 4.258217 4.756423 -2.364459 -1.061522 -2.049870 -4.447707 2.922561 1.978870 -1.879331 -2.967763 1.332150 0.744176 -2.743916 5.524291 0.217776 -2.142253 -1.129803 3.086986 -0.617912 1.131801
wb_dma_de/reg_read -0.522461 3.592869 -0.865557 -2.988079 -0.483163 -0.870739 0.768534 1.977764 0.786043 1.532129 -2.018863 2.111195 -0.959781 -1.467399 -3.150111 0.249226 0.062154 0.733039 -0.090027 -1.011933
wb_dma/input_wb1_cyc_i -2.730913 1.238806 1.440728 -2.278425 -3.139528 0.368916 -0.554386 -2.685553 -1.137788 2.482904 1.500190 -0.399734 2.272844 -0.770779 -1.427691 1.034514 -1.057663 -1.501621 -1.855731 -1.339313
wb_dma_ch_rf/wire_ch_adr0_we 0.411640 -1.679582 1.681257 0.145132 -4.322028 0.034859 -0.605852 -0.711055 -3.161370 0.048310 2.058806 -2.170230 2.595208 3.749367 2.361439 -1.549918 2.170653 0.259192 -5.145637 1.799237
wb_dma_ch_sel/assign_140_req_p0 -0.387555 -0.920847 -2.575252 0.687816 -0.236179 -2.344777 0.496760 1.605234 -0.705134 -0.119219 -2.693772 1.111022 0.757110 0.352124 0.067463 -0.771617 2.329609 2.684970 -1.047706 2.821094
wb_dma_rf/wire_ch3_txsz -0.609573 -0.097521 -1.141339 1.406877 -0.112130 -0.986005 -1.698470 -0.614577 -0.025838 -0.468825 -2.758637 0.379200 -2.117420 0.395135 -0.414408 -0.215602 -0.691249 2.379304 2.266171 1.871404
wb_dma_rf/input_wb_rf_din 4.204716 1.331168 1.883505 -6.764831 4.743721 -4.380623 -1.918526 -0.292376 -2.645426 1.255605 -0.940369 -4.483604 1.806658 1.752186 4.253028 -3.314219 0.161726 -0.775060 -6.646432 -2.333596
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 0.387994 -1.538388 1.695217 -0.078248 -4.326057 0.093773 -0.621409 -0.742338 -3.136373 0.236882 1.929335 -2.049019 2.432153 3.517825 2.271035 -1.483543 2.090323 0.169101 -4.978141 1.760167
wb_dma_pri_enc_sub/reg_pri_out_d1 0.537633 1.040021 0.655877 -0.085505 -0.281913 1.633284 -1.440901 -0.198824 0.086346 -0.988879 -3.255835 0.883331 -1.242914 -0.222088 -1.537867 -0.563039 -1.763330 -0.151199 2.863656 1.053245
wb_dma_ch_rf/always_19/if_1/block_1 -1.215829 -0.194794 0.611014 -2.577742 0.443382 1.029462 0.595642 0.752392 0.654822 -0.410455 0.899605 -0.464844 2.488104 -1.959515 -0.470782 0.938701 0.932649 0.775841 -1.653794 -1.318836
wb_dma_ch_rf/always_2 -1.790097 -0.873993 0.275825 -1.017228 -1.428167 0.017633 -4.080435 -1.480446 -0.072680 -0.742810 0.620838 -0.610477 -2.435604 0.892544 -1.561567 1.178711 0.038095 1.732844 4.315854 2.614653
wb_dma_ch_rf/always_1 -0.460061 -1.633171 0.493564 -1.089677 1.024482 1.123714 0.943260 -0.871167 -0.226419 -1.076282 0.487729 -1.199480 3.818716 -1.956150 2.192174 -0.522957 0.886616 1.401956 -2.214447 -0.200964
wb_dma_ch_sel/always_9/stmt_1 -0.570217 -0.113208 -1.127470 1.480080 -0.093744 -0.984317 -1.684961 -0.622580 -0.015997 -0.503259 -2.796056 0.424326 -2.147892 0.364073 -0.459027 -0.190001 -0.774668 2.361825 2.350008 1.878008
wb_dma_ch_rf/always_6 1.893206 3.119643 0.528456 -0.521993 -1.866407 0.084665 -3.213727 -3.016519 -0.975515 1.451538 3.318661 0.286917 1.496264 1.924814 -0.753977 -2.575747 2.845801 -1.394142 0.229220 -1.606884
wb_dma_ch_rf/always_5 -1.516422 -0.127963 1.780787 -1.273893 -1.211781 -0.166626 -0.961519 -0.961019 0.127367 2.271202 1.415230 -1.822101 0.162492 -0.043644 0.867846 0.045308 -1.316905 -0.637078 -1.435838 -0.144847
wb_dma_ch_rf/always_4 -3.563425 -0.194890 3.258291 -4.800475 -1.230094 0.264507 -2.400302 -3.497957 -0.053630 2.889198 2.625817 -2.658579 1.531810 -0.406565 -1.708107 0.650561 -0.831855 0.600920 -2.096046 -1.120540
wb_dma_ch_rf/always_9 1.956814 0.445273 -1.366613 1.587212 -0.917752 -0.776427 0.158638 1.213920 -1.317522 -0.176114 -3.949804 2.000152 -0.717944 1.607501 -0.542974 -2.118979 0.400728 -0.590383 1.004891 3.316839
wb_dma_ch_rf/always_8 -0.535300 0.158163 0.838478 -5.244081 -2.738692 2.696407 -0.831530 1.397421 -1.135957 1.150379 0.608606 0.252470 3.428101 -3.618305 1.683084 1.913765 3.675428 -2.128857 -1.118927 0.811285
assert_wb_dma_rf/input_wb_rf_dout -2.470009 0.936295 3.937879 -1.480926 -0.569207 1.200368 -1.816521 0.210471 -1.189248 1.139571 -0.683157 -1.640750 -0.509264 -3.227575 0.101774 0.913150 -1.961207 -2.030058 -2.174772 0.244471
wb_dma/wire_wb1_addr_o 1.768903 1.436645 -1.300054 0.907836 0.766228 -1.419651 1.465520 0.674224 0.109015 0.756612 0.283006 0.396077 -1.441059 0.540755 0.923193 0.382595 -0.686138 -2.135479 0.078458 -1.043326
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.535703 1.001602 0.627257 -0.062793 -0.392391 1.515566 -1.417037 -0.201397 0.077672 -0.903169 -3.185570 0.875392 -1.206706 -0.099122 -1.520810 -0.561450 -1.656042 -0.188184 2.755664 1.099896
wb_dma_wb_slv/always_3/stmt_1/expr_1 -1.269986 1.370830 3.756440 -2.173652 -3.578175 -0.865302 -2.989845 2.050695 -1.537946 3.487020 1.757983 -2.801083 -0.953557 0.418227 2.926133 0.104804 -1.053955 -3.261391 -3.281233 0.866595
wb_dma_ch_sel/assign_154_req_p0 -0.329909 -0.834216 -2.333131 0.411498 -0.159732 -2.259295 0.471185 1.380283 -0.821257 -0.181559 -2.541373 0.865432 1.008179 0.189440 0.332243 -0.889445 2.260415 2.648995 -1.353995 2.675921
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -0.962454 1.689808 3.656265 -2.206041 -3.566122 -0.970312 -2.902400 2.081198 -1.440855 3.321688 1.750441 -2.835485 -1.085553 0.622597 2.855918 -0.027740 -1.304768 -3.160311 -3.173242 0.630962
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 4.876679 -0.086281 -1.077750 0.356651 1.839274 0.468658 3.576695 2.172117 -0.969534 -2.121801 -2.984607 1.460120 1.311502 0.443985 2.386696 -2.480837 -0.235546 -1.490851 -0.664799 0.916477
wb_dma_ch_sel/inst_check_wb_dma_ch_sel -1.120449 -0.862440 -1.753350 1.470982 -0.339619 -0.512395 -0.089035 0.392089 0.912623 0.233402 -0.834311 1.171893 -1.656142 -0.052694 -1.153288 0.963468 0.178431 1.298524 2.187570 0.960151
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.127980 1.123063 1.644684 -1.384361 -0.198425 2.576258 0.278639 0.467863 0.166221 -0.494407 -0.582485 0.610648 0.751630 -0.571676 -1.205339 -0.327362 -1.041416 -2.458059 0.738061 -0.703563
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.257868 -1.528821 -0.135735 0.999086 -1.879585 -0.096493 -1.728660 -1.588313 -0.541767 1.674293 -2.607496 -0.744135 -2.489760 0.892948 0.281963 0.026979 -1.507172 1.033423 1.326982 2.420138
wb_dma_wb_slv/reg_slv_dout 4.622279 1.148349 1.952614 -5.995022 4.700165 -4.194764 -1.713417 -0.589284 -2.863776 0.898365 -1.063681 -4.069343 0.908399 2.318187 3.979904 -3.502510 -0.543392 -1.188839 -5.625711 -1.679163
wb_dma_ch_pri_enc/always_2 0.513732 0.966343 0.485934 0.085504 -0.329042 1.509045 -1.404093 -0.138033 0.113416 -0.959679 -3.271316 0.942183 -1.341517 -0.163579 -1.589142 -0.517316 -1.696082 -0.064884 2.911136 1.137374
wb_dma_ch_pri_enc/always_4 0.474559 0.989116 0.497627 0.061446 -0.319360 1.539793 -1.407949 -0.151584 0.176038 -0.963458 -3.249830 0.938758 -1.325790 -0.169037 -1.561059 -0.551013 -1.748469 -0.062798 2.926280 1.106179
wb_dma/inst_u3 -1.550723 1.652479 3.851473 -4.679658 -2.142686 -0.446608 -1.296543 -2.776147 -2.088329 3.509999 3.976925 -1.893870 0.721727 -0.682324 -0.935633 -1.049704 -0.866219 -2.715350 -3.131593 -0.452823
wb_dma_wb_slv/always_1/stmt_1 4.104192 3.237757 4.136755 -6.083029 0.031086 0.817228 -0.350715 0.739757 -4.376894 -1.591449 -0.584458 -2.158033 1.263129 0.861971 2.425952 -0.115534 0.373325 -3.357099 -5.523669 -1.594664
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.078589 0.938406 -3.183774 2.549090 0.122432 -3.762540 2.850143 1.913261 -1.274267 1.605542 -0.502032 1.454729 -1.049034 2.235968 1.898150 -1.124207 1.377712 -2.536369 -1.675104 1.127077
wb_dma_rf/wire_ch0_am0 1.571083 0.819247 -0.993001 -0.576370 -1.287023 -0.014674 0.970476 0.970355 1.366781 -1.261783 1.682038 0.213866 0.958892 1.860918 -0.181452 -1.759418 -0.202434 2.779326 0.476646 -1.077817
wb_dma_rf/wire_ch0_am1 -3.147956 1.031231 2.265987 2.396468 -1.183713 0.656333 -0.751748 -0.233364 -1.152291 -0.559799 -0.215125 -0.154716 0.878795 -1.534424 -1.384110 1.241644 -0.195428 -0.959100 -1.861676 0.643378
wb_dma_wb_mast/wire_mast_drdy 0.584495 1.953591 -1.468589 0.517562 1.301603 -3.012900 -1.359886 -3.124768 0.885502 4.852578 -2.198260 0.785542 -1.181458 0.903901 -0.822695 -5.337291 -1.012464 0.989536 1.211991 0.165117
wb_dma_wb_if/wire_mast_pt_out -1.109912 0.693254 2.060998 -2.966553 -0.582861 1.154184 0.460334 -2.062473 -0.478310 3.350516 1.288167 -0.084075 -1.084623 -2.047457 -0.391588 -1.250340 0.539513 -1.030270 -0.529382 0.741199
wb_dma_ch_sel/assign_95_valid/expr_1 0.120735 4.138409 -0.375374 2.573084 1.753934 -4.206686 -0.857814 0.857419 0.033904 1.553739 -2.271544 -0.866634 2.327770 2.328362 -0.562072 -3.619503 1.278176 1.043040 -5.951320 -2.896393
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.444796 0.958165 0.549471 -0.031330 -0.310212 1.520539 -1.480845 -0.251160 0.132931 -0.916539 -3.178930 0.829073 -1.312849 -0.189780 -1.547653 -0.529666 -1.723467 -0.033214 2.866513 1.085819
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.486300 1.025233 0.586830 -0.016043 -0.337770 1.494984 -1.466200 -0.190534 0.071318 -0.896237 -3.220597 0.849688 -1.270205 -0.190710 -1.543061 -0.581977 -1.702007 -0.076574 2.828108 1.097180
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 0.468484 0.947632 0.514856 0.039641 -0.345393 1.566986 -1.461331 -0.181946 0.134623 -0.939815 -3.254899 0.898401 -1.341115 -0.178977 -1.613728 -0.532138 -1.717706 -0.090077 2.935261 1.164050
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 1.460478 -1.774840 -2.255266 2.760877 -1.362984 -2.810303 -0.815718 0.477777 -1.149277 3.472252 -1.472012 -0.052793 -4.038698 3.424486 1.421742 0.294205 0.538004 -3.264931 0.477204 2.513682
wb_dma/constraint_slv0_din 0.335564 -0.372627 2.091375 -3.214031 1.873088 0.414417 -0.557369 -0.276059 -1.952055 -0.401566 -1.138214 -0.237332 1.819680 -2.479671 0.770637 -0.416311 0.335501 -1.645063 -1.192551 1.506603
wb_dma_de/always_4/if_1/if_1 -0.083179 1.566063 -0.538032 -2.385752 -0.926131 0.256089 0.401076 3.459143 0.337552 -0.050288 -2.752055 2.222940 0.506229 -0.342184 -3.590277 0.183675 1.247089 -0.343771 0.035131 0.920663
wb_dma_rf/always_2 0.429677 -0.229053 1.866575 -5.709621 0.262819 0.880249 -0.277270 0.120779 -2.770223 -1.732118 -1.743312 0.582341 3.449886 -2.384662 -0.227065 -1.565536 1.055689 -0.191862 -0.147984 4.680057
wb_dma_rf/inst_u24 1.813531 0.277266 -1.446732 1.805470 -0.855304 -0.870524 0.114029 1.065780 -1.245088 -0.191588 -3.941118 1.969395 -0.766978 1.612801 -0.406572 -2.065596 0.410535 -0.399714 1.099921 3.371443
wb_dma_rf/always_1 -0.265346 -0.263130 6.111122 -8.739360 0.561282 1.801095 -1.104631 0.031728 -4.583549 1.303412 2.924475 -1.611474 2.886645 -1.264846 -0.828322 1.401831 3.574626 -5.612524 -6.538368 -0.825743
wb_dma_ch_sel/always_38 -0.941620 3.352859 1.024901 0.922514 2.732172 -0.028705 -1.080019 -0.841864 -1.344543 -0.525322 -3.701514 1.931740 2.845105 -3.989333 -1.710512 -0.666092 1.744521 -0.322179 -2.363727 -1.167985
wb_dma_ch_sel/always_39 -0.274791 -0.066036 -3.679778 1.695320 -1.382483 -3.151128 1.324514 3.478576 0.400592 1.584602 -1.324642 3.059514 -2.368305 1.862260 -2.592270 0.746898 2.391391 0.337184 0.823807 2.139306
wb_dma_ch_sel/always_37 -0.409820 1.137587 0.797846 -1.097570 -4.528079 1.381152 -2.018659 1.310835 -2.366403 0.131853 0.613278 -0.035127 1.731807 -0.196123 1.510410 2.282463 3.709279 -2.203526 -1.890202 1.174515
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.556160 -0.530495 -2.111272 1.785946 -0.469537 -2.561619 1.654141 1.528189 -1.439412 0.701181 -0.976429 1.212284 0.431524 1.849904 1.103851 -1.662201 2.143952 -0.344370 -1.854859 2.293641
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.600307 4.351652 -0.973974 -0.097290 -1.887386 -2.376632 0.228597 4.102355 -0.755178 -1.817290 2.489560 1.861538 -1.878875 2.811211 -2.983385 1.840089 1.975718 -1.099262 -1.409077 -1.902502
wb_dma_ch_sel/assign_10_pri3 -1.129653 -0.904156 -1.820602 1.572346 -0.330807 -0.569774 -0.038152 0.426785 0.953459 0.229687 -0.895874 1.255495 -1.693936 -0.039387 -1.149842 0.994633 0.167963 1.358888 2.275797 1.002741
wb_dma_rf/inst_u21 1.967052 0.397696 -1.344064 1.665837 -0.932831 -0.783154 0.041863 1.140480 -1.345890 -0.189701 -3.980599 1.928531 -0.712379 1.678766 -0.496564 -2.117473 0.384173 -0.576814 1.035311 3.367035
wb_dma_rf/wire_ch3_adr0 -1.296266 -1.628856 1.714470 -1.160289 -3.526942 2.150386 -1.508415 -2.185466 -1.505305 2.921876 1.707399 -0.028459 0.027145 -0.960073 0.287947 0.699185 0.830460 -2.651318 0.150186 1.595413
wb_dma_ch_rf/input_dma_busy -0.614473 0.096092 0.784870 -5.088456 -2.845748 2.628772 -0.989108 1.437240 -1.245607 1.194719 0.371441 0.356026 3.296409 -3.662994 1.699344 1.971430 3.709290 -2.077094 -0.989216 1.105433
wb_dma_ch_sel/assign_134_req_p0 0.270820 -2.166421 -1.799451 0.746249 -0.808675 -1.771242 -0.181733 1.006351 -0.346811 2.942975 -0.700964 -0.569413 -1.927714 1.634362 1.139391 1.202767 1.059701 -2.363532 -0.671086 1.299118
wb_dma/wire_wb0m_data_o 2.832093 -0.156676 -0.304278 -2.068345 -0.883820 1.909793 2.199839 -0.065416 -0.156447 1.852810 4.532564 0.480789 0.984646 1.567309 1.214706 0.773369 2.849567 -4.489494 -0.662888 -2.790574
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.420397 -0.554147 -2.046929 1.779990 -0.537122 -2.441362 1.508782 1.367018 -1.417026 0.760668 -0.891198 1.158242 0.422716 1.832522 1.002918 -1.590055 2.107441 -0.367246 -1.764272 2.326310
wb_dma_ch_rf/always_6/if_1 1.831026 3.069652 0.613411 -0.416785 -1.812032 0.088448 -3.321886 -3.017960 -0.943065 1.425773 3.216658 0.274412 1.481265 1.922082 -0.850355 -2.644425 2.721200 -1.394863 0.349120 -1.450273
wb_dma -1.580174 1.931462 3.409499 -5.934146 -2.537008 -0.469718 -0.623276 -2.892863 -2.085653 3.929132 3.854352 -2.539632 1.444361 -0.850063 -0.269405 -0.807542 -0.854300 -2.255397 -3.841848 -0.423822
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 -1.064104 2.368152 -0.169063 -3.126248 -0.259435 -0.115978 -1.081885 2.182482 1.524493 2.025051 -0.414437 1.497589 -1.912916 -0.888443 -4.025708 1.784061 0.716956 -1.098611 0.875817 -1.975034
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.165031 -0.158205 0.694851 -2.594143 0.471504 1.110415 0.608426 0.711605 0.656787 -0.428278 0.919893 -0.466314 2.452649 -1.909473 -0.435563 0.872168 0.874258 0.689882 -1.615336 -1.333372
assert_wb_dma_rf/input_wb_rf_adr -2.610663 1.035431 4.168622 -1.544178 -0.565662 1.231585 -1.994700 0.336739 -1.227793 1.179412 -0.741706 -1.792784 -0.392346 -3.416842 0.178613 1.023560 -1.941989 -2.167174 -2.470798 0.131611
wb_dma_ch_rf/always_6/if_1/if_1 1.819028 3.022194 0.618096 -0.594685 -1.825754 0.079054 -3.311569 -3.142118 -0.925215 1.538442 3.277166 0.275861 1.626316 1.839957 -0.760013 -2.769055 2.822169 -1.223194 0.313824 -1.506477
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.535282 1.009991 0.531179 0.018695 -0.342779 1.642831 -1.443683 -0.138949 0.140590 -0.970936 -3.332611 0.982729 -1.364674 -0.190967 -1.656566 -0.521079 -1.754881 -0.129649 3.044478 1.131352
wb_dma_ch_arb/wire_gnt 0.080346 2.636597 -0.280142 3.413532 -3.829888 -1.759581 -2.790065 -2.170638 -2.803907 2.012560 0.179019 0.328660 -3.267961 2.023803 0.362268 1.032848 -0.125582 -3.968320 1.476621 2.606225
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.985973 0.339621 -1.353785 1.668003 -0.856027 -0.762611 0.219237 1.248498 -1.215181 -0.207154 -3.903682 1.977397 -0.738593 1.614734 -0.512903 -2.032841 0.352947 -0.607450 1.065545 3.251287
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 0.377969 0.627132 1.234982 -1.677411 1.884853 0.819025 -0.438397 -1.875066 -0.425135 -0.518898 0.640774 0.315275 1.904740 -1.362055 -1.226127 -0.907701 0.485365 -0.485052 -0.042636 -0.819870
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -0.198476 -0.070965 -3.746114 1.740799 -1.328403 -3.178198 1.414376 3.622027 0.391452 1.514244 -1.393436 3.102002 -2.386552 1.910282 -2.612325 0.716414 2.410505 0.325927 0.816852 2.184196
wb_dma_rf/always_1/case_1/cond -0.479059 -0.598850 6.036895 -8.412605 0.768909 1.998531 -1.101200 0.235139 -4.500471 1.051109 2.519991 -1.374139 2.947796 -1.425610 -1.030941 1.579497 3.702786 -5.572318 -6.329731 -0.687096
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.526395 0.977515 0.558299 0.011160 -0.347399 1.530183 -1.461346 -0.161854 0.075483 -0.988999 -3.293450 0.892849 -1.290263 -0.126731 -1.564134 -0.568457 -1.702135 -0.082020 2.890179 1.174507
wb_dma_wb_slv/assign_4/expr_1 1.427314 0.915791 1.541576 -4.706791 -1.417337 2.151505 2.106314 -2.009494 -0.919808 4.898557 4.812267 0.240167 -0.650848 -0.476283 0.914214 -0.691765 2.928357 -4.373339 -1.220215 -1.394025
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond -1.263624 1.995021 -1.141726 0.524676 0.284947 -1.797237 -1.388222 -2.248964 0.454889 1.115118 -1.814398 0.192029 -3.436596 -0.938930 -0.136350 -0.004762 -2.039869 3.392882 2.064432 -0.296069
wb_dma_ch_sel/assign_104_valid -0.413419 -0.865229 -2.416412 0.500676 -0.214651 -2.309590 0.496487 1.478537 -0.799330 -0.068452 -2.531515 0.969237 0.932395 0.240977 0.181734 -0.879272 2.321642 2.657173 -1.306820 2.744062
wb_dma_ch_rf/always_9/stmt_1 1.978867 0.406495 -1.476847 1.629190 -0.798344 -0.761306 0.245040 1.307770 -1.195357 -0.264366 -4.073059 2.102127 -0.811352 1.508370 -0.577941 -2.032996 0.381277 -0.533213 1.212458 3.257218
wb_dma_wb_if/input_mast_adr 1.753063 1.357037 -1.312716 0.949853 0.728732 -1.343148 1.416563 0.657388 0.091940 0.730123 0.246546 0.393147 -1.428719 0.497224 0.920456 0.423665 -0.659533 -2.129018 0.093792 -1.049322
assert_wb_dma_ch_arb/input_req 0.795442 0.815667 -2.035997 0.317706 -1.067985 -2.674306 1.375876 3.130304 -0.513484 1.368995 -0.510229 1.935990 -0.810106 1.910258 -1.534740 -0.251109 2.232669 -0.979412 -1.350651 1.201754
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.171214 -1.506360 -0.017946 0.833278 -1.791183 -0.040809 -1.693417 -1.579364 -0.520481 1.594795 -2.586060 -0.752622 -2.375444 0.803316 0.343592 -0.009507 -1.509727 1.042316 1.260685 2.324861
wb_dma_wb_if/input_wbm_data_i 4.413201 1.182328 2.033731 -5.914721 4.571941 -4.214696 -1.986598 -0.825308 -2.790257 1.143435 -1.034313 -4.155662 0.954248 2.298538 3.889551 -3.634665 -0.529861 -1.015524 -5.658901 -1.734224
wb_dma_de/wire_tsz_cnt_is_0_d -0.937287 2.250132 -0.032804 -3.217453 -0.104596 0.060768 -0.921120 2.134825 1.456638 1.841328 -0.432603 1.348255 -1.683988 -1.025061 -3.790668 1.731896 0.572154 -0.997262 0.803108 -1.999528
wb_dma/wire_dma_err 1.921932 0.366940 -1.509751 1.656386 -0.832666 -0.878799 0.268180 1.328101 -1.145194 -0.153278 -3.893779 2.081756 -0.822167 1.601202 -0.585719 -1.946929 0.454015 -0.484499 1.094835 3.202036
wb_dma_ch_sel_checker/input_ch_sel_r 0.508626 0.736177 0.587482 -0.048845 0.241477 -0.401686 -1.578483 -0.987837 -0.931200 -0.722414 -1.914773 -0.820498 -0.461258 0.420519 0.669278 -1.135748 -0.914063 0.987669 0.117483 0.851128
wb_dma_ch_sel/assign_119_valid -0.479153 -0.909077 -2.362000 0.450701 -0.241020 -2.214542 0.437626 1.359010 -0.810892 -0.096367 -2.586085 0.951205 0.960506 0.134543 0.185721 -0.853043 2.325897 2.681147 -1.219062 2.756999
wb_dma_inc30r/input_in -2.878306 -0.236191 2.591130 3.842566 -3.880548 0.229961 -5.222576 -2.077386 -1.984611 2.508744 1.091960 -2.687965 -0.586985 1.653625 0.533155 2.325355 1.025159 -4.037116 -2.228540 0.443494
wb_dma_ch_pri_enc/inst_u15 0.537506 1.026652 0.659989 -0.100114 -0.374649 1.595701 -1.450595 -0.175399 0.026098 -0.943751 -3.201381 0.800065 -1.186279 -0.110930 -1.492784 -0.606198 -1.686433 -0.174141 2.751632 1.078251
wb_dma_ch_pri_enc/inst_u14 0.468659 0.995466 0.512967 0.072212 -0.334270 1.485085 -1.499359 -0.227889 0.127383 -0.936565 -3.317118 0.889934 -1.381556 -0.171660 -1.554183 -0.563058 -1.767032 0.014823 2.947966 1.170200
wb_dma_ch_pri_enc/inst_u17 0.470542 0.947515 0.531916 0.042053 -0.300927 1.575959 -1.422839 -0.142515 0.142573 -0.953587 -3.289082 0.924624 -1.327323 -0.188524 -1.589064 -0.511682 -1.708995 -0.068993 3.004601 1.109170
wb_dma_de/wire_dma_err 2.010885 0.346759 -1.528791 1.828870 -0.851772 -0.909563 0.266073 1.293965 -1.277371 -0.226781 -3.992666 2.061278 -0.759278 1.706995 -0.486062 -2.096601 0.421339 -0.521176 1.081738 3.349027
wb_dma_ch_pri_enc/inst_u11 0.506467 1.005431 0.542382 -0.010730 -0.354472 1.530048 -1.412095 -0.131950 0.124936 -0.911419 -3.227654 0.907371 -1.232370 -0.134609 -1.552512 -0.566545 -1.669889 -0.122826 2.845157 1.119457
wb_dma_ch_pri_enc/inst_u10 0.456738 1.019205 0.534571 0.065062 -0.373530 1.380526 -1.498817 -0.209225 0.066004 -0.882165 -3.270841 0.847812 -1.348247 -0.102837 -1.518656 -0.574073 -1.650824 0.023943 2.847028 1.207590
wb_dma_ch_pri_enc/inst_u13 0.527902 1.019764 0.594548 -0.051578 -0.348004 1.573895 -1.424260 -0.143206 0.117225 -0.967487 -3.264285 0.910301 -1.273875 -0.193752 -1.609005 -0.553805 -1.700618 -0.104298 2.872061 1.103610
wb_dma_ch_pri_enc/inst_u12 0.424056 0.949892 0.526562 -0.003795 -0.356380 1.471349 -1.430917 -0.169803 0.116538 -0.884032 -3.122358 0.877433 -1.306210 -0.171605 -1.552573 -0.479695 -1.696510 -0.015064 2.843213 1.098938
wb_dma_ch_pri_enc/inst_u19 0.550801 0.955283 0.546460 -0.033225 -0.288873 1.563849 -1.419980 -0.146669 0.135640 -0.980476 -3.242440 0.904020 -1.266604 -0.172721 -1.526572 -0.519347 -1.739109 -0.074858 2.923552 1.086711
wb_dma_ch_pri_enc/inst_u18 0.492902 0.981448 0.517175 0.079119 -0.364503 1.522532 -1.476014 -0.182555 0.151515 -0.983602 -3.335673 0.944589 -1.388606 -0.139526 -1.602649 -0.524516 -1.748320 -0.018445 2.986577 1.199847
wb_dma_ch_sel/assign_110_valid -0.400927 -0.827774 -2.382451 0.484707 -0.288403 -2.239750 0.491010 1.495364 -0.798152 -0.101593 -2.571126 1.047632 0.876100 0.239633 0.095691 -0.795917 2.318665 2.603000 -1.214104 2.748468
wb_dma_rf/inst_u30 1.920598 0.378132 -1.504554 1.758042 -0.857782 -0.885898 0.170040 1.260352 -1.176524 -0.209766 -4.094143 2.118278 -0.898379 1.614376 -0.639079 -2.021944 0.396627 -0.480377 1.203135 3.369253
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 0.212936 -0.717254 -0.773164 3.259514 1.543921 -1.265222 -2.509069 -1.574912 -1.757404 -0.894024 -5.490234 -0.169293 -0.846842 -0.775138 2.785509 -1.315720 0.112741 2.181501 0.370553 2.638235
wb_dma/wire_pointer3 -1.299073 0.156660 -0.367635 -0.879601 -1.571327 -0.591765 -2.162218 -1.764984 -0.736094 -1.340057 -0.804606 -0.046933 -1.426038 0.323285 -0.676171 -0.354502 -0.689570 3.621707 3.331632 3.516512
wb_dma_ch_pri_enc/wire_pri6_out 0.465764 0.953835 0.521583 0.058376 -0.344386 1.519861 -1.442561 -0.184167 0.153866 -0.909588 -3.285426 0.938696 -1.337640 -0.180418 -1.588222 -0.491649 -1.719954 -0.055288 2.962593 1.142922
wb_dma_rf/assign_6_csr_we -0.042247 -0.943462 0.893389 -4.546591 -1.460365 0.394706 0.233088 1.965131 -2.461114 -1.547795 -2.696061 0.344946 2.158964 -1.596522 0.916859 -0.763053 0.752320 0.499581 -0.163797 5.740022
wb_dma_de/assign_82_rd_ack -0.785066 3.365309 -0.825777 -3.142335 -0.438935 -0.772165 0.888081 1.979309 0.859374 1.503024 -1.628182 2.013871 -0.728934 -1.607844 -3.154604 0.456554 0.200411 0.826830 -0.299101 -1.200381
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -1.385883 0.201217 -0.386660 -0.932879 -1.693843 -0.603758 -2.190997 -1.724940 -0.765391 -1.332302 -0.747955 -0.031625 -1.422921 0.360284 -0.735735 -0.292100 -0.583401 3.564404 3.393553 3.611331
wb_dma_ch_sel/assign_96_valid -0.048757 2.680915 -0.103587 1.745426 0.442122 -3.445104 -1.311467 1.484497 -0.592092 -0.580748 -1.429069 -0.798005 3.869361 3.381206 -1.324821 -3.824538 2.428457 1.415854 -4.434920 0.225651
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.454813 0.962288 0.520066 0.034003 -0.290685 1.497752 -1.434093 -0.161169 0.147521 -0.929943 -3.284171 0.912735 -1.351884 -0.178788 -1.582523 -0.528758 -1.681915 -0.000646 2.951870 1.130230
wb_dma_de/reg_next_ch -2.191140 3.572708 0.523099 0.160655 -0.353003 -0.685093 -1.132249 0.134157 -1.535236 -1.021163 -2.870999 1.449674 1.689735 -2.968088 -1.277471 0.079012 1.357545 1.644322 -1.256340 1.217055
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.089350 1.139356 1.729434 -1.469706 -0.220532 2.544265 0.239697 0.423094 0.171266 -0.479378 -0.435921 0.511185 0.846771 -0.599371 -1.188715 -0.326726 -1.015876 -2.440353 0.637948 -0.748081
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.086772 1.046340 1.692232 -1.406260 -0.207088 2.554655 0.240653 0.432368 0.178488 -0.517521 -0.506294 0.534185 0.768695 -0.611148 -1.173720 -0.307638 -1.022079 -2.449131 0.715052 -0.752451
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -1.365170 0.147579 -0.355421 -0.994254 -1.694275 -0.541894 -2.165928 -1.789937 -0.764919 -1.301678 -0.714719 -0.033285 -1.381457 0.330878 -0.678065 -0.321561 -0.551570 3.551791 3.335461 3.609538
wb_dma_ch_rf/assign_24_ch_txsz_dewe -0.081342 1.208121 -3.842420 -1.686725 2.016331 -2.488693 3.872501 2.928013 1.943538 0.452087 -1.076182 2.214443 -1.304169 -2.227753 -0.490621 1.435747 0.649692 3.498219 -0.432228 -2.000227
assert_wb_dma_ch_arb 0.688905 0.759141 -1.921204 0.318538 -1.100883 -2.528314 1.303015 3.023718 -0.521820 1.343626 -0.481047 1.905961 -0.759674 1.870487 -1.594091 -0.200967 2.192341 -1.008668 -1.259292 1.215937
wb_dma/wire_csr 0.188632 2.870378 0.147306 -4.435828 -2.310693 -0.989686 3.984656 -0.018714 -1.246748 -0.843737 2.551689 -1.090596 1.230732 1.070363 0.178144 0.088546 -1.293298 1.770738 -2.796726 0.683776
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.092658 1.094272 1.615295 -1.376328 -0.198495 2.468306 0.267097 0.443221 0.199490 -0.470943 -0.524362 0.555614 0.770240 -0.539116 -1.156190 -0.333574 -1.021408 -2.376931 0.711285 -0.675241
wb_dma_wb_if/input_mast_din 0.954329 3.898552 -0.568351 -1.775807 0.704441 -2.109419 0.834682 -1.191876 0.705919 0.463312 1.244633 -0.410822 -3.825684 -0.480818 0.779831 -0.159848 -3.365650 2.611080 0.809790 -2.779150
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.779449 -1.426633 -0.209650 1.592461 0.572564 0.072187 0.278255 -1.535957 -0.879333 -0.706609 -0.521603 -0.662667 1.164590 0.057983 2.577692 -1.380240 -0.048583 0.654759 -0.412773 1.143703
wb_dma_ch_rf/reg_sw_pointer_r -3.680363 3.554133 2.703339 -0.242204 -1.221487 0.313814 -1.075050 -0.711307 -2.241422 -0.681156 -1.827008 0.363310 1.726336 -3.807901 -1.345514 0.656976 0.099531 0.639509 -2.517642 1.335298
wb_dma_ch_sel/assign_142_req_p0 -0.388772 -0.837381 -2.334136 0.338423 -0.179769 -2.235680 0.509624 1.537085 -0.721824 -0.181148 -2.523747 0.945845 1.000437 0.175590 0.138287 -0.779162 2.291424 2.665617 -1.296606 2.581115
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.983271 0.897186 -2.895460 2.300800 0.117561 -3.497493 2.678139 1.667486 -1.330176 1.542247 -0.449347 1.283742 -0.837524 2.050439 1.969249 -1.128839 1.269969 -2.579922 -1.675812 1.138366
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 -1.105864 -0.860346 -1.768053 1.541914 -0.317844 -0.522162 -0.082014 0.386784 0.960712 0.209027 -0.893026 1.194220 -1.660981 -0.028644 -1.125315 0.972824 0.138796 1.367692 2.267372 0.990941
wb_dma_rf -1.437025 1.501966 3.103806 -5.348922 -2.293655 0.037102 -2.689382 -1.689415 -1.405107 3.797401 2.864252 -2.831260 2.635524 -0.069011 0.641835 0.215431 1.041438 -2.281583 -3.799979 -1.073800
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.034538 -0.090510 0.584312 -0.154423 -0.647396 0.830151 1.551508 1.952876 0.150072 -0.692748 1.279724 0.857605 1.584124 0.210937 -1.994537 0.987019 1.725348 -0.545566 -1.806420 -0.671347
wb_dma_de/reg_chunk_cnt -0.003835 1.554706 -0.649061 -2.508147 -0.931703 -0.072837 0.514003 3.499820 0.202480 0.134569 -2.523240 2.102189 0.552448 -0.237089 -3.379408 0.178512 1.477821 -0.360938 -0.334561 0.881807
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.616234 4.392370 -1.029235 -0.230053 -1.680094 -2.327186 0.292655 4.095622 -0.663971 -1.880623 2.340791 1.813668 -1.794479 2.704312 -2.987199 1.811014 1.876169 -1.011354 -1.425536 -2.052912
wb_dma_de/always_23/block_1/case_1/block_3/if_1 1.544065 4.221652 -0.917221 -0.169293 -1.912537 -2.264865 0.218752 4.110678 -0.624067 -1.919280 2.556642 1.724766 -1.764893 2.895551 -3.002683 1.795463 1.968175 -0.897808 -1.473689 -1.922507
wb_dma/input_wb0m_data_i 4.728584 1.083477 1.907692 -6.033608 4.807241 -4.219327 -1.884660 -0.952662 -2.798616 1.225048 -1.042775 -4.071717 0.806134 2.356700 3.941981 -3.691644 -0.541336 -1.254667 -5.439062 -1.834193
wb_dma_de/always_15/stmt_1 -1.696196 2.505338 -2.302878 -1.897104 -0.315094 -3.232380 0.573346 1.526811 0.585485 2.067436 -1.186001 1.470419 -1.486982 -1.017275 -2.048802 0.681753 1.128811 3.052836 -1.113120 -0.544275
wb_dma/wire_ch7_csr -2.098227 2.232898 1.741511 -1.930338 -2.207820 -1.205530 -1.108719 -1.778114 -0.632640 2.584855 2.549199 -2.170629 1.673195 1.186025 -0.744088 -1.029912 0.178278 0.197880 -3.681278 -0.761570
wb_dma/input_wb0_ack_i -1.990870 3.238969 4.051133 -5.263485 -0.833078 -1.314805 -2.587024 -3.451058 -1.340275 4.426669 3.386471 -1.887365 0.364560 -1.630146 -2.007393 -3.795627 -0.604150 -0.987411 -2.300143 0.604125
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.150060 0.894018 -3.234648 2.567811 0.189759 -3.720204 2.916943 2.034716 -1.230982 1.527408 -0.599778 1.568636 -1.074184 2.211650 1.808252 -1.052296 1.318445 -2.557837 -1.583387 1.168926
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 3.173606 0.978072 -3.277562 2.544160 0.224357 -3.786510 2.909229 2.012625 -1.330548 1.490630 -0.685527 1.526986 -0.963746 2.195390 1.903429 -1.168220 1.400021 -2.461393 -1.680806 1.202265
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.186435 0.941526 -3.209315 2.498047 0.213924 -3.728511 2.960438 2.025598 -1.273553 1.561767 -0.489125 1.507258 -1.017622 2.222803 1.902356 -1.097321 1.347861 -2.647776 -1.711336 1.065506
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 3.011720 0.240834 -2.735648 0.243117 1.432290 -2.206073 3.031036 3.548980 -0.207261 -0.977061 -2.159380 1.739035 -0.786402 1.099952 0.769626 -0.643124 0.928573 0.364927 -0.829513 0.571077
wb_dma_ch_sel/assign_125_de_start -0.905234 3.489581 0.929329 1.089652 2.767612 -0.170223 -1.112118 -0.630429 -1.270565 -0.660082 -3.845390 1.986105 2.680109 -3.795459 -1.917181 -0.622452 1.699459 -0.315587 -2.323092 -1.223819
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -1.323587 0.161341 -0.279781 -1.065524 -1.693722 -0.491223 -2.219800 -1.836578 -0.822132 -1.411729 -0.757383 -0.129530 -1.356709 0.311563 -0.649336 -0.354525 -0.689796 3.610398 3.355288 3.578624
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 0.178965 -0.195049 0.565901 -3.063223 -2.762570 2.423589 -0.925702 0.600080 -1.273237 1.186011 0.157468 0.649691 1.469038 -2.431358 1.775091 1.456035 2.452310 -2.622436 0.563124 1.656001
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.139966 1.122992 1.626544 -1.340927 -0.217919 2.556859 0.267794 0.483193 0.189688 -0.517303 -0.601686 0.594472 0.766905 -0.532009 -1.230078 -0.341221 -1.044383 -2.406740 0.740564 -0.672813
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -0.386878 1.399981 -0.751123 2.336663 1.945683 -2.033639 -2.160853 -3.145877 -1.294535 0.607948 -4.457565 -0.423774 -2.123676 -2.084462 3.145386 -1.118917 -1.223010 3.163255 0.096910 0.415780
wb_dma_ch_sel/input_dma_busy -1.155752 -0.859854 -1.765259 1.493986 -0.342867 -0.557573 -0.046637 0.393172 0.923723 0.246933 -0.784486 1.187548 -1.646051 -0.024215 -1.111382 1.003015 0.206202 1.322581 2.168449 0.948958
wb_dma_inc30r -0.673256 1.682343 1.059118 3.670934 -4.491602 -0.146508 -1.400600 0.803701 -0.432552 1.632511 3.463979 -1.308869 0.373747 3.487736 -0.331031 1.664280 1.261998 -3.769361 -3.062379 -2.056044
wb_dma_ch_sel/always_45/case_1 -0.580816 -1.110381 0.730569 -0.183669 0.042800 0.732137 -2.167696 0.182961 0.683255 0.662729 1.646997 -0.611853 -1.107883 0.655282 -1.009195 1.661354 0.727734 -2.016568 1.163210 -0.840019
wb_dma_ch_sel/assign_117_valid -0.343145 -0.867088 -2.328299 0.532243 -0.206338 -2.201915 0.465743 1.436073 -0.764274 -0.141835 -2.540612 0.949967 0.902503 0.292063 0.129806 -0.869632 2.219948 2.629827 -1.137522 2.730761
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -0.398155 1.385847 -0.776376 2.310414 1.895729 -2.031263 -2.155837 -3.093675 -1.272627 0.627413 -4.490494 -0.357643 -2.124104 -2.107899 3.001104 -1.098241 -1.180048 3.130701 0.163774 0.466447
wb_dma/wire_ch3_adr0 -1.343560 -1.610026 1.771422 -1.147740 -3.597185 2.140624 -1.607324 -2.170501 -1.561980 2.950258 1.813628 -0.059871 0.010050 -0.885602 0.277632 0.739776 0.834928 -2.762218 0.099557 1.593171
wb_dma_de/always_6/if_1/if_1/cond -1.079263 2.733469 -1.411196 -3.122707 -0.086568 -2.385685 2.194709 2.157717 0.681608 2.420358 1.222175 1.238325 0.290155 -1.384370 -1.654305 0.830766 1.705147 0.956609 -3.007504 -2.250557
wb_dma/wire_mast1_pt_out -1.015369 0.635346 2.035940 -3.023973 -0.546922 1.194596 0.526376 -1.974151 -0.564987 3.311629 1.175790 -0.034164 -1.063769 -2.093307 -0.247269 -1.277972 0.613560 -1.072865 -0.557099 0.888527
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.415693 -0.583890 -2.077878 1.820215 -0.560549 -2.507026 1.547301 1.408146 -1.397894 0.782010 -0.938380 1.204220 0.435035 1.840975 0.982601 -1.633525 2.100630 -0.345670 -1.764655 2.328710
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.839874 -1.400593 -0.197246 1.577150 0.575713 0.051026 0.291476 -1.639378 -0.915945 -0.693535 -0.551347 -0.731432 1.239538 -0.049975 2.669567 -1.483474 -0.085874 0.674527 -0.481700 1.175376
wb_dma_ch_sel/always_48 0.213622 2.687176 -0.271807 3.244718 -4.013223 -1.773605 -2.606326 -1.985429 -2.881007 2.125061 0.681524 0.285444 -3.107751 2.168421 0.433767 1.185230 0.125478 -4.328335 1.154684 2.467648
wb_dma_ch_sel/always_43 -1.033719 3.162087 0.346469 -2.770970 0.679853 -0.553423 -2.285829 2.687055 0.530166 2.228282 -2.658831 1.471303 -1.770375 -1.994040 -3.223478 1.970984 1.634986 -1.777625 -0.607923 -2.140389
wb_dma_ch_sel/always_42 0.137225 2.882093 0.193122 -4.533206 -2.453322 -0.888429 4.029149 -0.119196 -1.190197 -0.838049 2.798186 -1.043882 1.128764 1.050647 0.102195 0.135691 -1.403281 1.789699 -2.613925 0.590205
wb_dma_ch_sel/always_40 -1.828714 -0.865599 0.342686 -1.019571 -1.439171 0.036297 -4.097182 -1.471702 -0.033030 -0.719277 0.731477 -0.621804 -2.408925 0.922128 -1.601051 1.206709 0.099118 1.623023 4.298400 2.541853
wb_dma_ch_sel/always_47 -1.653420 0.582850 0.105751 3.655972 -0.066191 -0.198436 -0.669785 0.590636 -0.173081 -1.179998 -0.775615 0.605809 0.913326 -0.379960 -1.079197 0.905069 0.878381 -0.214910 -0.791408 0.104622
wb_dma_ch_sel/always_46 1.508548 0.901881 -0.915025 -0.686459 -1.271188 0.051787 0.991650 0.990861 1.389807 -1.245324 1.748085 0.203412 0.983266 1.791417 -0.248984 -1.746141 -0.209292 2.786508 0.446536 -1.180437
wb_dma_ch_sel/always_45 -0.630888 -1.141640 0.814210 -0.196725 0.039794 0.756120 -2.123007 0.093221 0.684255 0.674271 1.672761 -0.695219 -1.075762 0.636579 -0.939715 1.573543 0.683926 -1.982869 1.073299 -0.852100
wb_dma_ch_sel/always_44 0.430425 -2.734770 1.930285 0.957256 -2.645682 -0.668514 -2.723459 -2.950097 -4.550568 1.066800 -0.461796 -3.298120 0.626327 2.506113 4.605690 -1.029072 0.942584 -1.442388 -4.110911 3.449459
wb_dma_ch_sel/assign_152_req_p0/expr_1 -0.362484 -0.974448 -2.248924 0.480120 -0.197082 -2.143923 0.500387 1.362486 -0.800960 -0.134423 -2.427170 0.878285 1.026424 0.238283 0.285113 -0.848508 2.246690 2.573713 -1.321537 2.681453
wb_dma_ch_rf/input_ndnr -0.950746 1.609324 -2.205881 0.627633 -0.617350 -3.528883 -2.132242 0.949050 0.535981 2.977420 -0.692529 1.273086 -5.027612 1.588230 -2.390559 1.213146 0.838481 0.391779 1.666217 0.013092
wb_dma_de/always_4/if_1/stmt_1 -0.946455 0.491667 -2.197125 -1.088946 -0.684608 -2.357486 0.275095 3.095099 0.032208 0.445954 -2.159778 1.625648 -0.280636 0.256315 -2.235776 0.473508 2.285656 1.987002 -0.821359 1.559275
wb_dma_wb_if/wire_wb_addr_o 1.801412 1.412625 -1.348807 0.922508 0.755962 -1.394683 1.476781 0.706044 0.102259 0.750896 0.227823 0.433624 -1.441704 0.541203 0.898715 0.400889 -0.653098 -2.178496 0.063532 -1.056135
wb_dma_ch_sel/assign_111_valid -0.383923 -0.776579 -2.432191 0.492088 -0.270340 -2.355521 0.435719 1.483947 -0.807131 -0.087722 -2.638987 1.020519 0.842941 0.280031 0.136521 -0.820932 2.302473 2.671755 -1.203302 2.729957
wb_dma_wb_slv/assign_2_pt_sel 0.513089 4.708091 2.374921 -7.575940 -3.836369 0.896326 1.781947 -3.635830 -1.903969 7.137806 5.333693 0.013786 0.057207 -1.008792 -0.169901 0.090343 -0.088290 -6.292343 -2.817776 -3.625266
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -2.478882 2.376401 -1.607656 3.443109 1.229712 -3.354546 -0.905917 0.826193 -1.233273 0.381382 -4.328054 1.311844 0.508061 -2.567015 0.198079 0.468376 2.449672 2.522477 -3.388657 0.221331
wb_dma_ch_sel/assign_144_req_p0 -0.362453 -0.879145 -2.319036 0.361025 -0.214501 -2.170346 0.479093 1.465797 -0.772645 -0.148761 -2.483747 0.910667 0.900760 0.189202 0.171236 -0.796240 2.244649 2.589548 -1.224060 2.619294
wb_dma_de/input_pointer -1.754805 -0.699360 0.363387 -1.301057 -1.479728 0.083949 -4.049054 -1.503301 -0.201791 -0.800792 0.641633 -0.597672 -2.213920 0.828988 -1.545043 1.032232 0.075283 1.746175 4.195884 2.677000
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -0.423302 0.589644 -1.325961 2.040119 0.813921 -1.778894 -1.042327 -3.740860 -0.432622 0.440282 -2.145430 -0.542615 -2.146168 -0.818739 2.486471 -1.399413 -2.025310 3.959433 1.447960 0.757889
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -0.475290 -0.352234 0.061098 0.689489 -0.047174 -0.789606 -2.925504 -2.552903 -2.502731 -1.788041 -3.338678 -0.538899 -0.067358 -0.941820 2.407275 -1.338639 0.271521 3.253027 1.361119 4.227759
wb_dma_ch_rf/input_wb_rf_adr 5.026278 5.693125 0.692664 -0.413588 -0.006066 -1.476238 -1.096295 3.340659 -1.403452 -2.277714 -5.084760 -2.809245 -0.281789 -0.314410 6.150299 -1.805811 -3.270820 0.283377 -3.734943 -1.809924
wb_dma_ch_sel/input_pointer0 -1.126884 -1.135727 -0.317559 1.090006 -0.080182 -0.250002 -3.658617 -0.371154 0.618082 0.214045 -1.085776 -0.271201 -3.024221 0.960899 -1.371094 1.427429 0.094977 0.270707 3.217208 0.887001
wb_dma_ch_sel/input_pointer1 -0.619372 -0.082398 -1.161873 1.440585 -0.099078 -0.955858 -1.727711 -0.627257 -0.032860 -0.493010 -2.873857 0.411609 -2.178561 0.357190 -0.425443 -0.181997 -0.773955 2.441813 2.335358 1.910440
wb_dma_ch_sel/input_pointer2 0.571016 0.774703 0.649989 -0.103550 0.227749 -0.441722 -1.661089 -1.028290 -1.041061 -0.746096 -1.959480 -0.869902 -0.443533 0.427913 0.750306 -1.205672 -0.944949 1.028816 0.040146 0.939476
wb_dma_ch_sel/input_pointer3 -1.255826 0.094343 -0.405823 -0.828595 -1.538723 -0.550170 -2.117360 -1.714372 -0.732396 -1.411836 -0.875955 0.025160 -1.430039 0.299519 -0.691946 -0.317157 -0.644630 3.562560 3.437753 3.571966
wb_dma_de/reg_chunk_0 0.059350 1.482094 -0.708489 -2.325408 -0.847835 0.066889 0.566746 3.523403 0.307050 -0.036110 -2.691490 2.185688 0.449358 -0.253513 -3.393718 0.169141 1.317489 -0.296551 -0.060229 0.931910
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 -1.080116 -0.837076 -1.741264 1.472368 -0.319728 -0.537622 -0.071329 0.402567 0.925727 0.242038 -0.860737 1.186565 -1.625633 -0.017348 -1.128472 0.929423 0.173900 1.306473 2.181270 0.947603
wb_dma_ch_sel/assign_151_req_p0/expr_1 -0.356331 -0.962941 -2.168945 0.406489 -0.186282 -2.116902 0.476328 1.312420 -0.818891 -0.224776 -2.452770 0.773472 1.140297 0.191421 0.343743 -0.907130 2.211414 2.633855 -1.339319 2.669258
wb_dma_ch_sel/assign_138_req_p0/expr_1 -0.328107 -0.941166 -2.333489 0.503119 -0.166058 -2.174684 0.424493 1.340230 -0.811616 -0.191130 -2.622328 0.896654 0.918568 0.180779 0.310505 -0.862292 2.146852 2.678889 -1.162630 2.721835
wb_dma_ch_sel/reg_am0 1.483191 0.768970 -0.974101 -0.500980 -1.286610 0.027682 0.982913 0.938389 1.336386 -1.186616 1.667492 0.216199 0.955256 1.831131 -0.202346 -1.688911 -0.186408 2.647780 0.438352 -1.090625
wb_dma/assign_2_dma_req -1.097950 1.668733 -0.193785 -0.118873 0.308210 -1.742782 -2.492237 -4.019118 -1.879047 -0.245320 -2.308847 -0.670255 -1.517461 -2.013918 2.602767 -1.162343 -0.996282 4.362008 1.277924 2.112610
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -0.588138 -1.494404 2.215578 -0.588432 -1.925467 2.952741 -3.357438 -0.863550 0.246429 1.773925 -1.561183 -0.832681 -2.573216 0.967460 -1.692328 1.095921 -1.694563 -3.293524 2.814209 0.809806
wb_dma_ch_rf/wire_ch_csr 0.301988 2.158535 0.896603 -3.949066 -2.902816 0.040820 -0.787998 -1.443815 -1.726518 3.505324 3.405898 -1.086549 2.512746 0.582632 1.469400 -0.260081 2.960102 -2.808522 -2.624208 -0.371667
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.277103 1.099069 0.290022 2.838283 -0.326292 -2.008770 -1.277308 -1.083314 -0.847363 0.207279 -0.915296 -2.911512 -0.536738 2.618437 2.452594 -0.324140 -1.436870 -0.018708 -2.519178 -0.563780
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 1.086919 1.056468 1.602971 -1.325114 -0.174133 2.455787 0.268992 0.470430 0.174305 -0.493413 -0.544366 0.547008 0.720476 -0.567234 -1.165150 -0.343744 -0.990484 -2.345747 0.719588 -0.707602
wb_dma_ch_sel/assign_118_valid -0.344268 -0.921883 -2.281398 0.515749 -0.194909 -2.144671 0.456663 1.368777 -0.789463 -0.206942 -2.509374 0.917957 0.958817 0.207512 0.241553 -0.846258 2.236274 2.571516 -1.213597 2.687490
wb_dma_wb_mast/input_mast_din 0.990711 3.906038 -0.620883 -1.693845 0.779320 -2.124990 0.890585 -1.198578 0.752093 0.387895 1.168755 -0.369768 -3.876842 -0.537621 0.761203 -0.184962 -3.414457 2.734460 0.845347 -2.782668
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -1.739082 0.708624 3.055236 -1.783648 -3.166817 -1.989219 -2.937683 1.698617 -1.599285 3.571372 2.479811 -3.299314 -1.303958 0.300901 3.917945 0.551182 -0.698672 -2.036469 -3.639965 0.809489
wb_dma_de/always_2/if_1/stmt_1 0.429597 -2.680772 1.877470 1.025842 -2.587910 -0.780179 -2.747118 -2.824935 -4.523475 1.018010 -0.591354 -3.338709 0.669750 2.555568 4.609068 -1.073431 0.981891 -1.339496 -4.250308 3.406961
wb_dma_de/assign_65_done/expr_1 -0.661110 3.455896 -0.802733 -3.036125 -0.472529 -0.762638 0.813540 1.896879 0.826429 1.517133 -1.833801 2.051790 -0.820208 -1.559091 -3.154927 0.341546 0.069505 0.780954 -0.158905 -1.115705
wb_dma_ch_sel/reg_de_start_r -1.435183 3.386058 -0.137322 2.164023 1.138348 -1.095088 -0.677347 1.303610 -1.077919 -0.083109 -4.908284 1.777295 1.269483 -3.048797 -0.832927 0.116980 1.526926 0.344380 -2.837308 -0.474208
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.138338 1.072898 1.618966 -1.360577 -0.182843 2.551288 0.235407 0.463972 0.207773 -0.526394 -0.584976 0.593518 0.738328 -0.577366 -1.213921 -0.335734 -1.044779 -2.398419 0.743669 -0.677670
wb_dma_ch_rf/input_dma_rest -0.744193 0.288287 0.664566 -2.276180 -1.500317 0.341901 -0.514747 -1.119530 -0.647859 -0.952582 1.833048 -0.309715 0.612540 -0.088407 -0.331756 -0.126765 0.064868 1.402782 1.238264 1.806328
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 -1.800617 -0.842407 0.199857 -1.122310 -1.470039 0.087808 -3.979124 -1.282257 -0.033664 -0.684663 0.719579 -0.422906 -2.399872 0.821954 -1.717111 1.323846 0.215589 1.529492 4.351315 2.602475
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -1.170365 -1.569286 -0.085811 0.981036 -1.753252 -0.120154 -1.659726 -1.602350 -0.549868 1.536553 -2.601947 -0.773767 -2.396435 0.884995 0.404182 -0.055409 -1.495826 1.060172 1.258184 2.433158
wb_dma_de/wire_de_csr -1.934546 2.198054 -0.394618 -1.800122 -1.236975 -1.414417 -1.787221 -3.197799 -0.232186 0.307500 0.323270 -0.228765 -2.538255 -0.894589 -0.412160 -0.157003 -1.732077 4.380015 2.896969 1.349156
wb_dma_ch_sel/reg_ndnr -0.946411 1.725993 -2.190722 0.488364 -0.571669 -3.510068 -2.086258 0.870325 0.580191 3.030678 -0.595783 1.321226 -5.082283 1.468979 -2.407681 1.295224 0.793899 0.389919 1.715768 -0.125683
wb_dma_ch_sel/reg_txsz -0.919991 3.015256 0.253959 -2.758483 0.849846 -0.515951 -2.163991 2.721267 0.640903 2.194915 -2.503417 1.479628 -1.986130 -1.942300 -3.131870 2.123321 1.530647 -1.760303 -0.405968 -2.288526
wb_dma_rf/always_1/case_1/stmt_10 -0.973113 0.274069 2.231075 -0.903350 0.742991 0.474659 -1.819455 0.664526 -0.149824 0.812700 -1.009680 -1.267360 -0.507733 -2.174742 0.553832 0.337974 -1.309304 -1.285309 -1.069725 -0.392419
wb_dma_ch_pri_enc/inst_u28 0.481937 0.987156 0.516568 -0.019978 -0.363822 1.466100 -1.441451 -0.176397 0.075697 -0.937937 -3.243471 0.895106 -1.300694 -0.157987 -1.551467 -0.566524 -1.657525 -0.042072 2.857403 1.150457
wb_dma_ch_pri_enc/inst_u29 0.476355 0.972675 0.525412 0.012604 -0.342446 1.533164 -1.479594 -0.170176 0.142301 -0.930488 -3.216334 0.884072 -1.307856 -0.173454 -1.610121 -0.533423 -1.732508 -0.072736 2.944390 1.132855
wb_dma/wire_de_adr1 -0.585371 -1.023164 0.794252 -0.240029 0.006112 0.718181 -2.081010 0.211608 0.658168 0.681613 1.618298 -0.638304 -1.034819 0.582590 -0.992826 1.628125 0.754511 -2.042209 1.063227 -0.908932
wb_dma_ch_arb/always_2/block_1/case_1 0.118042 2.784397 -0.269810 3.435221 -4.000762 -1.905697 -2.658741 -2.100757 -2.892297 2.252456 0.544309 0.333013 -3.199598 2.204903 0.365678 1.068039 0.020210 -4.246031 1.155320 2.498233
wb_dma_de/always_18/stmt_1/expr_1 -0.566797 -0.043445 -0.105077 -0.390872 1.668848 -1.755292 -2.068451 -2.773241 1.379961 3.614894 0.478337 -0.980380 0.866172 0.742971 -0.603730 -3.776235 -0.050836 0.690532 0.172852 -0.814350
wb_dma_ch_arb/always_1/if_1 0.156036 2.772227 -0.264939 3.156761 -3.916868 -1.844686 -2.591233 -2.125317 -2.837571 2.335808 0.591656 0.253768 -3.287143 2.082469 0.389057 1.159529 -0.033720 -4.384223 1.230019 2.460289
wb_dma_ch_pri_enc/inst_u20 0.579401 0.972981 0.544328 0.036560 -0.336320 1.669456 -1.399226 -0.078307 0.148337 -0.985362 -3.338199 0.991429 -1.323424 -0.157170 -1.646216 -0.537313 -1.783077 -0.163639 3.037824 1.154088
wb_dma_ch_pri_enc/inst_u21 0.426538 0.973353 0.546144 -0.018419 -0.382516 1.480448 -1.364995 -0.163221 0.136764 -0.834761 -3.072155 0.898886 -1.230195 -0.185567 -1.563825 -0.473851 -1.621737 -0.106317 2.794060 1.066628
wb_dma_ch_pri_enc/inst_u22 0.575788 1.085639 0.631901 -0.128329 -0.363942 1.712032 -1.409981 -0.116516 0.108463 -0.933523 -3.259668 0.936950 -1.211426 -0.208859 -1.635562 -0.581295 -1.724220 -0.288647 2.920072 1.074962
wb_dma_ch_pri_enc/inst_u23 0.485588 1.023804 0.584502 -0.037408 -0.393172 1.510964 -1.413210 -0.158249 0.122278 -0.857806 -3.148566 0.903297 -1.230141 -0.186346 -1.577890 -0.535430 -1.669825 -0.179662 2.790140 1.088384
wb_dma_ch_pri_enc/inst_u24 0.489789 0.998946 0.622960 -0.052223 -0.323954 1.562363 -1.389880 -0.180056 0.097972 -0.932180 -3.135213 0.852966 -1.249278 -0.162029 -1.513205 -0.549479 -1.687483 -0.169524 2.833403 1.070860
wb_dma_ch_pri_enc/inst_u25 0.488959 0.945846 0.423660 0.134334 -0.347109 1.449444 -1.414477 -0.127167 0.150682 -0.934279 -3.404555 1.007937 -1.406515 -0.126557 -1.622391 -0.527642 -1.703119 0.019033 2.998488 1.238793
wb_dma_ch_pri_enc/inst_u26 0.452119 0.987336 0.590093 -0.006324 -0.378082 1.524375 -1.464748 -0.229761 0.101131 -0.901516 -3.107039 0.818550 -1.272480 -0.174010 -1.533657 -0.529154 -1.692689 -0.107471 2.860353 1.072276
wb_dma_ch_pri_enc/inst_u27 0.450130 0.983772 0.543892 0.026561 -0.329530 1.466899 -1.460884 -0.217682 0.121219 -0.920826 -3.185010 0.883311 -1.325200 -0.169759 -1.540401 -0.526695 -1.680947 -0.026778 2.864159 1.137013
wb_dma/wire_dma_busy -1.582019 -0.863397 -0.736857 -3.641992 -2.845975 2.303814 -0.858968 1.635028 -0.117842 1.358934 -0.018175 1.265186 1.843537 -3.663868 0.694349 2.919312 3.651498 -0.984933 0.991770 1.515773
wb_dma_ch_sel/reg_ack_o -1.133279 1.778179 -0.263825 0.040790 0.430156 -1.752267 -2.561857 -4.002777 -1.828396 -0.164020 -2.581619 -0.573410 -1.648489 -2.151798 2.503638 -1.141566 -1.059952 4.378228 1.364626 2.063414
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 -1.128299 -0.847981 -1.730918 1.479354 -0.323567 -0.546269 -0.075787 0.387624 0.895380 0.235073 -0.826424 1.176429 -1.635849 -0.033308 -1.103846 0.949077 0.184378 1.309755 2.165404 0.968391
wb_dma_rf/reg_csr_r 0.241609 -0.478491 1.930572 -5.612707 0.221291 0.882013 -0.218499 0.080024 -2.759662 -1.654232 -1.639559 0.406407 3.419320 -2.439195 0.008677 -1.457918 0.889971 -0.169223 -0.271041 4.693796
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.595813 -0.644253 -2.154227 1.873620 -0.556940 -2.539098 1.669420 1.532962 -1.446608 0.695006 -0.917445 1.188360 0.481709 1.988476 1.121186 -1.618094 2.191577 -0.447331 -1.835922 2.364152
assert_wb_dma_ch_sel -1.144701 -0.896475 -1.833671 1.542359 -0.331962 -0.561111 -0.060030 0.411148 0.931709 0.252004 -0.892534 1.233891 -1.702934 -0.042654 -1.135249 0.980623 0.204584 1.387383 2.230785 0.982237
wb_dma_ch_rf/always_27/stmt_1/expr_1 -2.116971 3.526726 0.229122 0.127904 -0.428117 -0.888891 -1.108665 0.162156 -1.563034 -0.866545 -3.016841 1.580122 1.572626 -2.847969 -1.280686 -0.024101 1.494632 1.826266 -1.236644 1.383458
wb_dma_ch_sel/inst_ch2 0.545327 0.777485 0.664141 -0.120092 0.223069 -0.456777 -1.676582 -1.036530 -0.999754 -0.698969 -1.896632 -0.847655 -0.428406 0.437145 0.748486 -1.169145 -0.892092 1.004313 0.025813 0.900784
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond -1.199663 -0.928198 -1.883798 1.602721 -0.376498 -0.573330 -0.055637 0.433042 1.002669 0.274604 -0.843701 1.295750 -1.720354 -0.052060 -1.189281 1.047071 0.184614 1.386273 2.310770 1.016547
wb_dma_ch_sel/assign_122_valid -0.497815 -0.811160 -2.293414 0.355364 -0.295191 -2.306161 0.406881 1.453362 -0.770961 0.014091 -2.466417 0.937361 0.971085 0.165437 0.082140 -0.806605 2.336533 2.606463 -1.339785 2.662575
wb_dma_rf/wire_dma_abort 1.885473 0.315448 -1.430664 1.751636 -0.857397 -0.783336 0.162922 1.192357 -1.213383 -0.185656 -3.913246 2.012922 -0.777739 1.579803 -0.536870 -2.044493 0.416029 -0.567238 1.132413 3.300188
wb_dma_de/assign_67_dma_done_all/expr_1 -1.743909 2.465006 -2.425293 -1.792253 -0.369606 -3.267751 0.510405 1.629997 0.570154 2.051300 -1.318412 1.555138 -1.557995 -0.959954 -2.128944 0.715193 1.176755 3.092992 -0.935268 -0.374392
wb_dma_de/always_4/if_1/cond -0.022872 1.563077 -0.594637 -2.409571 -0.909652 0.143178 0.456060 3.429258 0.294225 0.040386 -2.618942 2.192077 0.485570 -0.362475 -3.504155 0.176355 1.302382 -0.369956 -0.056206 0.886004
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.394679 0.907863 -0.556440 4.353162 0.766130 -0.991423 -1.229630 1.556441 0.605873 0.066177 0.845906 0.451825 -1.545224 0.734574 -1.134787 2.827929 0.931501 -4.102427 0.421360 -1.707106
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.422807 -0.547244 -2.070801 1.771814 -0.529267 -2.457628 1.538429 1.381767 -1.379139 0.743616 -0.933314 1.203902 0.407248 1.821628 0.971713 -1.577682 2.083338 -0.326066 -1.715896 2.314512
wb_dma_ch_sel/assign_156_req_p0 -0.345780 -0.889029 -2.337321 0.537226 -0.211451 -2.302038 0.434799 1.406442 -0.883799 -0.204237 -2.601806 0.864980 0.980700 0.297864 0.294173 -0.938486 2.307743 2.660950 -1.327241 2.792059
assert_wb_dma_ch_arb/input_advance 0.703005 0.819694 -1.895425 0.247524 -1.085813 -2.552451 1.267335 3.021762 -0.463352 1.381771 -0.413286 1.842024 -0.794385 1.834416 -1.557219 -0.181927 2.168828 -0.962950 -1.252592 1.139535
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.808808 -1.394801 -0.192089 1.594534 0.605880 0.062227 0.304107 -1.624204 -0.875088 -0.675963 -0.580752 -0.686198 1.174228 -0.018283 2.647421 -1.424472 -0.088737 0.674316 -0.431908 1.166039
wb_dma_ch_rf/reg_ch_tot_sz_r -2.766135 1.348481 -1.872991 -1.321326 0.766442 -2.491890 -1.156863 3.008412 1.413481 3.407842 -0.277847 1.746163 -2.373978 -1.955652 -2.887279 3.546155 3.248363 -0.222544 -0.936540 -2.346331
wb_dma_ch_rf/wire_ch_adr0 0.435152 -1.463187 1.767276 -0.093503 -4.246041 0.112754 -0.742673 -0.906520 -3.063846 0.120389 1.771055 -2.273672 2.424598 3.584474 2.406325 -1.584674 1.801927 0.304836 -4.902870 1.743687
wb_dma_ch_rf/wire_ch_adr1 -1.547992 -0.433044 2.575380 -0.925608 0.640167 0.887591 -3.585710 1.072253 0.375156 1.376021 0.028910 -1.586943 -1.537144 -1.677476 -0.436753 1.690625 -0.530084 -2.799523 -0.058897 -0.917120
wb_dma/wire_ch0_adr0 2.888439 -0.360036 -0.646660 1.792687 -0.394466 -2.916079 -0.598332 -0.456501 -2.009086 -2.389839 -0.969403 -3.139035 1.348039 4.952763 4.389173 -3.430928 -0.159504 3.487473 -3.772351 1.211828
wb_dma_ch_pri_enc/wire_pri24_out 0.444277 0.998882 0.534388 -0.044322 -0.358939 1.489798 -1.425767 -0.178550 0.129996 -0.879548 -3.142088 0.844202 -1.262418 -0.170531 -1.555005 -0.519963 -1.635477 -0.057266 2.828948 1.080639
wb_dma/input_dma_rest_i -0.807412 0.315064 0.693565 -2.320779 -1.532083 0.349436 -0.557954 -1.179247 -0.713605 -0.871237 1.869445 -0.333364 0.614584 -0.059350 -0.336098 -0.123050 0.062386 1.380597 1.254666 1.831717
wb_dma_inc30r/assign_1_out 1.522258 0.844860 -0.985865 -0.589352 -1.226761 0.017781 0.960827 0.950065 1.321184 -1.218516 1.637613 0.218673 0.960365 1.853816 -0.220098 -1.675003 -0.188909 2.698443 0.434314 -1.069663
wb_dma_ch_sel/assign_133_req_p0 0.190996 -1.946087 -1.919487 0.773257 -0.956660 -1.930544 -0.188922 1.139933 -0.337330 3.152609 -0.738473 -0.395102 -2.048326 1.656128 0.861688 1.286803 1.130417 -2.452855 -0.635325 1.308632
wb_dma_ch_rf/always_23 -0.518481 -0.986714 0.730367 -0.202805 0.061214 0.659645 -2.000862 0.215485 0.667317 0.649135 1.548715 -0.584684 -1.015255 0.578525 -0.945396 1.521564 0.701463 -1.906814 1.039393 -0.841299
wb_dma_inc30r/reg_out_r -1.173250 2.128247 0.314648 6.386160 -0.126688 -2.122592 -0.936021 2.253191 -0.083062 -0.132480 0.828608 -1.510898 -0.572742 3.141942 -0.674864 3.124751 1.039611 -4.310138 -3.698803 -2.723014
wb_dma/wire_pointer2 0.527825 0.743237 0.625993 -0.068608 0.201374 -0.446963 -1.631437 -1.025118 -0.945232 -0.693863 -1.927249 -0.815439 -0.496103 0.446585 0.682291 -1.159045 -0.875911 1.050949 0.065529 0.891338
wb_dma_de/always_23/block_1/case_1/block_2 0.716863 0.926286 1.482989 -4.144512 -1.290047 2.298779 -1.660652 -0.974114 -2.010219 1.055427 0.499300 0.862217 2.809316 -2.991823 0.821509 0.227675 2.913871 -3.149286 0.095433 1.057942
wb_dma/wire_pointer0 -1.118564 -1.133569 -0.306711 1.038658 -0.040252 -0.276900 -3.611695 -0.475908 0.522113 0.185199 -1.111424 -0.314928 -2.963103 0.937354 -1.264583 1.300745 0.016720 0.379444 3.104571 0.906139
wb_dma/wire_pointer1 -0.654313 -0.117881 -1.164836 1.466413 -0.137923 -1.001244 -1.754205 -0.635697 -0.027860 -0.457621 -2.788093 0.430186 -2.179208 0.404755 -0.461488 -0.171830 -0.671912 2.408652 2.329891 1.940696
wb_dma/wire_mast0_err 1.992135 0.515028 -1.304018 1.499917 -0.946382 -0.811605 0.130817 1.188020 -1.351987 -0.147336 -3.941634 1.993559 -0.702718 1.627546 -0.544038 -2.149920 0.416583 -0.677622 0.939980 3.316318
wb_dma_ch_rf/always_26 -3.572617 3.333885 2.661511 -0.119639 -1.015051 0.461022 -0.985612 -0.448413 -2.165879 -0.878280 -2.129496 0.479246 1.771204 -3.891928 -1.296329 0.650333 0.103478 0.638455 -2.427981 1.311425
wb_dma_de/always_23/block_1/case_1/block_5 -1.260410 2.547801 0.899089 -4.218628 -3.433846 0.600310 -0.892359 3.062949 -0.379816 -3.249008 4.440369 2.558737 0.427381 0.363021 -5.329665 1.496794 3.139495 2.448946 0.884580 0.329969
wb_dma_ch_sel/assign_144_req_p0/expr_1 -0.388435 -0.964988 -2.380649 0.471814 -0.187628 -2.238623 0.542506 1.529033 -0.779185 -0.150346 -2.539753 0.961728 0.979552 0.224328 0.230400 -0.831210 2.337126 2.628056 -1.331699 2.702350
wb_dma_ch_rf/wire_ch_am0_we 1.456621 0.841556 -0.974126 -0.615033 -1.286865 -0.013377 0.962446 0.969399 1.337643 -1.160877 1.688799 0.225223 0.933993 1.800124 -0.262790 -1.647038 -0.194028 2.663822 0.448612 -1.102085
wb_dma_ch_rf/always_25 -3.318440 1.080807 2.381696 2.558091 -1.262753 0.745274 -0.846495 -0.301561 -1.161238 -0.603080 -0.194853 -0.179985 0.832546 -1.571554 -1.442017 1.394282 -0.294513 -1.016608 -1.854845 0.622730
wb_dma/wire_dma_rest -0.759340 0.283999 0.622704 -2.119222 -1.392708 0.290843 -0.518834 -1.126688 -0.627492 -0.879068 1.674639 -0.322889 0.513737 -0.071337 -0.333343 -0.171158 -0.010223 1.393165 1.247424 1.725101
wb_dma_wb_mast/input_mast_adr 1.846447 1.437060 -1.370292 0.971005 0.749425 -1.451545 1.491190 0.728422 0.136136 0.794669 0.328611 0.401318 -1.538372 0.566161 0.917044 0.467302 -0.712173 -2.248512 0.126047 -1.118695
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.192571 -1.562426 -0.068852 0.927347 -1.809740 -0.072525 -1.720670 -1.647265 -0.560153 1.626442 -2.620048 -0.802708 -2.415474 0.861552 0.385322 -0.052735 -1.473799 1.091886 1.235943 2.416291
wb_dma_ch_sel/always_44/case_1 0.374996 -2.633358 1.817695 0.938899 -2.740615 -0.886885 -2.744355 -2.750016 -4.571906 1.053818 -0.462900 -3.274683 0.544845 2.657125 4.384765 -1.025815 1.095058 -1.324889 -4.187405 3.516855
wb_dma/wire_ch0_am0 1.523943 0.796380 -0.940436 -0.565532 -1.202485 -0.003928 0.986161 0.942461 1.338574 -1.248987 1.709792 0.174662 0.976296 1.856768 -0.186123 -1.692792 -0.192189 2.696522 0.384736 -1.092881
wb_dma/wire_ch0_am1 -1.673722 0.524053 0.123092 3.648559 -0.064682 -0.191965 -0.689488 0.656615 -0.169458 -1.163656 -0.710494 0.564461 0.946645 -0.339098 -1.099435 0.938437 0.889064 -0.250820 -0.803977 0.038713
wb_dma_ch_rf/always_19/if_1 -1.321587 -0.209086 0.677960 -2.674572 0.429428 1.058262 0.605683 0.765521 0.704904 -0.396542 0.959112 -0.500709 2.553483 -1.997128 -0.512995 0.928542 0.993645 0.778255 -1.698533 -1.354494
wb_dma_ch_rf/always_20/if_1/block_1/if_1 0.350425 -1.564464 1.843431 0.153398 -4.458374 0.111132 -0.631710 -0.896070 -3.177278 0.238561 2.166726 -2.414642 2.794415 3.775954 2.538633 -1.640929 2.079258 0.209778 -5.382830 1.687829
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 1.522195 0.698544 -0.765557 -3.379907 -0.504782 -3.164391 -1.672906 1.307232 0.380709 -1.291094 2.294793 -1.152233 0.942180 5.865158 -2.526782 -4.024196 1.637595 3.662229 -0.306646 1.256887
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.578169 -0.000134 -0.202725 -0.327301 1.589028 -1.811240 -2.045128 -2.769582 1.373570 3.642578 0.412553 -0.920976 0.757869 0.768810 -0.645020 -3.722025 -0.031446 0.688643 0.226442 -0.745177
wb_dma_de/always_3/if_1 -0.369584 0.999703 -0.501074 4.144005 0.800686 -0.940580 -1.300354 1.542259 0.574630 0.239450 0.921103 0.456466 -1.690217 0.691928 -1.176954 2.813932 0.906720 -4.165651 0.461055 -1.780221
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 1.088409 1.115839 1.665164 -1.447873 -0.200003 2.560056 0.268314 0.435946 0.184091 -0.490841 -0.531967 0.546282 0.817045 -0.547697 -1.169221 -0.312955 -0.994160 -2.439946 0.704641 -0.742406
wb_dma_ch_rf/assign_16_ch_adr1_we -0.586866 -1.090093 0.721459 -0.192254 0.102947 0.676776 -2.152838 0.255493 0.676837 0.663186 1.568471 -0.624669 -1.084116 0.604099 -0.963732 1.619152 0.799607 -1.981794 1.072577 -0.883746
wb_dma_wb_if/wire_wbm_data_o 2.719087 -0.259990 -0.110853 -2.300293 -0.857726 2.037013 2.311274 0.070663 -0.206217 1.853594 4.523775 0.444135 1.159741 1.338687 1.282078 0.828621 2.862699 -4.478373 -0.958822 -2.834774
wb_dma_ch_pri_enc/wire_pri_out_tmp 0.499099 0.952655 0.579539 -0.052306 -0.354303 1.533857 -1.420768 -0.206157 0.111832 -0.871597 -3.114295 0.871772 -1.259485 -0.148342 -1.552057 -0.530239 -1.643491 -0.161816 2.811828 1.102227
wb_dma_ch_sel/always_2/stmt_1/expr_1 -0.418143 -0.065303 -3.637282 1.676202 -1.474239 -3.088315 1.276455 3.473650 0.389512 1.675712 -1.172468 3.056439 -2.328794 1.851598 -2.658011 0.770423 2.457383 0.250350 0.741462 2.136492
wb_dma_ch_sel/always_48/case_1/stmt_1 -0.846331 1.998697 -1.429450 4.036371 -3.728149 -4.012029 -2.858809 -2.517097 -3.044684 2.860040 1.366741 -0.323231 -3.789018 2.400193 1.412343 1.495533 0.944612 -2.289614 0.273728 2.744564
wb_dma_ch_sel/always_48/case_1/stmt_2 1.089767 1.148244 1.733547 -1.475413 -0.243086 2.523082 0.274385 0.466743 0.159668 -0.450857 -0.415720 0.518327 0.864665 -0.561679 -1.145026 -0.352123 -0.971153 -2.543979 0.544731 -0.777088
assert_wb_dma_ch_arb/input_grant0 0.820753 0.780578 -1.919226 0.217452 -0.986491 -2.553283 1.398706 3.079232 -0.501321 1.280026 -0.480687 1.863017 -0.757752 1.813469 -1.449763 -0.228607 2.122434 -0.952000 -1.330850 1.100360
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 1.058182 1.069671 1.659432 -1.401571 -0.226907 2.465604 0.235312 0.438138 0.156715 -0.480413 -0.494777 0.544309 0.785189 -0.574474 -1.120022 -0.331085 -0.953516 -2.413620 0.621567 -0.690804
wb_dma_ch_pri_enc/wire_pri18_out 0.518205 1.039903 0.672812 -0.071114 -0.381796 1.595261 -1.489843 -0.221961 0.091894 -0.944173 -3.190850 0.841864 -1.251817 -0.170111 -1.550811 -0.544792 -1.715065 -0.107017 2.843944 1.104692
wb_dma_de/assign_6_adr0_cnt_next -1.088055 -0.170402 0.564360 -0.104357 -0.653881 0.802894 1.503396 1.925601 0.146673 -0.621804 1.263437 0.893235 1.557844 0.208203 -1.970146 1.032458 1.756020 -0.571418 -1.789891 -0.603120
wb_dma_ch_rf/reg_ch_err 1.962336 0.393972 -1.435041 1.741845 -0.824956 -0.903010 0.113825 1.206814 -1.317050 -0.202541 -4.007707 1.997590 -0.775583 1.648592 -0.402888 -2.131313 0.380404 -0.449274 1.030414 3.360971
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.175251 -0.894243 -1.801255 1.558200 -0.357426 -0.584908 -0.058480 0.426291 0.966543 0.237649 -0.901093 1.224157 -1.682446 -0.075714 -1.163596 1.017512 0.191494 1.410380 2.300390 1.020207
wb_dma_wb_slv/input_wb_addr_i 2.468563 2.861926 4.693499 -6.272392 -0.171431 1.363597 0.296348 -0.297908 -3.518869 0.571484 0.509592 -2.098253 0.129558 -0.382912 1.737336 -0.980228 0.831011 -2.966843 -5.212935 -0.960658
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.126523 1.130281 1.703901 -1.440008 -0.260178 2.536515 0.258577 0.465280 0.177221 -0.462990 -0.491267 0.558188 0.811794 -0.516812 -1.180130 -0.361291 -0.976757 -2.493216 0.658953 -0.730083
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.079111 1.056805 1.557015 -1.287686 -0.208486 2.463862 0.240889 0.499009 0.202952 -0.497108 -0.616611 0.606115 0.736552 -0.547711 -1.147636 -0.319345 -0.973526 -2.348408 0.718511 -0.630981
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.081450 1.029262 1.646302 -1.338512 -0.157498 2.579870 0.232614 0.425321 0.221362 -0.530161 -0.558336 0.594757 0.718451 -0.623904 -1.162704 -0.317184 -1.030754 -2.343443 0.794157 -0.678669
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 -1.673213 2.471539 -2.295850 -1.845972 -0.271482 -3.156263 0.463611 1.453750 0.601662 1.932425 -1.325116 1.471668 -1.629843 -1.000751 -2.001374 0.682476 0.997877 3.110831 -0.872750 -0.398683
