
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 647330                       # Simulator instruction rate (inst/s)
host_mem_usage                              134380192                       # Number of bytes of host memory used
host_op_rate                                   728692                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7888.92                       # Real time elapsed on the host
host_tick_rate                              514703772                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5106735152                       # Number of instructions simulated
sim_ops                                    5748590375                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.060457                       # Number of seconds simulated
sim_ticks                                4060456786673                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    58                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4827720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9655440                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 508861001                       # Number of branches fetched
system.switch_cpus.committedInsts          3106735151                       # Number of instructions committed
system.switch_cpus.committedOps            3497589626                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9737306442                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9737306442                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    817829241                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    748855074                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    435251665                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            38562298                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    3220588837                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           3220588837                       # number of integer instructions
system.switch_cpus.num_int_register_reads   4660008166                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2728270840                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           782857887                       # Number of load instructions
system.switch_cpus.num_mem_refs            1235635832                       # number of memory refs
system.switch_cpus.num_store_insts          452777945                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      59276321                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             59276321                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     39517528                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     19758793                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        2062696638     58.97%     58.97% # Class of executed instruction
system.switch_cpus.op_class::IntMult        195425352      5.59%     64.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv           3831862      0.11%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::MemRead        782857887     22.38%     87.05% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       452777945     12.95%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3497589684                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7163229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14326458                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4494502                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2828028                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1999692                       # Transaction distribution
system.membus.trans_dist::ReadExReq            333218                       # Transaction distribution
system.membus.trans_dist::ReadExResp           333218                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4494502                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      7325389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      7157771                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14483160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14483160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    493475328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    486460416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    979935744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               979935744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4827720                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4827720    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4827720                       # Request fanout histogram
system.membus.reqLayer0.occupancy         18535804545                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         18439883349                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        45300315954                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6830011                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5668536                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6322413                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           333218                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          333218                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6830011                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     21489687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21489687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1280478336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1280478336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4827720                       # Total snoops (count)
system.tol2bus.snoopTraffic                 361987584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11990949                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11990949    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11990949                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10712100330                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14935332465                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    312550144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         312550144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    180925184                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      180925184                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2441798                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2441798                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1413478                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1413478                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     76974134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             76974134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      44557840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            44557840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      44557840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     76974134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           121531974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2826956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   4877377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000264726586                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       157807                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       157807                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            9757431                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2677470                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2441798                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1413478                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  4883596                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2826956                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  6219                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1016710                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           798578                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           374236                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            66150                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           492769                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           558884                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            41160                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            77344                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            87314                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            83686                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           81074                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           71140                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          104854                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           94796                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          397344                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          531338                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           473988                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           479092                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           284392                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           434072                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           473989                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              116                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           14968                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          192326                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          473994                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.98                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 74738503844                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               24386885000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           166189322594                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15323.50                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34073.50                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 3653476                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2471403                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                74.91                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               87.42                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              4883596                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2826956                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2438689                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2438688                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                150824                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                150987                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                157834                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                157834                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                157807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                157807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                157807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                157807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                157807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                157807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                157807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                157807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                157807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                157807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                157807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                157807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                157807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                157807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   164                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1579434                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   312.185069                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   235.080709                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   257.256175                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        16405      1.04%      1.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       798757     50.57%     51.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       269309     17.05%     68.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       113743      7.20%     75.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       113566      7.19%     83.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       100595      6.37%     89.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        72634      4.60%     94.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        34634      2.19%     96.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        59791      3.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1579434                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       157807                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     30.907152                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    29.863344                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     8.517848                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1794      1.14%      1.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23        22104     14.01%     15.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        35008     22.18%     37.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        34790     22.05%     59.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        23010     14.58%     73.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        17689     11.21%     85.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         9311      5.90%     91.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         5649      3.58%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         3302      2.09%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         2635      1.67%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         1268      0.80%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          623      0.39%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          624      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       157807                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       157807                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.913888                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.908854                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.410136                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6821      4.32%      4.32% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             163      0.10%      4.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          150633     95.45%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             164      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              26      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       157807                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             312152128                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 398016                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              180923968                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              312550144                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           180925184                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       76.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       44.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    76.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    44.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.95                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4060455030327                       # Total gap between requests
system.mem_ctrls0.avgGap                   1053220.32                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    312152128                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    180923968                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 76876111.334204554558                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 44557540.568789787591                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      4883596                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2826956                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 166189322594                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 92921046872690                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34030.11                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  32869647.38                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   79.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3550672020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1887226935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        10364038440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3556928880                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    320528613600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    622492490160                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1035008213760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1997388183795                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       491.912188                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 2684615070480                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 135587400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1240254316193                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          7726493880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4106725095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        24460433340                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       11199682260                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    320528613600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1454823433410                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    334100775840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2156946157425                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       531.207761                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 855466705190                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 135587400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 3069402681483                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    305398016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         305398016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    181062400                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      181062400                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2385922                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2385922                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1414550                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1414550                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     75212724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             75212724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      44591633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            44591633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      44591633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     75212724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           119804357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2829100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   4771816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000254378606                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       157772                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       157772                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            9602980                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2677568                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2385922                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1414550                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4771844                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2829100                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1025754                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           790858                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           355494                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            97292                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           528866                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           543842                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            77370                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            66104                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            47398                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            71208                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           83594                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           39912                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           63612                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           79842                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          395500                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          505170                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           478976                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           478976                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           284392                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           441558                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           478991                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              116                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          187102                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          478974                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.07                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 69508683748                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               23859080000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           158980233748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    14566.51                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               33316.51                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 3589593                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2480872                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                75.22                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               87.69                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4771844                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2829100                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2385908                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2385908                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                152344                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                152344                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                157794                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                157794                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                157772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                157772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                157772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                157772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                157772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                157772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                157772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                157772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                157772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                157772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                157772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                157772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                157772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                157772                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1530434                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   317.855604                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   239.277787                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   260.096332                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        11251      0.74%      0.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       764224     49.94%     50.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       254275     16.61%     67.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       120813      7.89%     75.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       112070      7.32%     82.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        97813      6.39%     88.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        77593      5.07%     93.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        27299      1.78%     95.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        65096      4.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1530434                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       157772                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     30.244999                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    29.408604                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     7.350972                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17          623      0.39%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19         1256      0.80%      1.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21         8874      5.62%      6.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        14462      9.17%     15.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        16485     10.45%     26.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        17038     10.80%     37.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        17905     11.35%     48.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31        20644     13.08%     61.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33        14031      8.89%     70.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35        10604      6.72%     77.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37         7209      4.57%     81.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39         7722      4.89%     86.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41         5510      3.49%     90.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43         5847      3.71%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-45         2713      1.72%     95.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::46-47         3098      1.96%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-49          650      0.41%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::50-51           88      0.06%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-53         2321      1.47%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::54-55          624      0.40%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-57           25      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::58-59            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-61           41      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       157772                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       157772                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.931477                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.927477                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.365357                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            5428      3.44%      3.44% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          152321     96.55%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       157772                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             305396224                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                   1792                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              181061440                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              305398016                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           181062400                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       75.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       44.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    75.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    44.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.94                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4060455555747                       # Total gap between requests
system.mem_ctrls1.avgGap                   1068408.23                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    305396224                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    181061440                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 75212282.766400590539                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 44591396.858173578978                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      4771844                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2829100                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 158980233748                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 93502571894545                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33316.31                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  33050288.75                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   79.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2948148840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1566974475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         9183725040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3477522240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    320528613600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    598292552490                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1055387108640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1991384645325                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       490.433651                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 2737807471820                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 135587400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1187061914853                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7979164200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4241022555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        24887041200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       11290301460                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    320528613600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1396452708240                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    383254320480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2148633171735                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       529.160458                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 983438136716                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 135587400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 2941431249957                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2335509                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2335509                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2335509                       # number of overall hits
system.l2.overall_hits::total                 2335509                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      4827720                       # number of demand (read+write) misses
system.l2.demand_misses::total                4827720                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      4827720                       # number of overall misses
system.l2.overall_misses::total               4827720                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 407346263184                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     407346263184                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 407346263184                       # number of overall miss cycles
system.l2.overall_miss_latency::total    407346263184                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      7163229                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7163229                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7163229                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7163229                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.673959                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.673959                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.673959                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.673959                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 84376.530367                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84376.530367                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84376.530367                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84376.530367                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2828028                       # number of writebacks
system.l2.writebacks::total                   2828028                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      4827720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4827720                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4827720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4827720                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 366088701059                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 366088701059                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 366088701059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 366088701059                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.673959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.673959                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.673959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.673959                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75830.557915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75830.557915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75830.557915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75830.557915                       # average overall mshr miss latency
system.l2.replacements                        4827720                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2840508                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2840508                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2840508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2840508                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data       333218                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              333218                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  27522795636                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27522795636                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       333218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            333218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82596.965458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82596.965458                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       333218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         333218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  24680156109                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24680156109                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74066.095196                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74066.095196                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2335509                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2335509                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4494502                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4494502                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 379823467548                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 379823467548                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6830011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6830011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.658052                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.658052                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84508.465576                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84508.465576                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4494502                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4494502                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 341408544950                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 341408544950                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.658052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.658052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75961.373463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75961.373463                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    15226476                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4828744                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.153299                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.data        89.401978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   934.598022                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.data        0.087307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.912693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          769                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           91                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 234051048                       # Number of tag accesses
system.l2.tags.data_accesses                234051048                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939543213327                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4060456786673                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   3106735210                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       5108834906                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099696                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   3106735210                       # number of overall hits
system.cpu.icache.overall_hits::total      5108834906                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          788                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            788                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          788                       # number of overall misses
system.cpu.icache.overall_misses::total           788                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   3106735210                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   5108835694                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   3106735210                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   5108835694                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          164                       # number of writebacks
system.cpu.icache.writebacks::total               164                       # number of writebacks
system.cpu.icache.replacements                    164                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   3106735210                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      5108834906                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          788                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           788                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   3106735210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   5108835694                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.774615                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          5108835694                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               788                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          6483294.027919                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.774615                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      199244592854                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     199244592854                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721717816                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1164677793                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1886395609                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721717816                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1164677793                       # number of overall hits
system.cpu.dcache.overall_hits::total      1886395609                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7507294                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      7163171                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14670465                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7507294                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      7163171                       # number of overall misses
system.cpu.dcache.overall_misses::total      14670465                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 442729377048                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 442729377048                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 442729377048                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 442729377048                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729225110                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1171840964                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1901066074                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729225110                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1171840964                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1901066074                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010295                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006113                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007717                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010295                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006113                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007717                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61806.339266                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30178.278401                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61806.339266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30178.278401                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7942904                       # number of writebacks
system.cpu.dcache.writebacks::total           7942904                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7163171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7163171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7163171                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7163171                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 436755292434                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 436755292434                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 436755292434                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 436755292434                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006113                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003768                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003768                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 60972.339266                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60972.339266                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 60972.339266                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60972.339266                       # average overall mshr miss latency
system.cpu.dcache.replacements               14670313                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442228627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    746271129                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1188499756                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3792261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      6829953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10622214                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 414511821882                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 414511821882                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    446020888                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    753101082                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1199121970                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008502                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.009069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008858                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60690.289067                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39023.109672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6829953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6829953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 408815641080                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 408815641080                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005696                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 59856.289067                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59856.289067                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279489189                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    418406664                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      697895853                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715033                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       333218                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4048251                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  28217555166                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28217555166                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283204222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    418739882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    701944104                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013118                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000796                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005767                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84681.965458                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  6970.307712                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       333218                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       333218                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  27939651354                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27939651354                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000475                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83847.965458                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83847.965458                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20101419                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     34487053                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     54588472                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           46                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           58                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          104                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      4303023                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4303023                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20101465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     34487111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     54588576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74190.051724                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 41375.221154                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           58                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           58                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      4254651                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4254651                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73356.051724                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73356.051724                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20101465                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     34487111                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     54588576                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20101465                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     34487111                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     54588576                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2010243226                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14670569                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            137.025580                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    88.711352                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   167.288367                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.346529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.653470                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       64342453801                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      64342453801                       # Number of data accesses

---------- End Simulation Statistics   ----------
