INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.sim/sim_1/synth/func/xsim/tb_top_ip_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ip
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sim_1/new/tb_top_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_ip
