Running: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ahish/Desktop/VLSI-Project/vlsi-project/vlsi-proj-new/tbscreen_ahish_isim_beh.exe -prj /home/ahish/Desktop/VLSI-Project/vlsi-project/vlsi-proj-new/tbscreen_ahish_beh.prj work.tbscreen_ahish work.glbl 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 3
Turning on mult-threading, number of parallel sub-compilation jobs: 6 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ahish/Desktop/VLSI-Project/vlsi-project/vlsi-proj-new/../pixel_itr.v" into library work
Analyzing Verilog file "/home/ahish/Desktop/VLSI-Project/vlsi-project/vlsi-proj-new/../screen_design.v" into library work
WARNING:HDLCompiler:751 - "/home/ahish/Desktop/VLSI-Project/vlsi-project/vlsi-proj-new/../screen_design.v" Line 75: Redeclaration of ansi port win1 is not allowed
Analyzing Verilog file "/home/ahish/Desktop/VLSI-Project/vlsi-project/vlsi-proj-new/tbscreen_ahish.v" into library work
Analyzing Verilog file "/opt/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/ahish/Desktop/VLSI-Project/vlsi-project/vlsi-proj-new/tbscreen_ahish.v" Line 40: Port win1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ahish/Desktop/VLSI-Project/vlsi-project/vlsi-proj-new/../screen_design.v" Line 62: Port draw_active is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 95040 KB
Fuse CPU Usage: 910 ms
Compiling module pixel_itr
Compiling module screen_design
Compiling module tbscreen_ahish
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/ahish/Desktop/VLSI-Project/vlsi-project/vlsi-proj-new/tbscreen_ahish_isim_beh.exe
Fuse Memory Usage: 524292 KB
Fuse CPU Usage: 920 ms
GCC CPU Usage: 390 ms
