CKID0001:@|S:clk_20MHz@|E:uart_input.rdata_1_@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
