<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: Data Fields - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('functions_vars_i.html','',''); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all variables with links to the structures/unions they belong to:</div>

<h3 class="doxsection"><a id="index_i" name="index_i"></a>- i -</h3><ul>
<li>I2C_CLK_CTRL_REG_s&#160;:&#160;<a class="el" href="group___i2_c___c_l_k___c_t_r_l___r_e_g.html#a97f8f3ce34d446352d9ae296a5d0e62e">I2C_CLK_CTRL_u</a></li>
<li>I2C_CRC_OUT_BYTE_REG_s&#160;:&#160;<a class="el" href="group___i2_c___c_r_c___o_u_t___b_y_t_e___r_e_g.html#ace609e61f168eb70cd04dc7c5be1376b">I2C_CRC_OUT_BYTE_u</a></li>
<li>I2C_DBG_CTRL_REG_s&#160;:&#160;<a class="el" href="group___i2_c___d_b_g___c_t_r_l___r_e_g.html#a5623c3dd635f908f6398705406074a8a">I2C_DBG_CTRL_u</a></li>
<li>I2C_DESC_REG_s&#160;:&#160;<a class="el" href="group___i2_c___d_e_s_c___r_e_g.html#a8217bde91b4f05a010ac13c63a882349">I2C_DESC_u</a></li>
<li>I2C_FIFO_CTRL_REG_s&#160;:&#160;<a class="el" href="group___i2_c___f_i_f_o___c_t_r_l___r_e_g.html#a0196ab1963d33616e08617e4996df86e">I2C_FIFO_CTRL_u</a></li>
<li>I2C_FIFO_STS_REG_s&#160;:&#160;<a class="el" href="group___i2_c___f_i_f_o___s_t_s___r_e_g.html#a9cbdb8780a2916f3112c05b5ad65fc21">I2C_FIFO_STS_u</a></li>
<li>I2C_FSM_STATUS_REG_s&#160;:&#160;<a class="el" href="group___i2_c___f_s_m___s_t_a_t_u_s___r_e_g.html#aa63f2b65f547561aef8db41722bed58b">I2C_FSM_STATUS_u</a></li>
<li>I2C_GLITCH_FILTER_CFG_REG_s&#160;:&#160;<a class="el" href="group___i2_c___g_l_i_t_c_h___f_i_l_t_e_r___c_f_g___r_e_g.html#a950420de36de5c0b9e8d604d864944b4">I2C_GLITCH_FILTER_CFG_u</a></li>
<li>I2C_INTR_EN_0_REG_s&#160;:&#160;<a class="el" href="group___i2_c___i_n_t_r___e_n__0___r_e_g.html#a53c1ae46c30d603316312eb809dba733">I2C_INTR_EN_0_u</a></li>
<li>I2C_INTR_EN_1_REG_s&#160;:&#160;<a class="el" href="group___i2_c___i_n_t_r___e_n__1___r_e_g.html#ad4183d83076f6925f1df3d36fbca4f35">I2C_INTR_EN_1_u</a></li>
<li>I2C_INTR_EVENT_REG_s&#160;:&#160;<a class="el" href="group___i2_c___i_n_t_r___e_v_e_n_t___r_e_g.html#aa02549e68f543e6fe88c336a7dc020b9">I2C_INTR_EVENT_u</a></li>
<li>I2C_INTR_NMI_EN_0_REG_s&#160;:&#160;<a class="el" href="group___i2_c___i_n_t_r___n_m_i___e_n__0___r_e_g.html#a7fb77d99b6bebb406aa12c6b6b972f55">I2C_INTR_NMI_EN_0_u</a></li>
<li>I2C_INTR_NMI_EN_1_REG_s&#160;:&#160;<a class="el" href="group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g.html#a05223343c388f29297803b59a1a99019">I2C_INTR_NMI_EN_1_u</a></li>
<li>I2C_INTR_STS_REG_s&#160;:&#160;<a class="el" href="group___i2_c___i_n_t_r___s_t_s___r_e_g.html#afd7d61c80e982e4cf2bdaeba40501666">I2C_INTR_STS_u</a></li>
<li>I2C_INTR_SW_SET_0_REG_s&#160;:&#160;<a class="el" href="group___i2_c___i_n_t_r___s_w___s_e_t__0___r_e_g.html#a22b89097a68c5003816b4d88f9c6607a">I2C_INTR_SW_SET_0_u</a></li>
<li>I2C_INTR_SW_SET_1_REG_s&#160;:&#160;<a class="el" href="group___i2_c___i_n_t_r___s_w___s_e_t__1___r_e_g.html#acdc4fe01f6dc2c6025c09cae293037f1">I2C_INTR_SW_SET_1_u</a></li>
<li>I2C_MASTER_ACK_VAL_REG_s&#160;:&#160;<a class="el" href="group___i2_c___m_a_s_t_e_r___a_c_k___v_a_l___r_e_g.html#af7f351ae2dc8b82b5011719ef169d66f">I2C_MASTER_ACK_VAL_u</a></li>
<li>I2C_MASTER_CFG_REG_s&#160;:&#160;<a class="el" href="group___i2_c___m_a_s_t_e_r___c_f_g___r_e_g.html#abf9c03f308f2c6630041a825e4a41f25">I2C_MASTER_CFG_u</a></li>
<li>I2C_MASTER_CLKSTRETCH_CNT_REG_s&#160;:&#160;<a class="el" href="group___i2_c___m_a_s_t_e_r___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g.html#a92fd5c49d56eda4a311d1ffe6d81aca4">I2C_MASTER_CLKSTRETCH_CNT_u</a></li>
<li>I2C_MASTER_CTRL_REG_s&#160;:&#160;<a class="el" href="group___i2_c___m_a_s_t_e_r___c_t_r_l___r_e_g.html#a02c393b0b987ed692c2f808d1776a559">I2C_MASTER_CTRL_u</a></li>
<li>I2C_MASTER_MON_REG_s&#160;:&#160;<a class="el" href="group___i2_c___m_a_s_t_e_r___m_o_n___r_e_g.html#ad6377517ad28f373a43b8e9215a7177d">I2C_MASTER_MON_u</a></li>
<li>I2C_MASTER_SCL_GEN_REG_s&#160;:&#160;<a class="el" href="group___i2_c___m_a_s_t_e_r___s_c_l___g_e_n___r_e_g.html#a2572d89dd55a861e2497e003a2da90cb">I2C_MASTER_SCL_GEN_u</a></li>
<li>I2C_MASTER_STS_REG_s&#160;:&#160;<a class="el" href="group___i2_c___m_a_s_t_e_r___s_t_s___r_e_g.html#a507888751fe50010d843881beeb7cbd9">I2C_MASTER_STS_u</a></li>
<li>I2C_MASTER_TIMING_CONSTRAINT_REG_s&#160;:&#160;<a class="el" href="group___i2_c___m_a_s_t_e_r___t_i_m_i_n_g___c_o_n_s_t_r_a_i_n_t___r_e_g.html#ae8f8fac2b18ca891833a4db0a36b9d2b">I2C_MASTER_TIMING_CONSTRAINT_u</a></li>
<li>I2C_PEC_CTRL_REG_s&#160;:&#160;<a class="el" href="group___i2_c___p_e_c___c_t_r_l___r_e_g.html#a4f8fd493a596c8ac8e5206705e76a5c8">I2C_PEC_CTRL_u</a></li>
<li>i2c_pec_en&#160;:&#160;<a class="el" href="i2c_8h.html#abd9228b1431fb19408703040701fefad">i2c_slv_cfg_t</a></li>
<li>I2C_PEC_STS_REG_s&#160;:&#160;<a class="el" href="group___i2_c___p_e_c___s_t_s___r_e_g.html#a3e643cfe2f8c736d6ca5fac23131a6e2">I2C_PEC_STS_u</a></li>
<li>I2C_PWR_EN_REG_s&#160;:&#160;<a class="el" href="group___i2_c___p_w_r___e_n___r_e_g.html#ad177ef9bacfe55a3f23729e8650ee0fb">I2C_PWR_EN_u</a></li>
<li>I2C_RST_CTRL_REG_s&#160;:&#160;<a class="el" href="group___i2_c___r_s_t___c_t_r_l___r_e_g.html#a2a92cbeb5c9f873180a2d09389f31b24">I2C_RST_CTRL_u</a></li>
<li>I2C_RST_STS_REG_s&#160;:&#160;<a class="el" href="group___i2_c___r_s_t___s_t_s___r_e_g.html#ad90a65db1753cc668e507346f236f2ce">I2C_RST_STS_u</a></li>
<li>I2C_RX_DMA_EVENT_EN_0_REG_s&#160;:&#160;<a class="el" href="group___i2_c___r_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g.html#acd35c136bdcbd59d423462541754d99b">I2C_RX_DMA_EVENT_EN_0_u</a></li>
<li>I2C_RX_DMA_EVENT_EN_1_REG_s&#160;:&#160;<a class="el" href="group___i2_c___r_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g.html#aa68e65c44f73edf2f81c95ebefb7f087">I2C_RX_DMA_EVENT_EN_1_u</a></li>
<li>I2C_RXDATA_REG_s&#160;:&#160;<a class="el" href="group___i2_c___r_x_d_a_t_a___r_e_g.html#a8765f6259d567bb470931c1f3626c999">I2C_RXDATA_u</a></li>
<li>I2C_SLAVE_ACK_CFG_REG_s&#160;:&#160;<a class="el" href="group___i2_c___s_l_a_v_e___a_c_k___c_f_g___r_e_g.html#aff10cec2e1955d42df67541f2da8cfd0">I2C_SLAVE_ACK_CFG_u</a></li>
<li>I2C_SLAVE_ADDR_REG_s&#160;:&#160;<a class="el" href="group___i2_c___s_l_a_v_e___a_d_d_r___r_e_g.html#aa0682340f1a5f0b5f6567f2c0611e916">I2C_SLAVE_ADDR_u</a></li>
<li>I2C_SLAVE_BYTE_ACK_REG_s&#160;:&#160;<a class="el" href="group___i2_c___s_l_a_v_e___b_y_t_e___a_c_k___r_e_g.html#a87b5a776f96b9c7988b2c6adbaf834f1">I2C_SLAVE_BYTE_ACK_u</a></li>
<li>I2C_SLAVE_CLKSTRETCH_CNT_REG_s&#160;:&#160;<a class="el" href="group___i2_c___s_l_a_v_e___c_l_k_s_t_r_e_t_c_h___c_n_t___r_e_g.html#a537543d0415ed065d786d9c17a61fa3a">I2C_SLAVE_CLKSTRETCH_CNT_u</a></li>
<li>I2C_SLAVE_CTRL_REG_s&#160;:&#160;<a class="el" href="group___i2_c___s_l_a_v_e___c_t_r_l___r_e_g.html#a2914ab2d34b35822c22fe415d56ded46">I2C_SLAVE_CTRL_u</a></li>
<li>I2C_SLAVE_STS_REG_s&#160;:&#160;<a class="el" href="group___i2_c___s_l_a_v_e___s_t_s___r_e_g.html#adc2d49888d7999094bfa3b72b1fc23a8">I2C_SLAVE_STS_u</a></li>
<li>I2C_SMBUS_TIMEOUT_CNT_REG_s&#160;:&#160;<a class="el" href="group___i2_c___s_m_b_u_s___t_i_m_e_o_u_t___c_n_t___r_e_g.html#a5edd7120e7742c9d1c3b241ef1dd669b">I2C_SMBUS_TIMEOUT_CNT_u</a></li>
<li>I2C_SPARE_CTRL_REG_s&#160;:&#160;<a class="el" href="group___i2_c___s_p_a_r_e___c_t_r_l___r_e_g.html#a96247d8970bf813db7b447487e4fa96d">I2C_SPARE_CTRL_u</a></li>
<li>I2C_SPARE_STS_REG_s&#160;:&#160;<a class="el" href="group___i2_c___s_p_a_r_e___s_t_s___r_e_g.html#a44afee07d6e158ff692cfa5071036ea3">I2C_SPARE_STS_u</a></li>
<li>I2C_TX_DMA_EVENT_EN_0_REG_s&#160;:&#160;<a class="el" href="group___i2_c___t_x___d_m_a___e_v_e_n_t___e_n__0___r_e_g.html#aafcdda36d27015907363151caa30d264">I2C_TX_DMA_EVENT_EN_0_u</a></li>
<li>I2C_TX_DMA_EVENT_EN_1_REG_s&#160;:&#160;<a class="el" href="group___i2_c___t_x___d_m_a___e_v_e_n_t___e_n__1___r_e_g.html#a48a2be706c9688395cf959c96013ae33">I2C_TX_DMA_EVENT_EN_1_u</a></li>
<li>I2C_TXDATA_REG_s&#160;:&#160;<a class="el" href="group___i2_c___t_x_d_a_t_a___r_e_g.html#a03e8daf0f6d5362beecddcf162a4e1da">I2C_TXDATA_u</a></li>
<li>ICER&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga856fba9cb1acc608fc03d8f2451bb16a">NVIC_Type</a></li>
<li>ICPR&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7483899bfdf859f059384dd9aacd0072">NVIC_Type</a></li>
<li>ICSR&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga3e66570ab689d28aebefa7e84e85dc4a">SCB_Type</a></li>
<li>idle&#160;:&#160;<a class="el" href="group___s_p_i___i_n_t_r___e_v_e_n_t___r_e_g.html#a3898636784435ae888d6a708f4458851">SPI_INTR_EVENT_REG_s</a>, <a class="el" href="group___u_a_r_t___s_t_s___r_e_g.html#a1a89fe9e6960587805b10245f4fc04d1">UART_STS_REG_s</a></li>
<li>idle_en&#160;:&#160;<a class="el" href="group___s_p_i___i_n_t_r___e_n___r_e_g.html#a6fd7476d29dae04e0492c1a59311a6d0">SPI_INTR_EN_REG_s</a></li>
<li>idle_nmi_en&#160;:&#160;<a class="el" href="group___s_p_i___i_n_t_r___n_m_i___r_e_g.html#aefd300513ea0d1d88b86a4b6186798df">SPI_INTR_NMI_REG_s</a></li>
<li>idle_rx_dma_en&#160;:&#160;<a class="el" href="group___s_p_i___i_n_t_r___r_x___d_m_a___e_n___r_e_g.html#a36120e7c9adcee6afce4f5b5dde75822">SPI_INTR_RX_DMA_EN_REG_s</a></li>
<li>idle_sw_set&#160;:&#160;<a class="el" href="group___s_p_i___i_n_t_r___s_w___s_e_t___r_e_g.html#aeba83d9919ea2f0aa4ef879f94b4b729">SPI_INTR_SW_SET_REG_s</a></li>
<li>idle_tx_dma_en&#160;:&#160;<a class="el" href="group___s_p_i___i_n_t_r___t_x___d_m_a___e_n___r_e_g.html#a0b53239ebd285bb5e7c225f30b6b1e64">SPI_INTR_TX_DMA_EN_REG_s</a></li>
<li>ignore_rx_cnt&#160;:&#160;<a class="el" href="group___s_p_i___r_x___c_t_r_l___r_e_g.html#a14a3a6dde0cbb28b0bbba54c8c26253d">SPI_RX_CTRL_REG_s</a></li>
<li>in_filter_en&#160;:&#160;<a class="el" href="timer_8h.html#a336e79651946550e15530256250b63de">timer_input_chan_cfg_t</a></li>
<li>in_filter_prd&#160;:&#160;<a class="el" href="timer_8h.html#ae49be2a25c7ef691a743901b8dc9fe96">timer_input_chan_cfg_t</a></li>
<li>in_inv&#160;:&#160;<a class="el" href="timer_8h.html#a71f6c3e4d56ceb896c9d6b4b89639783">timer_input_chan_cfg_t</a></li>
<li>in_is_big_endian&#160;:&#160;<a class="el" href="group___c_r_c___h_a_l.html#a4a9f098b1c2003f954d3c0d79dda67ef">crc_cfg_s</a>, <a class="el" href="group___c_r_c___c_r_c_c_o_n_f_i_g___r_e_g.html#ae2a28a4aa22bfe43366faf3d2030ae09">CRC_CRCCONFIG_REG_s</a></li>
<li>in_m_en&#160;:&#160;<a class="el" href="_c_o_m_p___r_e_g_s_8h.html#aa43b1be6a1d12b74c4f87fb17496e0a1">COMP_INPUT_CTRL0_REG_s</a></li>
<li>in_m_sel&#160;:&#160;<a class="el" href="_c_o_m_p___r_e_g_s_8h.html#ae9443314e0e1099350a30f84f4d2c284">COMP_INPUT_CTRL0_REG_s</a>, <a class="el" href="_o_p_a_m_p___r_e_g_s_8h.html#aef2073f129b123d72137c0baa98e14a5">OPAMP_INPUT_CTRL0_REG_s</a></li>
<li>in_n_sel&#160;:&#160;<a class="el" href="_o_p_a_m_p___r_e_g_s_8h.html#adb3de87ae1faec39da667f39efb534b3">OPAMP_INPUT_CTRL0_REG_s</a></li>
<li>in_p_en&#160;:&#160;<a class="el" href="_c_o_m_p___r_e_g_s_8h.html#ab43f7271ef6c021a0d2e05097793a8b3">COMP_INPUT_CTRL0_REG_s</a></li>
<li>in_p_sel&#160;:&#160;<a class="el" href="_c_o_m_p___r_e_g_s_8h.html#aaf8e7c9474f0beff00367ef042e4ccc4">COMP_INPUT_CTRL0_REG_s</a>, <a class="el" href="_o_p_a_m_p___r_e_g_s_8h.html#a67d04460b4a057a2a3263817647f7a7c">OPAMP_INPUT_CTRL0_REG_s</a></li>
<li>in_sel&#160;:&#160;<a class="el" href="timer_8h.html#a34351dba3d7bc54ea4122e8e871859b6">timer_input_chan_cfg_t</a></li>
<li>in_short&#160;:&#160;<a class="el" href="_c_o_m_p___r_e_g_s_8h.html#a128b3143dee9d28dadb0b97e3798e2c9">COMP_INPUT_CTRL1_REG_s</a></li>
<li>in_swap&#160;:&#160;<a class="el" href="_c_o_m_p___r_e_g_s_8h.html#abcfaba17a39a37ec9176361c1e880dac">COMP_INPUT_CTRL1_REG_s</a></li>
<li>input_bit_rev&#160;:&#160;<a class="el" href="group___c_r_c___h_a_l.html#aa99422f9825a0bb4dbef0764bb0cd7e3">crc_cfg_s</a>, <a class="el" href="group___c_r_c___c_r_c_c_o_n_f_i_g___r_e_g.html#a2ae6468203f5da27889def1e675833ec">CRC_CRCCONFIG_REG_s</a></li>
<li>INPUT_CC_0&#160;:&#160;<a class="el" href="group___t_i_m_e_r___m_e_m_o_r_y___m_a_p.html#a60efd65e347e2f32f1a948864168661e">TIMER_REGS_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab9637a568e3a6cea0e463ef35fd79960">TIMER_TIMG_NUM_INPUT2_INPUT_CC_0_u</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a2bf4b135aeacde42646a800899574eed">TIMER_TIMG_NUM_INPUT2_REGS_s</a></li>
<li>INPUT_CC_1&#160;:&#160;<a class="el" href="group___t_i_m_e_r___m_e_m_o_r_y___m_a_p.html#a1dd9ab29df2ffb3a250bdabc43877832">TIMER_REGS_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#acd497872e2a6b55dbb443bb4dda553a1">TIMER_TIMG_NUM_INPUT2_INPUT_CC_1_u</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a213dbdb3c0bac418f2477cc5d1fdbfb6">TIMER_TIMG_NUM_INPUT2_REGS_s</a></li>
<li>INPUT_CC_2&#160;:&#160;<a class="el" href="group___t_i_m_e_r___m_e_m_o_r_y___m_a_p.html#ad3683402039e7cb7c3a6465fe006d3b5">TIMER_REGS_s</a></li>
<li>INPUT_CC_3&#160;:&#160;<a class="el" href="group___t_i_m_e_r___m_e_m_o_r_y___m_a_p.html#aabb7cf1b23e597af21f32a06bb10b92c">TIMER_REGS_s</a></li>
<li>input_clk_rate&#160;:&#160;<a class="el" href="group___a_d_c___h_a_l.html#a3b20621394fe044dc731d8caa8bc5df7">adc_samp_timer_cfg_s</a></li>
<li>INPUT_CTRL0&#160;:&#160;<a class="el" href="_c_o_m_p___r_e_g_s_8h.html#a81369bcab43f4b8dc7d004c792b9344c">COMP_REGS_s</a>, <a class="el" href="_o_p_a_m_p___r_e_g_s_8h.html#af630100d896bf69d2e9fe9d6f8f83dd8">OPAMP_REGS_s</a></li>
<li>INPUT_CTRL1&#160;:&#160;<a class="el" href="_c_o_m_p___r_e_g_s_8h.html#a755be787dbca3728c7a8b10750c8181e">COMP_REGS_s</a></li>
<li>input_en&#160;:&#160;<a class="el" href="_i_o_m_u_x___r_e_g_s_8h.html#ae744813f8ff0048f56b054694e3a890d">IOMUX_PA_REG_s</a></li>
<li>INPUT_FILTER_CC_0&#160;:&#160;<a class="el" href="group___t_i_m_e_r___m_e_m_o_r_y___m_a_p.html#a102d6678e2830be5f1182c8f48369847">TIMER_REGS_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a9d5de57739266e541d45fc21cca69ea9">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_0_u</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a78697a6d3aec8dd321fc2ebac38c7854">TIMER_TIMG_NUM_INPUT2_REGS_s</a></li>
<li>INPUT_FILTER_CC_1&#160;:&#160;<a class="el" href="group___t_i_m_e_r___m_e_m_o_r_y___m_a_p.html#a1dd1f9ff47d0a3156e1eeffba7cf6312">TIMER_REGS_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#aacc5ec7f4a91aa283b12807a27125d8b">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_1_u</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af4ce43d56e5934a469b9f989d85d47e6">TIMER_TIMG_NUM_INPUT2_REGS_s</a></li>
<li>INPUT_FILTER_CC_2&#160;:&#160;<a class="el" href="group___t_i_m_e_r___m_e_m_o_r_y___m_a_p.html#af237eb0ddacb8ce992836fbf14d92885">TIMER_REGS_s</a></li>
<li>INPUT_FILTER_CC_3&#160;:&#160;<a class="el" href="group___t_i_m_e_r___m_e_m_o_r_y___m_a_p.html#a02793fae3de06c30c870d9cf0344fafe">TIMER_REGS_s</a></li>
<li>input_inv_0&#160;:&#160;<a class="el" href="group___t_i_m_e_r___i_n_p_u_t___c_c__0___r_e_g.html#a85e993b04bfbbd0c6fcd0a868932e45f">TIMER_INPUT_CC_0_REG_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af3b7575980ec9aad695d550ee32e6b60">TIMER_TIMG_NUM_INPUT2_INPUT_CC_0_REG_s</a></li>
<li>input_inv_1&#160;:&#160;<a class="el" href="group___t_i_m_e_r___i_n_p_u_t___c_c__1___r_e_g.html#a60cf7e3982f46db08f9dfcee1f228e40">TIMER_INPUT_CC_1_REG_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a24ab3ad2b32b88052ca32219a9899c07">TIMER_TIMG_NUM_INPUT2_INPUT_CC_1_REG_s</a></li>
<li>input_inv_2&#160;:&#160;<a class="el" href="group___t_i_m_e_r___i_n_p_u_t___c_c__2___r_e_g.html#af52f528e6dd5fae480d18c44051c634f">TIMER_INPUT_CC_2_REG_s</a></li>
<li>input_inv_3&#160;:&#160;<a class="el" href="group___t_i_m_e_r___i_n_p_u_t___c_c__3___r_e_g.html#a7b8cb72e6aa7994b545360f51660625c">TIMER_INPUT_CC_3_REG_s</a></li>
<li>input_sel_0&#160;:&#160;<a class="el" href="group___t_i_m_e_r___i_n_p_u_t___c_c__0___r_e_g.html#ad749c14b347ee5df9b98cda7af31c9fb">TIMER_INPUT_CC_0_REG_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab6784090f40fe0e55e8d184855935b9c">TIMER_TIMG_NUM_INPUT2_INPUT_CC_0_REG_s</a></li>
<li>input_sel_1&#160;:&#160;<a class="el" href="group___t_i_m_e_r___i_n_p_u_t___c_c__1___r_e_g.html#a39394b7db46ec3513550f339e5604d49">TIMER_INPUT_CC_1_REG_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8399119455a79229d353ec7addc21218">TIMER_TIMG_NUM_INPUT2_INPUT_CC_1_REG_s</a></li>
<li>input_sel_2&#160;:&#160;<a class="el" href="group___t_i_m_e_r___i_n_p_u_t___c_c__2___r_e_g.html#a85894a23eaea1e86184abff6ae10eb4e">TIMER_INPUT_CC_2_REG_s</a></li>
<li>input_sel_3&#160;:&#160;<a class="el" href="group___t_i_m_e_r___i_n_p_u_t___c_c__3___r_e_g.html#a3c1610cc50f5ffffa8771ecf739e669e">TIMER_INPUT_CC_3_REG_s</a></li>
<li>input_val&#160;:&#160;<a class="el" href="_i_o_m_u_x___r_e_g_s_8h.html#a5281e8e494e446462acedcebc631abd5">IOMUX_PA_REG_s</a></li>
<li>INT_FIFO_LVL_SEL&#160;:&#160;<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a70423ce0dbe37c3c8e97855df3848c93">SPI_REGS_s</a></li>
<li>interval_alarm&#160;:&#160;<a class="el" href="_r_t_c___r_e_g_s_8h.html#afcfc21e833a89404e961306679b6cf2a">RTC_INTR_EVENT_REG_s</a></li>
<li>interval_alarm_en&#160;:&#160;<a class="el" href="_r_t_c___r_e_g_s_8h.html#a3dd0c816138bf459e7eed213ce37130b">RTC_INTR_EN_REG_s</a></li>
<li>interval_alarm_event_en&#160;:&#160;<a class="el" href="_r_t_c___r_e_g_s_8h.html#a6611cc7b39a77479d3c4956fa36ce62c">RTC_EVENT_EN_REG_s</a></li>
<li>interval_alarm_nmi_en&#160;:&#160;<a class="el" href="_r_t_c___r_e_g_s_8h.html#ad26c6da55ef755e72ef77645e3e7c15d">RTC_INTR_NMI_EN_REG_s</a></li>
<li>interval_alarm_sw_set&#160;:&#160;<a class="el" href="_r_t_c___r_e_g_s_8h.html#a458691fe66a187024297e4e838c85b87">RTC_INTR_SW_SET_REG_s</a></li>
<li>INTERVAL_INTR_SEL&#160;:&#160;<a class="el" href="_r_t_c___r_e_g_s_8h.html#acc904e4819b2530b1bb0f6338ba6cddb">RTC_REGS_s</a></li>
<li>interval_intr_sel&#160;:&#160;<a class="el" href="_r_t_c___r_e_g_s_8h.html#a1978cf0110c6e9d56111cb10800a8e44">RTC_INTERVAL_INTR_SEL_REG_s</a></li>
<li>intr0&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a83edcc82fcbac68e98d9e9f1fd7b6353">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr0_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#ad63082d57ba290f3fa50f058a03e1ed9">GPIO_INTR_EN0_REG_s</a></li>
<li>intr0_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#a3ed91b3339d460a658e3e822f9a212f0">GPIO_EVENT_EN0_REG_s</a></li>
<li>intr0_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#aa3332e900faea01cccd0db20e1fbc58e">GPIO_INTR_NMI_EN0_REG_s</a></li>
<li>intr0_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a8b6c817e5a70bfd48ecce85aaa0b58c9">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr1&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a51b57f5f6eda5a17aa36059bbe94df54">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr10&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a7dabe1fcbcc83371cfad4394a42934a2">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr10_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#af311527234b228f6fa13c91b6c7c734b">GPIO_INTR_EN0_REG_s</a></li>
<li>intr10_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#a8779fdb402cd40f775a08ed9320651e7">GPIO_EVENT_EN0_REG_s</a></li>
<li>intr10_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#a45c5ac5e7a46d3aeb99c1b1fcc4b4c59">GPIO_INTR_NMI_EN0_REG_s</a></li>
<li>intr10_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a4528ee2234d76218b4d18a56f8e962c0">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr11&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a951d8d348127f7852226be37d8d07b39">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr11_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#a136147536430b9c72b376debf121a941">GPIO_INTR_EN0_REG_s</a></li>
<li>intr11_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#ac3f501482f16391a8aa8e0f60dda47c8">GPIO_EVENT_EN0_REG_s</a></li>
<li>intr11_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#a44a4d337f9367e0d8cc0b0e42e9873c4">GPIO_INTR_NMI_EN0_REG_s</a></li>
<li>intr11_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#ad34cba23cf9a4a64e4e564c9c3a634ab">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr12&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#aa7ed19b2f32dd05723ca240bda9be19b">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr12_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#a813b9659874f5deb9bd93d918bb904b9">GPIO_INTR_EN0_REG_s</a></li>
<li>intr12_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#a3d0c87ac37cca2373c32e33792373490">GPIO_EVENT_EN0_REG_s</a></li>
<li>intr12_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#a41a2cf08aaa13356a2b06b69a956b964">GPIO_INTR_NMI_EN0_REG_s</a></li>
<li>intr12_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a8591c70117fce50963f736fe8d864239">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr13&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a2f2fe782d4c451c71847859025789523">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr13_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#a1157ccb10c7aa6780ffcff4efbe99576">GPIO_INTR_EN0_REG_s</a></li>
<li>intr13_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#a016799c696beb2e07f5cdc63441ba9d0">GPIO_EVENT_EN0_REG_s</a></li>
<li>intr13_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#ab797c976a288aab27fa27b7d4e65264a">GPIO_INTR_NMI_EN0_REG_s</a></li>
<li>intr13_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a37f023c5fc3564958425b5f97646a44d">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr14&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a67583c7e5e9f6c602b66e7c2bf8ccc4e">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr14_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#a818eac6c6603c60a07bebcbaa447550f">GPIO_INTR_EN0_REG_s</a></li>
<li>intr14_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#aff077ba0d8b89738917fdb98079a3198">GPIO_EVENT_EN0_REG_s</a></li>
<li>intr14_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#a71f70bf50601703da6c2134035b63efc">GPIO_INTR_NMI_EN0_REG_s</a></li>
<li>intr14_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a97b6f589560ad74dc635690c568c9d45">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr15&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a261d70be3f4f98d478a9cf5c2cc2640c">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr15_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#a79ad94e311db45c54c6c98fb3158b021">GPIO_INTR_EN0_REG_s</a></li>
<li>intr15_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#a533e9846c3e02b104b333894e9aa62e5">GPIO_EVENT_EN0_REG_s</a></li>
<li>intr15_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#a00d048e94d7f25af3b973495b28a61a7">GPIO_INTR_NMI_EN0_REG_s</a></li>
<li>intr15_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#aacdfdec76aa7f3972a81cf2885a9d804">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr16&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#ab18fe0bc0cd758c45b557ab5488c1b2a">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr16_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#a5d24ccc2fa63dd064366ea48935d3949">GPIO_INTR_EN1_REG_s</a></li>
<li>intr16_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#a68c957fa0f125dc4bcbc1e6aa90814d2">GPIO_EVENT_EN1_REG_s</a></li>
<li>intr16_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#af7a9dfd95b243bd7ddd71181ce8224a3">GPIO_INTR_NMI_EN1_REG_s</a></li>
<li>intr16_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a8c2cf65082a7c12e7be9a0448d6a5c31">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr17&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#aad84d35474a0d26a6ae01a16daf73760">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr17_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#a24da1640c5f733e0b4e53db38a2a2350">GPIO_INTR_EN1_REG_s</a></li>
<li>intr17_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#aff31af3e80fc2a31cabe9d9fe883cce5">GPIO_EVENT_EN1_REG_s</a></li>
<li>intr17_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#a647ee1a163501734d5e92578ca916a96">GPIO_INTR_NMI_EN1_REG_s</a></li>
<li>intr17_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a7456e789c7dd94833ec308e3b829dc18">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr18&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a6930e7da2d2dd18cea9858ec34d04733">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr18_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#a1c455aab902a3765671d9e94946556f7">GPIO_INTR_EN1_REG_s</a></li>
<li>intr18_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#af1e5d765c43764444660ce51c4c29c07">GPIO_EVENT_EN1_REG_s</a></li>
<li>intr18_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#aeacd4b67a4474840b3e1db140fa50dab">GPIO_INTR_NMI_EN1_REG_s</a></li>
<li>intr18_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a8a80051bd9f25a9e45b8bd58ee265dee">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr19&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a7878e1111fdd595da64c63668da102c1">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr19_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#a71813afd9591f97d4fda62c226c5ea4f">GPIO_INTR_EN1_REG_s</a></li>
<li>intr19_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#a9f68dbca35a374f3027c8b15a8d05072">GPIO_EVENT_EN1_REG_s</a></li>
<li>intr19_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#a8946dd3414bd19c96c84c3b8c3b6ed9f">GPIO_INTR_NMI_EN1_REG_s</a></li>
<li>intr19_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a9999ace24de5d3bb8b7c2cd6e540dd0f">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr1_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#a3f04e033c2dcf9b9e479ab286be97bd2">GPIO_INTR_EN0_REG_s</a></li>
<li>intr1_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#a6b91d566a3e5d3d6f1afcabefb38ff2b">GPIO_EVENT_EN0_REG_s</a></li>
<li>intr1_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#af91c2c841dc413c0f581071c8fc28808">GPIO_INTR_NMI_EN0_REG_s</a></li>
<li>intr1_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#acbf8745172dd5939b787198e351d41e4">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr2&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a170957870eb019cc071dde72b65fcfcc">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr20&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#ad4375a0deb4fc3bf39c6cb3af6ee87c0">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr20_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#af866c9e17b2531ff213487b9da95f5b7">GPIO_INTR_EN1_REG_s</a></li>
<li>intr20_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#a9733e2bcd40ca6f5bfd752842a681b57">GPIO_EVENT_EN1_REG_s</a></li>
<li>intr20_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#aa025c587198208595ea6a2bfca74f54f">GPIO_INTR_NMI_EN1_REG_s</a></li>
<li>intr20_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a4afdbbacd3b466fad04780d8a1d8c177">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr21&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a0af3ec0ac1f5026264e9dee408fd79b0">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr21_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#a008f4d3b72cf5271f01b8f557bff7874">GPIO_INTR_EN1_REG_s</a></li>
<li>intr21_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#acd8e67db81273eef143c544ff9721a44">GPIO_EVENT_EN1_REG_s</a></li>
<li>intr21_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#a37dfe03eae46620e7e8b308d28e5545a">GPIO_INTR_NMI_EN1_REG_s</a></li>
<li>intr21_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#acba6a96f903211f189bae93f3b5ac005">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr22&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a263925a4f854321aba03bb428fcc1074">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr22_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#a14787ee3a9c395c2911bd74e35261f53">GPIO_INTR_EN1_REG_s</a></li>
<li>intr22_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#afcdd914e02e9e8e1b74c517bd3e5f101">GPIO_EVENT_EN1_REG_s</a></li>
<li>intr22_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#a1792f688462f0634849ed426bf4d7e32">GPIO_INTR_NMI_EN1_REG_s</a></li>
<li>intr22_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a11461716406abc7550b8f87dbdb96bfc">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr23&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#aabef8c182c137884f990b05f73cd3430">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr23_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#a53b3b41cf798c11a19a3a388df8830e1">GPIO_INTR_EN1_REG_s</a></li>
<li>intr23_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#a2f2a48942b637eb5cabb3fc31c0eb0b5">GPIO_EVENT_EN1_REG_s</a></li>
<li>intr23_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#ab4da39dc63140f70be7d253fbc21488f">GPIO_INTR_NMI_EN1_REG_s</a></li>
<li>intr23_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a15578c9789626e0549b1b156a99d9eed">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr24&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#afa54076a62f24be6093591fac1bda8ac">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr24_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#ad56dd9996e2c7bf93b8926564ee6be24">GPIO_INTR_EN1_REG_s</a></li>
<li>intr24_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#afd1ab1c2c1398e164ba3525f0b03e8b3">GPIO_EVENT_EN1_REG_s</a></li>
<li>intr24_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#a1f163cd511288e9c9f0c2c3d6ea2be9c">GPIO_INTR_NMI_EN1_REG_s</a></li>
<li>intr24_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#abb7281491891f9a0e3bdb75d1c67c38c">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr25&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a0108b694fd44d3d1853f66714df15a29">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr25_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#a9f4b07b5c21749243bcc3a36322cbc9c">GPIO_INTR_EN1_REG_s</a></li>
<li>intr25_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#a104f3e67b5ff11b0f1a2530b17fb70d8">GPIO_EVENT_EN1_REG_s</a></li>
<li>intr25_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#a716df4889ef78085fc9446613c8e2e72">GPIO_INTR_NMI_EN1_REG_s</a></li>
<li>intr25_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#add306841f01c56e322e0010e84ba939d">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr26&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a1f1e454d1031367ddcf8a9de552de5ea">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr26_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#a881573960f44b8a9a4e743fa62a8ca37">GPIO_INTR_EN1_REG_s</a></li>
<li>intr26_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#a1c40610f7de63ffb90522dc0fb15e52c">GPIO_EVENT_EN1_REG_s</a></li>
<li>intr26_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#a9688a2f7be76738641b24a90af0a0ea6">GPIO_INTR_NMI_EN1_REG_s</a></li>
<li>intr26_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a0a840b25b17be3fc379b2fa1cf6993db">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr27&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#adf4a5572da549b41b3c99f80989f9329">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr27_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#aad331348b5a707e2448dbbf346304f8c">GPIO_INTR_EN1_REG_s</a></li>
<li>intr27_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#a57fbd65f448423475194b5afcd80b77e">GPIO_EVENT_EN1_REG_s</a></li>
<li>intr27_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#aa4206e2595aede57980a12ad0f7ebefa">GPIO_INTR_NMI_EN1_REG_s</a></li>
<li>intr27_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a6544260e99e081448d260e6798b4cadf">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr28&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a6bfc2231c05832467dd4b0b496dfaeff">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr28_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#aefa9d12aa6fc01e71c84019b4af89f94">GPIO_INTR_EN1_REG_s</a></li>
<li>intr28_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#a8175ec2f7807cfd7de6bd629d9766ee7">GPIO_EVENT_EN1_REG_s</a></li>
<li>intr28_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#a2ec00eb51e7490320990747792abccc5">GPIO_INTR_NMI_EN1_REG_s</a></li>
<li>intr28_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#aaa70c78ddccfca40b3e8eed6ce93f584">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr29&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#ab68e150db3a3ba7af9de8b10357d9b65">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr29_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#afce6574e6ef2abb08e58fd2659388582">GPIO_INTR_EN1_REG_s</a></li>
<li>intr29_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#a5aa4844d8da4201a6800926a05ef34cf">GPIO_EVENT_EN1_REG_s</a></li>
<li>intr29_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#a19fd20e8388a6dd3e2ae5d473cdfe695">GPIO_INTR_NMI_EN1_REG_s</a></li>
<li>intr29_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#add7db5d24b07e0aa7039f30c0ba7de86">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr2_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#a3cb136d98dce293e4fb2af064f2e42cf">GPIO_INTR_EN0_REG_s</a></li>
<li>intr2_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#a6e270d9a559be3e9c658166e4f040500">GPIO_EVENT_EN0_REG_s</a></li>
<li>intr2_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#ac4c7b7b7cade50ce73e134ab189a897d">GPIO_INTR_NMI_EN0_REG_s</a></li>
<li>intr2_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a22f734c37388a5ff960c425d1f0d4322">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr3&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a43a1ffcda926492ea94bf0be1025d596">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr30&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a4a9a4054b59219231c11a7ee6a2b8a6d">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr30_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#a9873beb96fe68f8c7033c56076eb20e9">GPIO_INTR_EN1_REG_s</a></li>
<li>intr30_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#a867a52950c2b56e9a79c14fceebfc49e">GPIO_EVENT_EN1_REG_s</a></li>
<li>intr30_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#ab0c23d9d4eff336b945adb0939eac830">GPIO_INTR_NMI_EN1_REG_s</a></li>
<li>intr30_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a8772516d846b3fb7ee93ea4e13903b39">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr31&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#aa60cea96861dd0922fdc9c4568039646">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr31_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n1___r_e_g.html#ad00edbe45fdc872d36198d08095d7c93">GPIO_INTR_EN1_REG_s</a></li>
<li>intr31_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n1___r_e_g.html#a49ab377a1cdbd152f0a93d1a90ac0722">GPIO_EVENT_EN1_REG_s</a></li>
<li>intr31_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n1___r_e_g.html#af29f9e14c7c867c749e939d2b78f1d52">GPIO_INTR_NMI_EN1_REG_s</a></li>
<li>intr31_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a089949b92d779a4aff07e1177e6bfffb">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr3_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#a82a7aee0c25e26d8b12f897c22aa30d1">GPIO_INTR_EN0_REG_s</a></li>
<li>intr3_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#a73d9e083f4d378dca9f868d2134e3143">GPIO_EVENT_EN0_REG_s</a></li>
<li>intr3_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#ae08dd6004a1646031a9e402a9b5e6601">GPIO_INTR_NMI_EN0_REG_s</a></li>
<li>intr3_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a54ff026561e48234a95573084d98ca2b">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr4&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a3e36d1d4e449afa353ce9dda3da84cdb">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr4_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#a716478a4f1612461f99d4c75b65c264d">GPIO_INTR_EN0_REG_s</a></li>
<li>intr4_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#ad2eaa0f47b6565c8bd1be7c4e64544a9">GPIO_EVENT_EN0_REG_s</a></li>
<li>intr4_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#a5717de3f873cf98ebd5716373edb4708">GPIO_INTR_NMI_EN0_REG_s</a></li>
<li>intr4_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#aa55c61269f77a2a9094ce15df33e8202">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr5&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#aed9d9eeca3af7ce9e7e2fad65fe2158e">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr5_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#aa373cb2d0ea860940cb9388f134dda24">GPIO_INTR_EN0_REG_s</a></li>
<li>intr5_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#ac0ca0779c1388a47d035e810a3807470">GPIO_EVENT_EN0_REG_s</a></li>
<li>intr5_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#a0384e3b193b6cd56fba572bdfa6bb3f7">GPIO_INTR_NMI_EN0_REG_s</a></li>
<li>intr5_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#ac4f7efefdafb6317cf832b1f5bb25f73">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr6&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#ac135d1417a17bd7cf5fe530b6136c16e">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr6_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#a0e53b12f039da3fc070a623b159470b9">GPIO_INTR_EN0_REG_s</a></li>
<li>intr6_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#a7cda1f52b177ecdbf213e2408cb48fe3">GPIO_EVENT_EN0_REG_s</a></li>
<li>intr6_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#ab8c70e79e646f68ac60cc87ee3a699bd">GPIO_INTR_NMI_EN0_REG_s</a></li>
<li>intr6_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#af14a973623d5c0f525546e7d169b7911">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr7&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a7c9296831334fefdf99de5d6888e5341">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr7_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#a8f7df9f4857ea4516a8e1efc0df4dd66">GPIO_INTR_EN0_REG_s</a></li>
<li>intr7_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#a6795003f65692de0ee7d0f70f3aa3dc8">GPIO_EVENT_EN0_REG_s</a></li>
<li>intr7_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#a886a8800482f36fa2995d00e01efef96">GPIO_INTR_NMI_EN0_REG_s</a></li>
<li>intr7_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#af3e309d3ae7b6750c845da19ff71593d">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr8&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#aaf638ec66c07b21bbf90c106ca6e4022">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr8_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#a6d9e3115c09d9df0cc6a764eb53c008a">GPIO_INTR_EN0_REG_s</a></li>
<li>intr8_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#adf1bd7aee61362c841867e61985d9694">GPIO_EVENT_EN0_REG_s</a></li>
<li>intr8_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#a1e9c659d7218d1d280b94a439daba354">GPIO_INTR_NMI_EN0_REG_s</a></li>
<li>intr8_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#aa2a0039ff9f6e7d0c3c28f01ecd242db">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr9&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_v_e_n_t___r_e_g.html#a72bff87d0a05a8c75e4f8d6d96bc500c">GPIO_INTR_EVENT_REG_s</a></li>
<li>intr9_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___e_n0___r_e_g.html#ae51b8387d188acebae98d678e03388ec">GPIO_INTR_EN0_REG_s</a></li>
<li>intr9_event_en&#160;:&#160;<a class="el" href="group___g_p_i_o___e_v_e_n_t___e_n0___r_e_g.html#a8fb4896faaf7b3663dce251912fc7012">GPIO_EVENT_EN0_REG_s</a></li>
<li>intr9_nmi_en&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___n_m_i___e_n0___r_e_g.html#a5a70833a8aa153ceade31e072771d528">GPIO_INTR_NMI_EN0_REG_s</a></li>
<li>intr9_sw_set&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___s_w___s_e_t___r_e_g.html#a6765b90480829a36b6d212bc480406a9">GPIO_INTR_SW_SET_REG_s</a></li>
<li>intr_edge_sel&#160;:&#160;<a class="el" href="_c_o_m_p___r_e_g_s_8h.html#a6a774b8930f785cc6d31b34530bf0532">COMP_CTRL0_REG_s</a></li>
<li>INTR_EN&#160;:&#160;<a class="el" href="_c_o_m_p___r_e_g_s_8h.html#ae3e0482eee1f5bbe18ddc3111388e71c">COMP_REGS_s</a>, <a class="el" href="group___d_a_c___m_e_m_o_r_y___m_a_p.html#a69874ded4ccb3198701bfe5364da053a">DAC_REGS_s</a>, <a class="el" href="_m_c_u___c_t_r_l___r_e_g_s_8h.html#ae7c18c7f361863dffed9364157595c85">MCU_CTRL_REGS_s</a>, <a class="el" href="_r_t_c___r_e_g_s_8h.html#abcc8b1c166dd7b3744dd9b785e733524">RTC_REGS_s</a>, <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#aab8b22bdf18986e235e68c618d2b860f">SPI_REGS_s</a>, <a class="el" href="_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#a8f72d2b92194da933860842ff28a7b13">WATCHDOG_REGS_s</a></li>
<li>INTR_EN0&#160;:&#160;<a class="el" href="group___g_p_i_o___m_e_m_o_r_y___m_a_p.html#ab08c441b66aa225fdf827aa9e217c848">GPIO_REGS_s</a>, <a class="el" href="group___u_a_r_t___m_e_m_o_r_y___m_a_p.html#aaa05cf43800db816523f171b0d0b34a4">UART_REGS_s</a></li>
<li>INTR_EN1&#160;:&#160;<a class="el" href="group___g_p_i_o___m_e_m_o_r_y___m_a_p.html#a8b26003e73a2a88d68fa61ac75ec6e0b">GPIO_REGS_s</a>, <a class="el" href="group___u_a_r_t___m_e_m_o_r_y___m_a_p.html#aebebdc2f7ad87a0cebe99e6bbf3fa5e1">UART_REGS_s</a></li>
<li>INTR_EN_0&#160;:&#160;<a class="el" href="group___a_d_c___m_e_m_o_r_y___m_a_p.html#a3ca9a21f834c85dc9f9421abe774d773">ADC_REGS_s</a>, <a class="el" href="group___d_m_a___m_e_m_o_r_y___m_a_p.html#acd882d7bbe9f808fcf7871b8cf64ad5e">DMA_REGS_s</a>, <a class="el" href="group___i2_c___m_e_m_o_r_y___m_a_p.html#afc2947d8a538f63afe2d6e694876e512">I2C_REGS_s</a>, <a class="el" href="group___t_i_m_e_r___m_e_m_o_r_y___m_a_p.html#ac7f96c52a33659a3cfe293c5555463f4">TIMER_REGS_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a59c8f88b1fa2911caf2372f49c159db5">TIMER_TIMG_NUM_INPUT2_INTR_EN_0_u</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a8d91fa2cdab3798dcd9fcadd29253d86">TIMER_TIMG_NUM_INPUT2_REGS_s</a></li>
<li>INTR_EN_1&#160;:&#160;<a class="el" href="group___a_d_c___m_e_m_o_r_y___m_a_p.html#adadc16aa484c651b761580012843d732">ADC_REGS_s</a>, <a class="el" href="group___d_m_a___m_e_m_o_r_y___m_a_p.html#a4d13e486ab02281476943a71c6f53dad">DMA_REGS_s</a>, <a class="el" href="group___i2_c___m_e_m_o_r_y___m_a_p.html#a01c6e70b3a5aafeafa077f482dbb655f">I2C_REGS_s</a>, <a class="el" href="group___t_i_m_e_r___m_e_m_o_r_y___m_a_p.html#ab9bae9220317c0c0d1db9ad3573447bb">TIMER_REGS_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a6cd9f9bd4e029ff432874d84a9fd0019">TIMER_TIMG_NUM_INPUT2_INTR_EN_1_u</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a857581de7205fcd32c882ea90c2fc98f">TIMER_TIMG_NUM_INPUT2_REGS_s</a></li>
<li>intr_en_during_debug&#160;:&#160;<a class="el" href="_r_t_c___r_e_g_s_8h.html#a6b0ab049196b5ef968dba956ec882732">RTC_DEBUG_CTL_REG_s</a></li>
<li>INTR_EVENT&#160;:&#160;<a class="el" href="group___a_d_c___m_e_m_o_r_y___m_a_p.html#ac6862fe01bca7418adf554605115a359">ADC_REGS_s</a>, <a class="el" href="_c_o_m_p___r_e_g_s_8h.html#a0f600543d76414594f5818dcdc6e2ea3">COMP_REGS_s</a>, <a class="el" href="group___d_a_c___m_e_m_o_r_y___m_a_p.html#af019aedd4c598cf34e906816d8f3632f">DAC_REGS_s</a>, <a class="el" href="group___d_m_a___m_e_m_o_r_y___m_a_p.html#a0ea021287d5a8efeb5aa5faf8c7ce50b">DMA_REGS_s</a>, <a class="el" href="group___g_p_i_o___m_e_m_o_r_y___m_a_p.html#a5fec5eb2846d26fdce86251a6d8e166b">GPIO_REGS_s</a>, <a class="el" href="group___i2_c___m_e_m_o_r_y___m_a_p.html#aa9100d75ec4125f5bc94bf47cf43a413">I2C_REGS_s</a>, <a class="el" href="_m_c_u___c_t_r_l___r_e_g_s_8h.html#ab2b4d51039c5489c830d93587654e525">MCU_CTRL_REGS_s</a>, <a class="el" href="_r_t_c___r_e_g_s_8h.html#a27873d9b65adcc49a153154d0eb784d2">RTC_REGS_s</a>, <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#af5f84e95798508ef55e2ac151ea8094a">SPI_REGS_s</a>, <a class="el" href="group___t_i_m_e_r___m_e_m_o_r_y___m_a_p.html#a553f6e4e60b33ac02d58daa53371f28f">TIMER_REGS_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a81f267baf3d54172fd90ac8fd8f77835">TIMER_TIMG_NUM_INPUT2_INTR_EVENT_u</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#afac20f9579d3445de0eaef2125d34915">TIMER_TIMG_NUM_INPUT2_REGS_s</a>, <a class="el" href="group___u_a_r_t___m_e_m_o_r_y___m_a_p.html#a7abb6a9007b3927f724541cd496f7465">UART_REGS_s</a>, <a class="el" href="_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#af7819eb85da44d10bafe224a1cae4ba2">WATCHDOG_REGS_s</a></li>
<li>intr_first&#160;:&#160;<a class="el" href="group___a_d_c___i_n_t_r___s_t_s___r_e_g.html#a375c84c939790ff011cfcb06f47cccd3">ADC_INTR_STS_REG_s</a>, <a class="el" href="_c_o_m_p___r_e_g_s_8h.html#a8649df6d91f35c904bd75cb6838eb654">COMP_INTR_STS_REG_s</a>, <a class="el" href="group___d_a_c___i_n_t_r___s_t_s___r_e_g.html#a105b60d49e12c5cf716f5c8b72aca909">DAC_INTR_STS_REG_s</a>, <a class="el" href="group___d_m_a___i_n_t_r___s_t_s___r_e_g.html#a6d0c3ace830f15848f8984f7693ed5ea">DMA_INTR_STS_REG_s</a>, <a class="el" href="group___g_p_i_o___i_n_t_r___s_t_s___r_e_g.html#aa9b2ddf5d8d271e6e24e2670306ed3c2">GPIO_INTR_STS_REG_s</a>, <a class="el" href="group___i2_c___i_n_t_r___s_t_s___r_e_g.html#afcaf1ff97509fb8033c531c38c864713">I2C_INTR_STS_REG_s</a>, <a class="el" href="_r_t_c___r_e_g_s_8h.html#a9367e3f5931e935f83418ca09065885e">RTC_INTR_STS_REG_s</a>, <a class="el" href="group___s_p_i___i_n_t_r___s_t_s___r_e_g.html#aca4f28527966cf459849d5be52af71ca">SPI_INTR_STS_REG_s</a>, <a class="el" href="group___t_i_m_e_r___i_n_t_r___s_t_s___r_e_g.html#a1fdf6e9e7fdd8cf7352888c8d369eac6">TIMER_INTR_STS_REG_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a33f29955c0814f54443f7fc4247acd76">TIMER_TIMG_NUM_INPUT2_INTR_STS_REG_s</a>, <a class="el" href="group___u_a_r_t___i_n_t_r___s_t_s___r_e_g.html#a655357fdbd58d89274ffdca59b61c155">UART_INTR_STS_REG_s</a>, <a class="el" href="_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#a4219a460ffaf3d87be9f73ba06b29af7">WATCHDOG_INTR_STS_REG_s</a></li>
<li>INTR_NMI&#160;:&#160;<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a8fc2d7945bc9db44f43a76d8e9bd2967">SPI_REGS_s</a></li>
<li>INTR_NMI_EN&#160;:&#160;<a class="el" href="_c_o_m_p___r_e_g_s_8h.html#aa255a956bbd303c5be62fd1abaeb2797">COMP_REGS_s</a>, <a class="el" href="group___d_a_c___m_e_m_o_r_y___m_a_p.html#a25fb0d60438e3e3d1de7bb65aca9d591">DAC_REGS_s</a>, <a class="el" href="_r_t_c___r_e_g_s_8h.html#a7c456b53ad07c26bbcf8f4c0954ca443">RTC_REGS_s</a>, <a class="el" href="_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#a3db9e543df86be4b04465b271ae95382">WATCHDOG_REGS_s</a></li>
<li>INTR_NMI_EN0&#160;:&#160;<a class="el" href="group___g_p_i_o___m_e_m_o_r_y___m_a_p.html#ad745534ab349676bc22d6428680bfed5">GPIO_REGS_s</a>, <a class="el" href="group___u_a_r_t___m_e_m_o_r_y___m_a_p.html#a64feb0b3f999ad54bc17fd0291e2ae71">UART_REGS_s</a></li>
<li>INTR_NMI_EN1&#160;:&#160;<a class="el" href="group___g_p_i_o___m_e_m_o_r_y___m_a_p.html#a41662ed02268079c2228a5a3e916a224">GPIO_REGS_s</a>, <a class="el" href="group___u_a_r_t___m_e_m_o_r_y___m_a_p.html#a45f262f6efd0ff30592e4602475d10ad">UART_REGS_s</a></li>
<li>INTR_NMI_EN_0&#160;:&#160;<a class="el" href="group___a_d_c___m_e_m_o_r_y___m_a_p.html#a176ca3a6955a6e566c3a7eb861679b53">ADC_REGS_s</a>, <a class="el" href="group___d_m_a___m_e_m_o_r_y___m_a_p.html#af62b62af05f4389c7153a9d33486822b">DMA_REGS_s</a>, <a class="el" href="group___i2_c___m_e_m_o_r_y___m_a_p.html#ad6876f954e598d8b3949e315f409f15d">I2C_REGS_s</a>, <a class="el" href="group___t_i_m_e_r___m_e_m_o_r_y___m_a_p.html#a7b1dac949721429fb6f6bdfa8d4a5871">TIMER_REGS_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a1cd522e711a24131634ab5c3c12e5937">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_0_u</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a3c264d5605cb325b9cdd22b51883ec9a">TIMER_TIMG_NUM_INPUT2_REGS_s</a></li>
<li>INTR_NMI_EN_1&#160;:&#160;<a class="el" href="group___a_d_c___m_e_m_o_r_y___m_a_p.html#a66ac03c0facfa643a8d773d28aec3016">ADC_REGS_s</a>, <a class="el" href="group___d_m_a___m_e_m_o_r_y___m_a_p.html#ad8022189e581e81e4ea2227c0dadf9cb">DMA_REGS_s</a>, <a class="el" href="group___i2_c___m_e_m_o_r_y___m_a_p.html#a8eb6475a1538ecf3c89d1b1b40997827">I2C_REGS_s</a>, <a class="el" href="group___t_i_m_e_r___m_e_m_o_r_y___m_a_p.html#aac4d557dbca6448634406d5ac1629ddc">TIMER_REGS_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab96542128e65ea1b2e21e06773dbc6a6">TIMER_TIMG_NUM_INPUT2_INTR_NMI_EN_1_u</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#af9191fee5f5a2ce5b2fb1b47e7449e55">TIMER_TIMG_NUM_INPUT2_REGS_s</a></li>
<li>INTR_POL_0&#160;:&#160;<a class="el" href="group___g_p_i_o___m_e_m_o_r_y___m_a_p.html#a3e6ae182ad48344010d871a739db3b32">GPIO_REGS_s</a></li>
<li>intr_pol_0&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#a031b3d0b1a73c654064ae4cb2dee2d71">GPIO_INTR_POL_0_REG_s</a></li>
<li>INTR_POL_1&#160;:&#160;<a class="el" href="group___g_p_i_o___m_e_m_o_r_y___m_a_p.html#abb728725262f285070c9234dff28175d">GPIO_REGS_s</a></li>
<li>intr_pol_1&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#a66c2282c974a6f4fd86330dc44348e56">GPIO_INTR_POL_0_REG_s</a></li>
<li>intr_pol_10&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#a85fdf7af89ed0ddb07dc1fbca997ce6a">GPIO_INTR_POL_0_REG_s</a></li>
<li>intr_pol_11&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#acadb5dcf02b76ed0b5fe61be0e1b060a">GPIO_INTR_POL_0_REG_s</a></li>
<li>intr_pol_12&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#acb92bde6ce81540843c935c6d09c0f72">GPIO_INTR_POL_0_REG_s</a></li>
<li>intr_pol_13&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#a648142cecefccbdfc8e012bb6dc78bfc">GPIO_INTR_POL_0_REG_s</a></li>
<li>intr_pol_14&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#a58c08ff54e26e074ae915573832ef0ef">GPIO_INTR_POL_0_REG_s</a></li>
<li>intr_pol_15&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#af8990bc68c19c976d5e0e6806bdc1036">GPIO_INTR_POL_0_REG_s</a></li>
<li>intr_pol_16&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#a688f0bcebf9c78ee11af822a01ed0c3a">GPIO_INTR_POL_1_REG_s</a></li>
<li>intr_pol_17&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#a917fe07c726760bdfb56558a5e9f0dac">GPIO_INTR_POL_1_REG_s</a></li>
<li>intr_pol_18&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#a61b021cc92235089bc07a57c757337ed">GPIO_INTR_POL_1_REG_s</a></li>
<li>intr_pol_19&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#aefd9cae276271a85a9d3f94154550a66">GPIO_INTR_POL_1_REG_s</a></li>
<li>intr_pol_2&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#a5068ad9056532d11965b3de530472b5c">GPIO_INTR_POL_0_REG_s</a></li>
<li>intr_pol_20&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#ad849c82788176bb5d4e67d143699091d">GPIO_INTR_POL_1_REG_s</a></li>
<li>intr_pol_21&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#a54e6eebc9d7eeb9f54145b9084b8745c">GPIO_INTR_POL_1_REG_s</a></li>
<li>intr_pol_22&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#a992bbb1ce78668d835106fefb415f48d">GPIO_INTR_POL_1_REG_s</a></li>
<li>intr_pol_23&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#ace2bf4b62d60706c9ba9024c779d618d">GPIO_INTR_POL_1_REG_s</a></li>
<li>intr_pol_24&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#a197a8602c1fdb105eee9775a904895de">GPIO_INTR_POL_1_REG_s</a></li>
<li>intr_pol_25&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#a187fc30cbad2b7f7b28809e28f34e95c">GPIO_INTR_POL_1_REG_s</a></li>
<li>intr_pol_26&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#a6f85282287f2983f1acd89283c518c8f">GPIO_INTR_POL_1_REG_s</a></li>
<li>intr_pol_27&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#a51f6e916ca80a62eda832bda8cf4c755">GPIO_INTR_POL_1_REG_s</a></li>
<li>intr_pol_28&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#a4b79a5e306aaf428c5278749a3e3272f">GPIO_INTR_POL_1_REG_s</a></li>
<li>intr_pol_29&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#a3977ad83787da559a1325d931e4d5c24">GPIO_INTR_POL_1_REG_s</a></li>
<li>intr_pol_3&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#afa4f9b8b4efdf90890b5b6b42b9aeb71">GPIO_INTR_POL_0_REG_s</a></li>
<li>intr_pol_30&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#ae6adab98628f1164552a00c7e686b1ee">GPIO_INTR_POL_1_REG_s</a></li>
<li>intr_pol_31&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__1___r_e_g.html#a0549658c748c1b13488c3f2291fa0ac8">GPIO_INTR_POL_1_REG_s</a></li>
<li>intr_pol_4&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#a54f5ba21e1f8e973beee3d7a5c08918e">GPIO_INTR_POL_0_REG_s</a></li>
<li>intr_pol_5&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#a09d8a7c2427dcb4a2559c1a9149a64d8">GPIO_INTR_POL_0_REG_s</a></li>
<li>intr_pol_6&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#a16dc235e8577d3ae5d11fb0971ae8362">GPIO_INTR_POL_0_REG_s</a></li>
<li>intr_pol_7&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#a571957ac52063c37b8f3136cd84a6417">GPIO_INTR_POL_0_REG_s</a></li>
<li>intr_pol_8&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#ab39a2abcd56484e45a4e8b00e2a06582">GPIO_INTR_POL_0_REG_s</a></li>
<li>intr_pol_9&#160;:&#160;<a class="el" href="group___g_p_i_o___i_n_t_r___p_o_l__0___r_e_g.html#af771852dafb13c540ada20ed5825d5cc">GPIO_INTR_POL_0_REG_s</a></li>
<li>INTR_RX_DMA_EN&#160;:&#160;<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#af7dcb2709edc506be8a7f748e3e983bc">SPI_REGS_s</a></li>
<li>INTR_STS&#160;:&#160;<a class="el" href="group___a_d_c___m_e_m_o_r_y___m_a_p.html#a4e2ced37eafdf7cb4ec870a903596886">ADC_REGS_s</a>, <a class="el" href="_c_o_m_p___r_e_g_s_8h.html#a58cde6378b35f3ddc7510c73714b5493">COMP_REGS_s</a>, <a class="el" href="group___d_a_c___m_e_m_o_r_y___m_a_p.html#a41950db688395124fb77fa552d869d97">DAC_REGS_s</a>, <a class="el" href="group___d_m_a___m_e_m_o_r_y___m_a_p.html#af68e3a7236c818729d046ad78abcd366">DMA_REGS_s</a>, <a class="el" href="group___g_p_i_o___m_e_m_o_r_y___m_a_p.html#ab9ceac5a98b83794727681668f8e674e">GPIO_REGS_s</a>, <a class="el" href="group___i2_c___m_e_m_o_r_y___m_a_p.html#a858230982720b85138ff3b5a13c8f032">I2C_REGS_s</a>, <a class="el" href="_r_t_c___r_e_g_s_8h.html#ac06015f5a05d990c5649fd25602a93eb">RTC_REGS_s</a>, <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a010bb982971c415603defcbeac847dff">SPI_REGS_s</a>, <a class="el" href="group___t_i_m_e_r___m_e_m_o_r_y___m_a_p.html#a45292ef4b0d0cc75e4df78058c47a5f1">TIMER_REGS_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a0b81c27a533771258273a90635eae881">TIMER_TIMG_NUM_INPUT2_INTR_STS_u</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#acbec2b121b4a28e13eeea6b9ed1b99e3">TIMER_TIMG_NUM_INPUT2_REGS_s</a>, <a class="el" href="group___u_a_r_t___m_e_m_o_r_y___m_a_p.html#ad80aca2d4846a15205ce70aa40599e71">UART_REGS_s</a>, <a class="el" href="_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#a434858a8be6c2e018e5ff72632cd6bf4">WATCHDOG_REGS_s</a></li>
<li>INTR_SW&#160;:&#160;<a class="el" href="group___a_d_c___m_e_m_o_r_y___m_a_p.html#a676f7e256ee43ef2dcdf6fce3a7e21d4">ADC_REGS_s</a></li>
<li>INTR_SW_SET&#160;:&#160;<a class="el" href="_c_o_m_p___r_e_g_s_8h.html#af1518cde9dd73a373260eca1944b301b">COMP_REGS_s</a>, <a class="el" href="group___d_a_c___m_e_m_o_r_y___m_a_p.html#a484ee9bcc99e59746640f4e0199af81a">DAC_REGS_s</a>, <a class="el" href="group___d_m_a___m_e_m_o_r_y___m_a_p.html#a242b6047a3bbc7e7729959318f2d02ce">DMA_REGS_s</a>, <a class="el" href="group___g_p_i_o___m_e_m_o_r_y___m_a_p.html#a9894b9670935da843b155ad6332d9f67">GPIO_REGS_s</a>, <a class="el" href="_r_t_c___r_e_g_s_8h.html#af2662d7a0807d2425873c3ae20c423b7">RTC_REGS_s</a>, <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#aec65ab3bfa75366f64f991e7a4e7d18f">SPI_REGS_s</a>, <a class="el" href="group___t_i_m_e_r___m_e_m_o_r_y___m_a_p.html#a924ded82be6a8f78e982766810cb08f6">TIMER_REGS_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a3b7e6db4c4d6112adc6b8bfa100eb6aa">TIMER_TIMG_NUM_INPUT2_INTR_SW_SET_u</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a00df8c78ea8d35f681b12a095c21d354">TIMER_TIMG_NUM_INPUT2_REGS_s</a>, <a class="el" href="group___u_a_r_t___m_e_m_o_r_y___m_a_p.html#a968e814521494b5cd25c7675a2b02e38">UART_REGS_s</a>, <a class="el" href="_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#ad9bd26ef13983219d19b60598e3315c9">WATCHDOG_REGS_s</a></li>
<li>INTR_SW_SET_0&#160;:&#160;<a class="el" href="group___i2_c___m_e_m_o_r_y___m_a_p.html#a940043eee1d3ea61e98df741a28256c3">I2C_REGS_s</a></li>
<li>INTR_SW_SET_1&#160;:&#160;<a class="el" href="group___i2_c___m_e_m_o_r_y___m_a_p.html#a8338f601630d2f7754e036244626fe1e">I2C_REGS_s</a></li>
<li>INTR_TX_DMA_EN&#160;:&#160;<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#af1ca9a67367b4181a2384280d76c36ff">SPI_REGS_s</a></li>
<li>IOMUX_DUMMY_REG_s&#160;:&#160;<a class="el" href="_i_o_m_u_x___r_e_g_s_8h.html#abe3fcba8282b5f164fd2b0b5de9adfaa">IOMUX_DUMMY_u</a></li>
<li>IOMUX_PA_REG_s&#160;:&#160;<a class="el" href="_i_o_m_u_x___r_e_g_s_8h.html#a24282e7e8e0151345a9221b85cd40d63">IOMUX_PA_u</a></li>
<li>IP&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga50bf57919bef8526d9853aa5187dbd6c">NVIC_Type</a></li>
<li>is_capture_0&#160;:&#160;<a class="el" href="group___t_i_m_e_r___c_c0___c_m_n___c_t_r_l___r_e_g.html#afe805c0ea91bb76085974c009b08eeb9">TIMER_CC0_CMN_CTRL_REG_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#ab6d9cf427d0ec01becfd8a25b65afc34">TIMER_TIMG_NUM_INPUT2_CC0_CMN_CTRL_REG_s</a></li>
<li>is_capture_1&#160;:&#160;<a class="el" href="group___t_i_m_e_r___c_c1___c_m_n___c_t_r_l___r_e_g.html#afe6d77dad1e19b24f6d7d24c2a246ebc">TIMER_CC1_CMN_CTRL_REG_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a42a5dd5b6943c6af9b70d6e018f31c3b">TIMER_TIMG_NUM_INPUT2_CC1_CMN_CTRL_REG_s</a></li>
<li>is_capture_2&#160;:&#160;<a class="el" href="group___t_i_m_e_r___c_c2___c_m_n___c_t_r_l___r_e_g.html#a17b5d96906cf26b1563f2d41f62765a5">TIMER_CC2_CMN_CTRL_REG_s</a></li>
<li>is_capture_3&#160;:&#160;<a class="el" href="group___t_i_m_e_r___c_c3___c_m_n___c_t_r_l___r_e_g.html#a08a7438b97bf25f056f60c0c7731baa0">TIMER_CC3_CMN_CTRL_REG_s</a></li>
<li>is_consecutive_prd_0&#160;:&#160;<a class="el" href="group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__0___r_e_g.html#aebc6af58ea665f44a1dd4f99c1af4d4c">TIMER_INPUT_FILTER_CC_0_REG_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a7d5ee7e5271378aee4176d3846fca821">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_0_REG_s</a></li>
<li>is_consecutive_prd_1&#160;:&#160;<a class="el" href="group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__1___r_e_g.html#adf70cad6526639f982f5dcc324a608f2">TIMER_INPUT_FILTER_CC_1_REG_s</a>, <a class="el" href="_t_i_m_e_r___t_i_m_g___n_u_m___i_n_p_u_t2___r_e_g_s_8h.html#a22d846a08f1e90180ff0c9cf3a4a63a3">TIMER_TIMG_NUM_INPUT2_INPUT_FILTER_CC_1_REG_s</a></li>
<li>is_consecutive_prd_2&#160;:&#160;<a class="el" href="group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__2___r_e_g.html#a14589c92272b850b325cbba6e8823d65">TIMER_INPUT_FILTER_CC_2_REG_s</a></li>
<li>is_consecutive_prd_3&#160;:&#160;<a class="el" href="group___t_i_m_e_r___i_n_p_u_t___f_i_l_t_e_r___c_c__3___r_e_g.html#a671a19cca2fd13ba5edfc38ac13d5669">TIMER_INPUT_FILTER_CC_3_REG_s</a></li>
<li>is_timer_mode&#160;:&#160;<a class="el" href="_w_a_t_c_h_d_o_g___r_e_g_s_8h.html#a3de65627d640306523fc5f15015b5e46">WATCHDOG_WWDT_CTL0_REG_s</a></li>
<li>isavb&#160;:&#160;<a class="el" href="group___f_l_a_s_h___c_t_r_l___r_e_g.html#a2d91380eb0308e2bfa07021ca20e5aba">FLASH_CTRL_REG_s</a></li>
<li>ISER&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaaff305f50a7117272e5523ec17cff9ec">NVIC_Type</a></li>
<li>ISPR&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaa98673f8401e00b2dc73003a4d747e0b">NVIC_Type</a></li>
<li>ISR&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#acbada7cecd4982719ca391bd8dc465ed">IPSR_Type.b</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#acbada7cecd4982719ca391bd8dc465ed">xPSR_Type.b</a></li>
<li>IT&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#acd32106bcb6de321930cf34574ea388c">xPSR_Type.b</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0 </li>
  </ul>
</div>
</body>
</html>
