// Seed: 1392687531
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri0 id_2,
    input wire id_3,
    output tri0 id_4
);
  assign id_1 = id_3 == 'b0;
  assign module_1.id_3 = 0;
  assign id_1 = -1 < id_0;
  wire id_6;
  wire id_7;
  ;
  logic id_8;
  logic id_9;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output supply1 id_2,
    input tri id_3,
    input wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output wand id_8
);
  and primCall (id_8, id_1, id_3, id_7, id_10, id_6);
  logic id_10;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_1,
      id_8
  );
endmodule
