
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command ` read_liberty -lib /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; read_verilog /root/project/code/supplied/*.v /root/project/code/src/*.v; hierarchy -top CPU; proc; opt_clean; fsm; opt_clean; techmap; opt_clean; flatten CPU; dfflibmap -liberty /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; abc -liberty /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; stat -liberty /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib; ' --

1. Executing Liberty frontend.
Imported 135 cell types from liberty file.

2. Executing Verilog-2005 frontend: /root/project/code/supplied/Instruction_Memory.v
Parsing Verilog input from `/root/project/code/supplied/Instruction_Memory.v' to AST representation.
Generating RTLIL representation for module `\Instruction_Memory'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /root/project/code/supplied/PC.v
Parsing Verilog input from `/root/project/code/supplied/PC.v' to AST representation.
Generating RTLIL representation for module `\PC'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /root/project/code/supplied/Registers.v
Parsing Verilog input from `/root/project/code/supplied/Registers.v' to AST representation.
Generating RTLIL representation for module `\Registers'.
Warning: Replacing memory \register with list of registers. See /root/project/code/supplied/Registers.v:37
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /root/project/code/src/ALU.v
Parsing Verilog input from `/root/project/code/src/ALU.v' to AST representation.
Generating RTLIL representation for module `\ALU'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /root/project/code/src/ALUControl.v
Parsing Verilog input from `/root/project/code/src/ALUControl.v' to AST representation.
Generating RTLIL representation for module `\ALU_Control'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /root/project/code/src/Adder.v
Parsing Verilog input from `/root/project/code/src/Adder.v' to AST representation.
Generating RTLIL representation for module `\Adder'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /root/project/code/src/CPU.v
Parsing Verilog input from `/root/project/code/src/CPU.v' to AST representation.
Generating RTLIL representation for module `\CPU'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /root/project/code/src/Control.v
Parsing Verilog input from `/root/project/code/src/Control.v' to AST representation.
Generating RTLIL representation for module `\Control'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /root/project/code/src/MUX32.v
Parsing Verilog input from `/root/project/code/src/MUX32.v' to AST representation.
Generating RTLIL representation for module `\MUX32'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /root/project/code/src/SignExtend.v
Parsing Verilog input from `/root/project/code/src/SignExtend.v' to AST representation.
Generating RTLIL representation for module `\Sign_Extend'.
Successfully finished Verilog frontend.

12. Executing HIERARCHY pass (managing design hierarchy).

12.1. Analyzing design hierarchy..
Top module:  \CPU
Used module:     \Registers
Used module:     \Instruction_Memory
Used module:     \PC
Used module:     \ALU_Control
Used module:     \ALU
Used module:     \Sign_Extend
Used module:     \MUX32
Used module:     \Adder
Used module:     \Control

12.2. Analyzing design hierarchy..
Top module:  \CPU
Used module:     \Registers
Used module:     \Instruction_Memory
Used module:     \PC
Used module:     \ALU_Control
Used module:     \ALU
Used module:     \Sign_Extend
Used module:     \MUX32
Used module:     \Adder
Used module:     \Control
Removed 0 unused modules.

13. Executing PROC pass (convert processes to netlists).

13.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/Control.v:19$68 in module Control.
Marked 3 switch rules as full_case in process $proc$/root/project/code/src/ALUControl.v:24$65 in module ALU_Control.
Removed 1 dead cases from process $proc$/root/project/code/src/ALU.v:27$56 in module ALU.
Marked 1 switch rules as full_case in process $proc$/root/project/code/src/ALU.v:27$56 in module ALU.
Removed 1 dead cases from process $proc$/root/project/code/supplied/Registers.v:1$53 in module Registers.
Marked 1 switch rules as full_case in process $proc$/root/project/code/supplied/Registers.v:1$53 in module Registers.
Removed 1 dead cases from process $proc$/root/project/code/supplied/Registers.v:1$50 in module Registers.
Marked 1 switch rules as full_case in process $proc$/root/project/code/supplied/Registers.v:1$50 in module Registers.
Marked 3 switch rules as full_case in process $proc$/root/project/code/supplied/Registers.v:34$40 in module Registers.
Marked 1 switch rules as full_case in process $proc$/root/project/code/supplied/PC.v:19$3 in module PC.
Removed a total of 3 dead cases.

13.3. Executing PROC_INIT pass (extract init attributes).

13.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_i in `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
Found async reset \rst_i in `\PC.$proc$/root/project/code/supplied/PC.v:19$3'.

13.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\Control.$proc$/root/project/code/src/Control.v:19$68'.
     1/6: $1\RegWrite_o[0:0]
     2/6: $1\ALUSrc_o[0:0]
     3/6: $1\ALUOp_o[1:0]
     4/6: $0\RegWrite_o[0:0]
     5/6: $0\ALUSrc_o[0:0]
     6/6: $0\ALUOp_o[1:0]
Creating decoders for process `\ALU_Control.$proc$/root/project/code/src/ALUControl.v:24$65'.
     1/4: $3\ALUCtrl_o[2:0]
     2/4: $2\ALUCtrl_o[2:0]
     3/4: $1\ALUCtrl_o[2:0]
     4/4: $0\ALUCtrl_o[2:0]
Creating decoders for process `\ALU.$proc$/root/project/code/src/ALU.v:27$56'.
     1/2: $1\data_o[31:0]
     2/2: $0\data_o[31:0]
Creating decoders for process `\Registers.$proc$/root/project/code/supplied/Registers.v:1$53'.
     1/2: $1$mem2reg_rd$\register$/root/project/code/supplied/Registers.v:31$38_DATA[31:0]$55
     2/2: $0$mem2reg_rd$\register$/root/project/code/supplied/Registers.v:31$38_DATA[31:0]$54
Creating decoders for process `\Registers.$proc$/root/project/code/supplied/Registers.v:1$50'.
     1/2: $1$mem2reg_rd$\register$/root/project/code/supplied/Registers.v:30$37_DATA[31:0]$52
     2/2: $0$mem2reg_rd$\register$/root/project/code/supplied/Registers.v:30$37_DATA[31:0]$51
Creating decoders for process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
     1/40: $2$mem2reg_wr$\register$/root/project/code/supplied/Registers.v:41$39_ADDR[4:0]$48
     2/40: $2$mem2reg_wr$\register$/root/project/code/supplied/Registers.v:41$39_DATA[31:0]$49
     3/40: $1$mem2reg_wr$\register$/root/project/code/supplied/Registers.v:41$39_DATA[31:0]$45
     4/40: $1$mem2reg_wr$\register$/root/project/code/supplied/Registers.v:41$39_ADDR[4:0]$44
     5/40: $1\i[31:0]
     6/40: $0$mem2reg_wr$\register$/root/project/code/supplied/Registers.v:41$39_DATA[31:0]$42
     7/40: $0$mem2reg_wr$\register$/root/project/code/supplied/Registers.v:41$39_ADDR[4:0]$41
     8/40: $0\i[31:0]
     9/40: $0\register[31][31:0]
    10/40: $0\register[30][31:0]
    11/40: $0\register[29][31:0]
    12/40: $0\register[28][31:0]
    13/40: $0\register[27][31:0]
    14/40: $0\register[26][31:0]
    15/40: $0\register[25][31:0]
    16/40: $0\register[24][31:0]
    17/40: $0\register[23][31:0]
    18/40: $0\register[22][31:0]
    19/40: $0\register[21][31:0]
    20/40: $0\register[20][31:0]
    21/40: $0\register[19][31:0]
    22/40: $0\register[18][31:0]
    23/40: $0\register[17][31:0]
    24/40: $0\register[16][31:0]
    25/40: $0\register[15][31:0]
    26/40: $0\register[14][31:0]
    27/40: $0\register[13][31:0]
    28/40: $0\register[12][31:0]
    29/40: $0\register[11][31:0]
    30/40: $0\register[10][31:0]
    31/40: $0\register[9][31:0]
    32/40: $0\register[8][31:0]
    33/40: $0\register[7][31:0]
    34/40: $0\register[6][31:0]
    35/40: $0\register[5][31:0]
    36/40: $0\register[4][31:0]
    37/40: $0\register[3][31:0]
    38/40: $0\register[2][31:0]
    39/40: $0\register[1][31:0]
    40/40: $0\register[0][31:0]
Creating decoders for process `\PC.$proc$/root/project/code/supplied/PC.v:19$3'.
     1/1: $0\pc_o[31:0]

13.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\Control.\ALUOp_o' from process `\Control.$proc$/root/project/code/src/Control.v:19$68'.
No latch inferred for signal `\Control.\ALUSrc_o' from process `\Control.$proc$/root/project/code/src/Control.v:19$68'.
No latch inferred for signal `\Control.\RegWrite_o' from process `\Control.$proc$/root/project/code/src/Control.v:19$68'.
No latch inferred for signal `\ALU_Control.\ALUCtrl_o' from process `\ALU_Control.$proc$/root/project/code/src/ALUControl.v:24$65'.
No latch inferred for signal `\ALU.\data_o' from process `\ALU.$proc$/root/project/code/src/ALU.v:27$56'.
No latch inferred for signal `\Registers.$mem2reg_rd$\register$/root/project/code/supplied/Registers.v:31$38_DATA' from process `\Registers.$proc$/root/project/code/supplied/Registers.v:1$53'.
No latch inferred for signal `\Registers.$mem2reg_rd$\register$/root/project/code/supplied/Registers.v:30$37_DATA' from process `\Registers.$proc$/root/project/code/supplied/Registers.v:1$50'.

13.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\Registers.\i' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$840' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[0]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$841' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[1]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$842' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[2]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$843' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[3]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$844' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[4]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$845' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[5]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$846' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[6]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$847' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[7]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$848' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[8]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$849' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[9]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$850' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[10]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$851' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[11]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$852' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[12]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$853' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[13]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$854' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[14]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$855' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[15]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$856' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[16]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$857' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[17]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$858' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[18]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$859' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[19]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$860' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[20]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$861' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[21]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$862' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[22]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$863' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[23]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$864' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[24]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$865' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[25]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$866' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[26]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$867' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[27]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$868' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[28]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$869' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[29]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$870' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[30]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$871' with positive edge clock and negative level reset.
Creating register for signal `\Registers.\register[31]' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$872' with positive edge clock and negative level reset.
Creating register for signal `\Registers.$mem2reg_wr$\register$/root/project/code/supplied/Registers.v:41$39_ADDR' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$873' with positive edge clock and negative level reset.
Creating register for signal `\Registers.$mem2reg_wr$\register$/root/project/code/supplied/Registers.v:41$39_DATA' using process `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
  created $adff cell `$procdff$874' with positive edge clock and negative level reset.
Creating register for signal `\PC.\pc_o' using process `\PC.$proc$/root/project/code/supplied/PC.v:19$3'.
  created $adff cell `$procdff$875' with positive edge clock and negative level reset.

13.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\Control.$proc$/root/project/code/src/Control.v:19$68'.
Removing empty process `Control.$proc$/root/project/code/src/Control.v:19$68'.
Found and cleaned up 3 empty switches in `\ALU_Control.$proc$/root/project/code/src/ALUControl.v:24$65'.
Removing empty process `ALU_Control.$proc$/root/project/code/src/ALUControl.v:24$65'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/root/project/code/src/ALU.v:27$56'.
Removing empty process `ALU.$proc$/root/project/code/src/ALU.v:27$56'.
Found and cleaned up 1 empty switch in `\Registers.$proc$/root/project/code/supplied/Registers.v:1$53'.
Removing empty process `Registers.$proc$/root/project/code/supplied/Registers.v:1$53'.
Found and cleaned up 1 empty switch in `\Registers.$proc$/root/project/code/supplied/Registers.v:1$50'.
Removing empty process `Registers.$proc$/root/project/code/supplied/Registers.v:1$50'.
Found and cleaned up 2 empty switches in `\Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
Removing empty process `Registers.$proc$/root/project/code/supplied/Registers.v:34$40'.
Removing empty process `PC.$proc$/root/project/code/supplied/PC.v:19$3'.
Cleaned up 9 empty switches.

14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Sign_Extend..
Finding unused cells or wires in module \MUX32..
Finding unused cells or wires in module \Control..
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \Adder..
Finding unused cells or wires in module \ALU_Control..
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \Registers..
Finding unused cells or wires in module \PC..
Finding unused cells or wires in module \Instruction_Memory..
Removed 16 unused cells and 129 unused wires.
<suppressed ~41 debug messages>

15. Executing FSM pass (extract and optimize FSM).

15.1. Executing FSM_DETECT pass (finding FSMs in design).

15.2. Executing FSM_EXTRACT pass (extracting FSM from design).

15.3. Executing FSM_OPT pass (simple optimizations of FSMs).

15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ALU_Control..
Finding unused cells or wires in module \Adder..
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \Control..
Finding unused cells or wires in module \Instruction_Memory..
Finding unused cells or wires in module \MUX32..
Finding unused cells or wires in module \PC..
Finding unused cells or wires in module \Registers..
Finding unused cells or wires in module \Sign_Extend..

15.5. Executing FSM_OPT pass (simple optimizations of FSMs).

15.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

15.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

15.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ALU_Control..
Finding unused cells or wires in module \Adder..
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \Control..
Finding unused cells or wires in module \Instruction_Memory..
Finding unused cells or wires in module \MUX32..
Finding unused cells or wires in module \PC..
Finding unused cells or wires in module \Registers..
Finding unused cells or wires in module \Sign_Extend..

17. Executing TECHMAP pass (map to technology primitives).

17.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

17.2. Continuing TECHMAP pass.
Using template $paramod$constmap:22b2028cdffe89ff3d875a51d89cecc56b5f8b29$paramod$9adb41d1d67a0cc18e1b9bbefe6615369714005d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=32 for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \data1_i * \data2_i (32x32 bits, unsigned)
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32 for cells of type $fa.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
No more expansions possible.
<suppressed ~3273 debug messages>

18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ALU_Control..
Finding unused cells or wires in module \Adder..
Finding unused cells or wires in module \CPU..
Finding unused cells or wires in module \Control..
Finding unused cells or wires in module \Instruction_Memory..
Finding unused cells or wires in module \MUX32..
Finding unused cells or wires in module \PC..
Finding unused cells or wires in module \Registers..
Finding unused cells or wires in module \Sign_Extend..
Removed 170 unused cells and 1048 unused wires.
<suppressed ~177 debug messages>

19. Executing FLATTEN pass (flatten design).
No more expansions possible.

20. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFRS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFR_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFFS_X2' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X1' - skipping.
Warning: Malformed liberty file - cannot find pin 'SESI+!SED' in cell 'SDFF_X2' - skipping.
  create mapping for $_DFF_PP0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_PP1_ from mapping for $_DFF_PN1_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFF_NN0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_NP0_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NN1_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NP1_ from mapping for $_DFF_NN1_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  final dff cell mappings:
    DFF_X1 _DFF_N_ (.CK(~C), .D( D), .Q( Q), .QN(~Q));
    DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    DFFR_X1 _DFF_NN0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFR_X1 _DFF_NN1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN( R));
    DFFR_X1 _DFF_NP0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFR_X1 _DFF_NP1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN(~R));
    DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    DFFR_X1 _DFF_PP0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFS_X1 _DFF_PP1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN(~R));
    DFFRS_X1 _DFFSR_NNN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_NNP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_NPN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_NPP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
    DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_PNP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_PPN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_PPP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
Mapping DFF cells in module `\ALU':
Mapping DFF cells in module `\ALU_Control':
Mapping DFF cells in module `\Adder':
Mapping DFF cells in module `\CPU':
Mapping DFF cells in module `\Control':
Mapping DFF cells in module `\Instruction_Memory':
Mapping DFF cells in module `\MUX32':
Mapping DFF cells in module `\PC':
  mapped 32 $_DFF_PN0_ cells to \DFFR_X1 cells.
Mapping DFF cells in module `\Registers':
  mapped 1024 $_DFF_PN0_ cells to \DFFR_X1 cells.
Mapping DFF cells in module `\Sign_Extend':

21. Executing ABC pass (technology mapping using ABC).

21.1. Extracting gate netlist of module `\ALU' to `<abc-temp-dir>/input.blif'..
Extracted 7828 gates and 7898 wires to a netlist network with 67 inputs and 32 outputs.

21.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.06 sec
ABC: Memory =    8.88 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.1.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:      157
ABC RESULTS:           AND3_X1 cells:       95
ABC RESULTS:           AND4_X1 cells:       11
ABC RESULTS:         AOI211_X1 cells:       59
ABC RESULTS:          AOI21_X1 cells:      365
ABC RESULTS:         AOI221_X1 cells:       19
ABC RESULTS:         AOI222_X1 cells:        3
ABC RESULTS:          AOI22_X1 cells:       44
ABC RESULTS:            INV_X1 cells:      220
ABC RESULTS:           MUX2_X1 cells:       72
ABC RESULTS:          NAND2_X1 cells:      727
ABC RESULTS:          NAND3_X1 cells:      104
ABC RESULTS:          NAND4_X1 cells:        6
ABC RESULTS:           NOR2_X1 cells:      502
ABC RESULTS:           NOR3_X1 cells:       45
ABC RESULTS:           NOR4_X1 cells:        4
ABC RESULTS:         OAI211_X1 cells:       38
ABC RESULTS:          OAI21_X1 cells:      286
ABC RESULTS:         OAI221_X1 cells:       20
ABC RESULTS:         OAI222_X1 cells:        2
ABC RESULTS:          OAI22_X1 cells:       30
ABC RESULTS:          OAI33_X1 cells:        4
ABC RESULTS:            OR2_X1 cells:      103
ABC RESULTS:            OR3_X1 cells:      100
ABC RESULTS:          XNOR2_X1 cells:      445
ABC RESULTS:           XOR2_X1 cells:      383
ABC RESULTS:        internal signals:     7799
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       32
Removing temp directory.

21.2. Extracting gate netlist of module `\ALU_Control' to `<abc-temp-dir>/input.blif'..
Extracted 178 gates and 193 wires to a netlist network with 12 inputs and 3 outputs.

21.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.06 sec
ABC: Memory =    8.88 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.2.2. Re-integrating ABC results.
ABC RESULTS:           AND3_X1 cells:        2
ABC RESULTS:         AOI211_X1 cells:        1
ABC RESULTS:          AOI21_X1 cells:        3
ABC RESULTS:         AOI221_X1 cells:        2
ABC RESULTS:            INV_X1 cells:        7
ABC RESULTS:          NAND2_X1 cells:        2
ABC RESULTS:           NOR2_X1 cells:        2
ABC RESULTS:           NOR3_X1 cells:        3
ABC RESULTS:           NOR4_X1 cells:        4
ABC RESULTS:          OAI21_X1 cells:        1
ABC RESULTS:            OR2_X1 cells:        2
ABC RESULTS:            OR4_X1 cells:        2
ABC RESULTS:        internal signals:      178
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        3
Removing temp directory.

21.3. Extracting gate netlist of module `\Adder' to `<abc-temp-dir>/input.blif'..
Extracted 287 gates and 352 wires to a netlist network with 64 inputs and 32 outputs.

21.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.06 sec
ABC: Memory =    8.88 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.3.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:        9
ABC RESULTS:           AND3_X1 cells:        2
ABC RESULTS:          AOI21_X1 cells:       10
ABC RESULTS:            INV_X1 cells:        4
ABC RESULTS:          NAND2_X1 cells:       35
ABC RESULTS:          NAND3_X1 cells:        9
ABC RESULTS:           NOR2_X1 cells:        9
ABC RESULTS:         OAI211_X1 cells:        3
ABC RESULTS:          OAI21_X1 cells:       11
ABC RESULTS:            OR2_X1 cells:        9
ABC RESULTS:          XNOR2_X1 cells:       31
ABC RESULTS:           XOR2_X1 cells:       24
ABC RESULTS:        internal signals:      256
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       32
Removing temp directory.

21.4. Extracting gate netlist of module `\CPU' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

21.5. Extracting gate netlist of module `\Control' to `<abc-temp-dir>/input.blif'..
Extracted 64 gates and 73 wires to a netlist network with 7 inputs and 4 outputs.

21.5.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.06 sec
ABC: Memory =    8.88 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.5.2. Re-integrating ABC results.
ABC RESULTS:            INV_X1 cells:        2
ABC RESULTS:          NAND2_X1 cells:        1
ABC RESULTS:          NAND3_X1 cells:        1
ABC RESULTS:           NOR2_X1 cells:        2
ABC RESULTS:           NOR3_X1 cells:        2
ABC RESULTS:          _const0_ cells:        1
ABC RESULTS:        internal signals:       62
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        4
Removing temp directory.

21.6. Extracting gate netlist of module `\Instruction_Memory' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

21.7. Extracting gate netlist of module `\MUX32' to `<abc-temp-dir>/input.blif'..
Extracted 34 gates and 100 wires to a netlist network with 65 inputs and 32 outputs.

21.7.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.05 sec
ABC: Memory =    8.88 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.7.2. Re-integrating ABC results.
ABC RESULTS:           MUX2_X1 cells:       32
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       32
Removing temp directory.

21.8. Extracting gate netlist of module `\PC' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

21.9. Extracting gate netlist of module `\Registers' to `<abc-temp-dir>/input.blif'..
Extracted 7176 gates and 8251 wires to a netlist network with 1072 inputs and 1088 outputs.

21.9.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/root/project/nangate/NanGate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.06 sec
ABC: Memory =    8.88 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

21.9.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:       29
ABC RESULTS:           AND3_X1 cells:        5
ABC RESULTS:           AND4_X1 cells:      101
ABC RESULTS:         AOI211_X1 cells:        1
ABC RESULTS:         AOI222_X1 cells:       86
ABC RESULTS:          AOI22_X1 cells:      772
ABC RESULTS:            BUF_X1 cells:       32
ABC RESULTS:            INV_X1 cells:      106
ABC RESULTS:           MUX2_X1 cells:      992
ABC RESULTS:          NAND2_X1 cells:      185
ABC RESULTS:          NAND3_X1 cells:      114
ABC RESULTS:          NAND4_X1 cells:       80
ABC RESULTS:           NOR2_X1 cells:        6
ABC RESULTS:           NOR3_X1 cells:       28
ABC RESULTS:           NOR4_X1 cells:       76
ABC RESULTS:         OAI211_X1 cells:       69
ABC RESULTS:          OAI21_X1 cells:        4
ABC RESULTS:         OAI221_X1 cells:       11
ABC RESULTS:            OR2_X1 cells:        4
ABC RESULTS:            OR3_X1 cells:       24
ABC RESULTS:        internal signals:     6091
ABC RESULTS:           input signals:     1072
ABC RESULTS:          output signals:     1088
Removing temp directory.

21.10. Extracting gate netlist of module `\Sign_Extend' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

22. Printing statistics.

=== ALU ===

   Number of wires:               4628
   Number of wire bits:          12101
   Number of public wires:           4
   Number of public wire bits:      99
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3844
     AND2_X1                       157
     AND3_X1                        95
     AND4_X1                        11
     AOI211_X1                      59
     AOI21_X1                      365
     AOI221_X1                      19
     AOI222_X1                       3
     AOI22_X1                       44
     INV_X1                        220
     MUX2_X1                        72
     NAND2_X1                      727
     NAND3_X1                      104
     NAND4_X1                        6
     NOR2_X1                       502
     NOR3_X1                        45
     NOR4_X1                         4
     OAI211_X1                      38
     OAI21_X1                      286
     OAI221_X1                      20
     OAI222_X1                       2
     OAI22_X1                       30
     OAI33_X1                        4
     OR2_X1                        103
     OR3_X1                        100
     XNOR2_X1                      445
     XOR2_X1                       383

   Chip area for module '\ALU': 4279.142000

=== ALU_Control ===

   Number of wires:                110
   Number of wire bits:            233
   Number of public wires:           3
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     AND3_X1                         2
     AOI211_X1                       1
     AOI21_X1                        3
     AOI221_X1                       2
     INV_X1                          7
     NAND2_X1                        2
     NOR2_X1                         2
     NOR3_X1                         3
     NOR4_X1                         4
     OAI21_X1                        1
     OR2_X1                          2
     OR4_X1                          2

   Chip area for module '\ALU_Control': 32.186000

=== Adder ===

   Number of wires:                326
   Number of wire bits:            605
   Number of public wires:           3
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                156
     AND2_X1                         9
     AND3_X1                         2
     AOI21_X1                       10
     INV_X1                          4
     NAND2_X1                       35
     NAND3_X1                        9
     NOR2_X1                         9
     OAI211_X1                       3
     OAI21_X1                       11
     OR2_X1                          9
     XNOR2_X1                       31
     XOR2_X1                        24

   Chip area for module '\Adder': 182.742000

=== CPU ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== Control ===

   Number of wires:                 43
   Number of wire bits:             87
   Number of public wires:           4
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     INV_X1                          2
     NAND2_X1                        1
     NAND3_X1                        1
     NOR2_X1                         2
     NOR3_X1                         2

   Chip area for module '\Control': 6.650000

=== Instruction_Memory ===

   Number of wires:                  2
   Number of wire bits:             64
   Number of public wires:           2
   Number of public wire bits:      64
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                  1
     $memrd                          1

   Area for cell type $memrd is unknown!

=== MUX32 ===

   Number of wires:                103
   Number of wire bits:            196
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     MUX2_X1                        32

   Chip area for module '\MUX32': 59.584000

=== PC ===

   Number of wires:                 36
   Number of wire bits:             98
   Number of public wires:           4
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     DFFR_X1                        32

   Chip area for module '\PC': 170.240000

=== Registers ===

   Number of wires:               5681
   Number of wire bits:          13071
   Number of public wires:          41
   Number of public wire bits:    1138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3749
     AND2_X1                        29
     AND3_X1                         5
     AND4_X1                       101
     AOI211_X1                       1
     AOI222_X1                      86
     AOI22_X1                      772
     BUF_X1                         32
     DFFR_X1                      1024
     INV_X1                        106
     MUX2_X1                       992
     NAND2_X1                      185
     NAND3_X1                      114
     NAND4_X1                       80
     NOR2_X1                         6
     NOR3_X1                        28
     NOR4_X1                        76
     OAI211_X1                      69
     OAI21_X1                        4
     OAI221_X1                      11
     OR2_X1                          4
     OR3_X1                         24

   Chip area for module '\Registers': 9447.256000

=== Sign_Extend ===

   Number of wires:                  2
   Number of wire bits:             44
   Number of public wires:           2
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== design hierarchy ===

   CPU                               1

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

Warnings: 9 unique messages, 73 total
End of script. Logfile hash: cc57b39a81
CPU: user 0.96s system 0.04s, MEM: 59.24 MB total, 53.04 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 25% 5x opt_clean (0 sec), 23% 1x techmap (0 sec), ...
