/*

Xilinx Vivado v2018.2 (64-bit) [Major: 2018, Minor: 2]
SW Build: 2258646 on Thu Jun 14 20:03:12 MDT 2018
IP Build: 2256618 on Thu Jun 14 22:10:49 MDT 2018

Process ID: 5348
License: Customer

Current time: 	Fri Nov 01 10:23:47 CST 2019
Time zone: 	China Standard Time (Asia/Shanghai)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 8

Screen size: 1536x864
Screen resolution (DPI): 96
Available screens: 1
Available disk space: 78 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	E:/Material/FPGA/Xilinx/Vivado/2018.2/tps/win64/jre
Java executable location: 	E:/Material/FPGA/Xilinx/Vivado/2018.2/tps/win64/jre/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 2 GB


User name: 	sinply
User home directory: C:/Users/sinply
User working directory: E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2
User country: 	CN
User language: 	zh
User locale: 	zh_CN

RDI_BASEROOT: E:/Material/FPGA/Xilinx/Vivado
HDI_APPROOT: E:/Material/FPGA/Xilinx/Vivado/2018.2
RDI_DATADIR: E:/Material/FPGA/Xilinx/Vivado/2018.2/data
RDI_BINDIR: E:/Material/FPGA/Xilinx/Vivado/2018.2/bin

Vivado preferences file location: C:/Users/sinply/AppData/Roaming/Xilinx/Vivado/2018.2/vivado.xml
Vivado preferences directory: C:/Users/sinply/AppData/Roaming/Xilinx/Vivado/2018.2/
Vivado layouts directory: C:/Users/sinply/AppData/Roaming/Xilinx/Vivado/2018.2/layouts
PlanAhead jar file location: 	E:/Material/FPGA/Xilinx/Vivado/2018.2/lib/classes/planAhead.jar
Vivado log file location: 	E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/vivado.log
Vivado journal file location: 	E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/vivado.jou
Engine tmp dir: 	E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/.Xil/Vivado-5348-LAPTOP-H7IBKP99

Xilinx Environment Variables
----------------------------
NO_XILINX_DATA_LICENSE: HIDDEN
XILINX: E:/Material/FPGA/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_DSP: E:/Material/FPGA/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_PLANAHEAD: E:/Material/FPGA/Xilinx/Vivado/2018.2
XILINX_SDK: E:/Material/FPGA/Xilinx/SDK/2018.2
XILINX_VIVADO: E:/Material/FPGA/Xilinx/Vivado/2018.2
XILINX_VIVADO_HLS: E:/Material/FPGA/Xilinx/Vivado/2018.2


GUI allocated memory:	152 MB
GUI max memory:		3,052 MB
Engine allocated memory: 490 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// [GUI Memory]: 15 MB (+13432kb) [00:00:05]
// [Engine Memory]: 277 MB (+138471kb) [00:00:05]
// [GUI Memory]: 19 MB (+2953kb) [00:00:10]
// [GUI Memory]: 24 MB (+4652kb) [00:00:15]
// [GUI Memory]: 28 MB (+2481kb) [00:00:20]
// [GUI Memory]: 33 MB (+4180kb) [00:00:25]
// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// [GUI Memory]: 51 MB (+17429kb) [00:00:36]
// [Engine Memory]: 474 MB (+192078kb) [00:00:36]
// bx (ck):  Open Project : addNotify
// Opening Vivado Project: E:\Exercise\Software\FPGA\V3-High\test03_ddr_rd_ctrl\design2\ddr3_hdmi.xpr. Version: Vivado v2018.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/ddr3_hdmi.xpr 
// [GUI Memory]: 64 MB (+10492kb) [00:00:37]
// WARNING: HTimer (HSTRUtils Dump STR Log Timer) is taking 672ms to process. Increasing delay to 4000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 490 MB. GUI used memory: 33 MB. Current time: 11/1/19 10:23:49 AM CST
// [Engine Memory]: 508 MB (+11772kb) [00:00:47]
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// HMemoryUtils.trashcanNow. Engine heap size: 549 MB. GUI used memory: 30 MB. Current time: 11/1/19 10:24:04 AM CST
// [Engine Memory]: 582 MB (+50405kb) [00:00:57]
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [Engine Memory]: 624 MB (+13394kb) [00:01:02]
// Tcl Message: open_project E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/ddr3_hdmi.xpr 
// Tcl Message: INFO: [Project 1-313] Project file moved from 'E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design1' since last save. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Material/FPGA/Xilinx/Vivado/2018.2/data/ip'. 
// Project name: ddr3_hdmi; location: E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2; part: xc7a75tfgg484-2
// Tcl Message: open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 829.609 ; gain = 146.535 
dismissDialog("Open Project"); // bx (ck)
// [Engine Memory]: 658 MB (+3017kb) [00:01:05]
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: update_compile_order -fileset sources_1 
// PAPropertyPanels.initPanels (A7_wr_ctrl.v) elapsed time: 0.2s
// Elapsed time: 94 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, A7_wr_ctrl (A7_wr_ctrl.v)]", 2, false); // B (D, ck)
// [GUI Memory]: 70 MB (+2625kb) [00:02:38]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ddr3_hdmi (ddr3_hdmi.v)]", 1, true); // B (D, ck) - Node
// HMemoryUtils.trashcanNow. Engine heap size: 672 MB. GUI used memory: 39 MB. Current time: 11/1/19 10:25:49 AM CST
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, A7_wr_ctrl (A7_wr_ctrl.v)]", 2, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ddr3_hdmi (ddr3_hdmi.v)]", 1, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ddr3_hdmi (ddr3_hdmi.v)]", 1, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ddr3_hdmi (ddr3_hdmi.v), inst_ddr3_clk_gen : ddr3_clk_gen (ddr3_clk_gen.xci)]", 2, false, false, false, false, false, true); // B (D, ck) - Double Click
// Launch External Editor: 'E:/Program Files/Sublime Text 3/sublime_text.exe "E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v":12'
// Elapsed time: 32 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ddr3_hdmi (ddr3_hdmi.v)]", 1, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "A7_arbit"); // X (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 16 seconds
dismissDialog("Add Sources"); // c (ck)
// Tcl Message: close [ open E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/ddr3_hdmi.srcs/sources_1/new/A7_arbit.v w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/ddr3_hdmi.srcs/sources_1/new/A7_arbit.v 
// I (ck): Define Module: addNotify
// [Engine Memory]: 706 MB (+16147kb) [00:03:39]
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (I)
// HMemoryUtils.trashcanNow. Engine heap size: 706 MB. GUI used memory: 42 MB. Current time: 11/1/19 10:26:49 AM CST
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceAtoD.DefineModulesDialog_YOU_HAVE_MADE_CHANGES_TO_MODULE_Yes", "Yes"); // JButton (A, H)
dismissDialog("Define Module"); // I (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// [GUI Memory]: 74 MB (+1213kb) [00:03:51]
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ddr3_hdmi (ddr3_hdmi.v)]", 1); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, A7_wr_ctrl (A7_wr_ctrl.v)]", 3, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, A7_arbit (A7_arbit.v)]", 2, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, A7_arbit (A7_arbit.v)]", 2, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, A7_arbit (A7_arbit.v)]", 2, false, false, false, false, false, true); // B (D, ck) - Double Click
// Launch External Editor: 'E:/Program Files/Sublime Text 3/sublime_text.exe "E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/ddr3_hdmi.srcs/sources_1/new/A7_arbit.v":23'
// [GUI Memory]: 79 MB (+510kb) [00:04:52]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// [GUI Memory]: 83 MB (+784kb) [00:11:13]
// [GUI Memory]: 88 MB (+307kb) [00:18:08]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 1253 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ddr3_hdmi (ddr3_hdmi.v)]", 1, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ddr3_hdmi (ddr3_hdmi.v), inst_ddr3_clk_gen : ddr3_clk_gen (ddr3_clk_gen.xci)]", 2, false, false, false, false, false, true); // B (D, ck) - Double Click
// Launch External Editor: 'E:/Program Files/Sublime Text 3/sublime_text.exe "E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v":12'
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// [GUI Memory]: 94 MB (+1472kb) [00:25:34]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 713 MB. GUI used memory: 42 MB. Current time: 11/1/19 10:56:49 AM CST
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 583 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ddr3_hdmi (ddr3_hdmi.v), inst_A7_wr_ctrl : A7_wr_ctrl (A7_wr_ctrl.v)]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ddr3_hdmi (ddr3_hdmi.v), inst_A7_wr_ctrl : A7_wr_ctrl (A7_wr_ctrl.v)]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ddr3_hdmi (ddr3_hdmi.v), inst_A7_wr_ctrl : A7_wr_ctrl (A7_wr_ctrl.v)]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
// Launch External Editor: 'E:/Program Files/Sublime Text 3/sublime_text.exe "E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/ddr3_hdmi.srcs/sources_1/new/A7_wr_ctrl.v":12'
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 444 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ddr3_hdmi (ddr3_hdmi.v), inst_A7_rd_ctrl : A7_rd_ctrl (A7_rd_ctrl.v)]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ddr3_hdmi (ddr3_hdmi.v), inst_A7_rd_ctrl : A7_rd_ctrl (A7_rd_ctrl.v)]", 5, false, false, false, false, false, true); // B (D, ck) - Double Click
// Launch External Editor: 'E:/Program Files/Sublime Text 3/sublime_text.exe "E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/ddr3_hdmi.srcs/sources_1/new/A7_rd_ctrl.v":12'
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 99 MB (+194kb) [00:44:18]
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 227 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 9); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 10); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_ddr3_hdmi (tb_ddr3_hdmi.v)]", 12, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_ddr3_hdmi (tb_ddr3_hdmi.v), inst_ddr3_hdmi : ddr3_hdmi (ddr3_hdmi.v)]", 14, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Launch External Editor: 'E:/Program Files/Sublime Text 3/sublime_text.exe "E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/ddr3_hdmi.srcs/sim_1/new/tb_ddr3_hdmi.v":13'
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 713 MB. GUI used memory: 39 MB. Current time: 11/1/19 11:26:50 AM CST
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 1355 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// Tcl Message: launch_simulation -install_path E:/Material/FPGA/Modeltech64_10.7/win64 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: LOAD_FEATURE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-ModelSim-107] Finding global include files... INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths... INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'... 
// Tcl Message: INFO: [USF-ModelSim-2] ModelSim::Compile design INFO: [USF-ModelSim-15] Creating automatic 'do' files... 
// HMemoryUtils.trashcanNow. Engine heap size: 730 MB. GUI used memory: 39 MB. Current time: 11/1/19 11:31:40 AM CST
// Tcl Message: INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Exercise/Software/FPGA/V3-High/test03_ddr_rd_ctrl/design2/ddr3_hdmi.sim/sim_1/behav/modelsim' 
selectButton(RDIResource.ProgressDialog_CANCEL, "Cancel"); // a (e)
// Tcl Message: INFO: [Common 17-41] Interrupt caught. Command should exit soon. 
