* Two Input Nand Gate

.verilog "nand.va"

* Input Waveforms
vin1 in1 0 pulse(0 5 0u 1n 1n 1u 2u)
vin2 in2 0 pulse(0 5 0.5u 1n 1n 2u 4u)

* Instance Nand
YVLG_nand in2 in1 out nandg

* Output Loading
RLoad out 0 1MEG

* Analysis
.tran 10n 10u

* Plot WaveForms
.print v(in1) v(in2) v(out)

.end
