5 18 121 37 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (exclude7.2.vcd) 2 -o (exclude7.2.cdd) 2 -v (exclude7.2.v) 2 -y (lib) 1 -ep 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 exclude7.2.v 10 56 1
2 1 3d 51 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clk 1 12 107000b 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 13 7000b 1 0 0 0 1 17 0 1 0 0 1 0
1 head 3 14 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 tail 4 15 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 5 16 7000b 1 0 0 0 1 17 0 1 0 1 1 0
4 1 51 8 1 0 0 1
3 0 fsma "main.fsm" 0 lib/fsma.v 1 46 1
2 2 1 23 110015 24 100c 0 0 1 1 clock
2 3 27 23 90015 37 100a 2 0 1 18 0 1 0 0 0 0
2 4 1 23 36003f 4 100c 0 0 2 1 next_state
2 5 32 23 290032 1 1004 0 0 2 1 STATE_IDLE
2 6 1a 23 210032 5 10cc 4 5 2 18 0 3 3 3 0 0
2 7 1 23 210025 2 100c 0 0 1 1 reset
2 8 19 23 21003f 5 100c 6 7 2 18 0 3 3 3 0 0
2 9 1 23 18001c 0 1410 0 0 2 1 state
2 10 38 23 18003f 12 e 8 9
2 11 1 35 230026 3 300c 0 0 1 1 tail
2 12 29 35 230026 3 3008 11 0 1 18 0 1 0 0 0 0
2 13 1 35 1a001e 3 300c 0 0 1 1 valid
2 14 29 35 1a001e 3 3008 13 0 1 18 0 1 0 0 0 0
2 15 1 35 120015 3 300c 0 0 1 1 head
2 16 29 35 120015 3 3008 15 0 1 18 0 1 0 0 0 0
2 17 1 35 9000d 4 300c 0 0 2 1 state
2 18 29 35 9000d 4 3008 17 0 1 18 0 1 0 0 0 0
2 19 2b 35 90015 6 3008 16 18 1 18 0 1 0 0 0 0
2 20 2b 35 9001e 6 3008 14 19 1 18 0 1 0 0 0 0
2 21 2b 35 90026 d 300a 12 20 1 18 0 1 0 0 0 0
2 22 3d 36 20006 6 7002 0 0 1 18 0 1 0 0 0 0 $u0
2 23 1 0 0 6 100e 0 0 2 1 next_state
2 24 1 0 0 5 100e 0 0 2 1 state
1 clock 6 9 a 1 0 0 0 1 17 1 1 0 1 1 0
1 reset 7 10 a 1 0 0 0 1 17 1 1 0 0 1 0
1 head 8 11 a 1 0 0 0 1 17 1 1 0 1 1 0
1 tail 9 12 a 1 0 0 0 1 17 1 1 0 1 1 0
1 valid 10 13 a 1 0 0 0 1 17 1 1 0 1 1 0
1 state 11 20 7000b 1 0 1 0 2 17 0 3 0 3 3 0
1 next_state 12 21 107000b 1 0 1 0 2 17 0 3 0 3 3 0
1 STATE_IDLE 13 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 STATE_HEAD 14 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 STATE_DATA 15 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 STATE_TAIL 16 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
4 23 0 0 f 23 23 0
4 24 0 0 f 24 24 0
4 3 23 9 1 10 0 3
4 10 23 24 6 3 3 3
4 21 35 9 21 22 0 21
4 22 36 2 26 21 0 21
6 26 24 23 1  1 4 4 2 16 0 0  2 16 1 0  2 16 2 0  2 16 3 0  2 16 1 0  2 16 0 0  2 16 3 0  2 16 2 0   8  0 0 3  0 1 3  1 2 3  1 3 2  2 2 2  2 3 2  3 0 2  3 1 3
3 1 fsma.$u0 "main.fsm.$u0" 0 lib/fsma.v 0 43 1
2 25 32 38 5000e 1 3004 0 0 2 1 STATE_IDLE
2 26 1 37 9000d d 300e 0 0 2 1 state
2 27 2d 38 0 6 314e 25 26 1 18 0 1 1 1 0 0
2 28 32 39 5000e 1 3008 0 0 2 1 STATE_HEAD
2 29 2d 39 0 3 320e 28 26 1 18 0 1 1 1 0 0
2 30 32 40 5000e 1 3008 0 0 2 1 STATE_DATA
2 31 2d 40 0 2 3206 30 26 1 18 0 1 1 0 0 0
2 32 32 41 5000e 1 3008 0 0 2 1 STATE_TAIL
2 33 2d 41 0 2 320e 32 26 1 18 0 1 1 1 0 0
2 34 32 41 3d0046 1 3004 0 0 2 1 STATE_IDLE
2 35 32 41 300039 1 3008 0 0 2 1 STATE_HEAD
2 36 1a 41 1f0039 1 3104 34 35 2 18 0 3 3 0 0 0
2 37 1 41 28002b 1 3004 0 0 1 1 head
2 38 1 41 200024 1 3004 0 0 1 1 valid
2 39 8 41 20002b 1 203044 37 38 1 18 0 1 1 1 0 0
2 40 19 41 1f0046 1 3004 36 39 2 18 0 3 3 0 0 0
2 41 1 41 12001b 0 3410 0 0 2 1 next_state
2 42 37 41 120046 1 2016 40 41
2 43 32 40 3d0046 0 3010 0 0 2 1 STATE_DATA
2 44 32 40 300039 0 3010 0 0 2 1 STATE_TAIL
2 45 1a 40 1f0039 0 3030 43 44 2 18 0 3 0 0 0 0
2 46 1 40 28002b 0 3010 0 0 1 1 tail
2 47 1 40 200024 0 3010 0 0 1 1 valid
2 48 8 40 20002b 0 203030 46 47 1 18 0 1 0 0 0 0
2 49 19 40 1f0046 0 3030 45 48 2 18 0 3 0 0 0 0
2 50 1 40 12001b 0 3410 0 0 2 1 next_state
2 51 37 40 120046 0 2032 49 50
2 52 32 39 3d0046 1 3008 0 0 2 1 STATE_DATA
2 53 32 39 300039 1 3008 0 0 2 1 STATE_TAIL
2 54 1a 39 1f0039 1 3208 52 53 2 18 0 3 0 3 0 0
2 55 1 39 28002b 1 3018 0 0 1 1 tail
2 56 1 39 200024 1 3018 0 0 1 1 valid
2 57 8 39 20002b 1 203238 55 56 1 18 0 1 0 0 1 0
2 58 19 39 1f0046 1 3038 54 57 2 18 0 3 0 3 0 0
2 59 1 39 12001b 0 3410 0 0 2 1 next_state
2 60 37 39 120046 1 203a 58 59
2 61 32 38 3d0046 1 3004 0 0 2 1 STATE_IDLE
2 62 32 38 300039 1 3008 0 0 2 1 STATE_HEAD
2 63 1a 38 1f0039 3 310c 61 62 2 18 0 3 3 1 0 0
2 64 1 38 28002b 3 300c 0 0 1 1 head
2 65 1 38 200024 3 300c 0 0 1 1 valid
2 66 8 38 20002b 3 20324c 64 65 1 18 0 1 1 1 1 0
2 67 19 38 1f0046 3 300c 63 66 2 18 0 3 3 1 0 0
2 68 1 38 12001b 0 3410 0 0 2 1 next_state
2 69 37 38 120046 3 200e 67 68
4 27 38 0 31 69 29 27
4 69 38 18 20 0 0 27
4 29 39 0 20 60 31 27
4 60 39 18 20 0 0 27
4 31 40 0 20 51 33 27
4 51 40 18 20 0 0 27
4 33 41 0 20 42 0 27
4 42 41 18 20 0 0 27
3 1 main.$u0 "main.$u0" 0 exclude7.2.v 0 49 1
3 1 main.$u1 "main.$u1" 0 exclude7.2.v 0 54 1
2 70 0 52 e0011 1 21004 0 0 1 16 0 0
2 71 1 52 8000a 0 1410 0 0 1 1 clk
2 72 37 52 80011 1 16 70 71
2 73 68 53 8000e 1 1002 0 0 1 18 0 1 0 0 0 0
2 74 0 53 120012 1 1008 0 0 32 48 2 0
2 75 2c 53 100013 49 900a 74 0 32 18 0 ffffffff 0 0 0 0
2 76 1 53 1c001e 24 101c 0 0 1 1 clk
2 77 1b 53 1b001b 24 102c 76 0 1 18 0 1 1 1 0 0
2 78 1 53 150017 0 1410 0 0 1 1 clk
2 79 37 53 15001e 24 3e 77 78
4 72 52 8 11 73 73 72
4 73 53 8 0 0 75 72
4 75 53 16 0 79 0 72
4 79 53 21 6 75 75 72
