dma_data_direction	,	V_21
get_dma_ops	,	F_25
"u4-pcie"	,	L_15
iommu_save	,	V_92
pci_bus	,	V_69
dev_info	,	F_38
iommu_init_table	,	F_22
"U3"	,	L_13
"dart"	,	L_18
DART_U4_BYPASS_BASE	,	V_67
dart_dirty	,	V_17
dev	,	V_65
tmp	,	V_37
PAGE_SHIFT	,	V_90
of_device_is_compatible	,	F_32
dma_attrs	,	V_23
dart_tablebase	,	V_42
npages	,	V_19
DART_PAGE_SIZE	,	V_31
"DART table allocated at: %lx\n"	,	L_21
dart_dma_set_mask	,	F_35
DART_CNTL_U3_SIZE_MASK	,	V_52
"u3-dart"	,	L_19
dart_init	,	F_14
dma_mask	,	V_74
pci_dma_bus_setup	,	V_85
DART_CNTL_U4_IONE_MASK	,	V_13
"DART IOMMU initialized for %s type chipset\n"	,	L_11
dart_tlb_invalidate_all	,	F_1
DART_CNTL	,	V_9
index	,	V_18
DART_BASE_U4	,	V_50
EIO	,	V_75
iommu_table_dart	,	V_56
panic	,	F_5
wait_more	,	V_14
attrs	,	V_24
DART_PAGE_SHIFT	,	V_28
in_be32	,	F_12
"U4"	,	L_12
DARTMAP_RPNMASK	,	V_30
size	,	V_39
dart_node	,	V_35
it_blocksize	,	V_62
of_node	,	V_73
GFP_KERNEL	,	V_91
device	,	V_64
of_get_next_parent	,	F_34
dart_build	,	F_10
ENODEV	,	V_45
of_address_to_resource	,	F_16
it_size	,	V_59
DART_CNTL_U4_IONE	,	V_12
"Using 64-bit DMA iommu bypass\n"	,	L_16
"DART: table not allocated, using "	,	L_7
dma_set_mask	,	V_83
iommu_init_late_dart	,	F_45
it_busno	,	V_57
device_node	,	V_34
virt_to_abs	,	F_11
dma_dev_setup_dart	,	F_24
dart	,	V_46
page_address	,	F_50
DART_IN	,	F_3
iommu_is_off	,	V_94
"DART: can't get register base ! "	,	L_9
tce_build	,	V_80
dart_flush	,	F_8
i	,	V_36
l	,	V_1
dart_tlb_invalidate_one	,	F_6
"DART: Cannot map registers!"	,	L_10
p	,	V_89
inv_bit	,	V_3
r	,	V_41
DART_CNTL_U4_FLUSHTLB	,	V_6
iommu_force_on	,	V_95
dart_device_on_pcie	,	F_30
uaddr	,	V_20
__init	,	T_1
DART_CNTL_U3_SIZE_SHIFT	,	V_55
it_index	,	V_61
of_node_put	,	F_33
"time. Buggy U3 ?"	,	L_3
iommu_table_dart_inited	,	V_71
bus	,	V_70
tce_flush	,	V_82
dart_is_u4	,	V_5
ppc_md	,	V_79
rmb	,	F_7
__iomem	,	V_32
dart_vbase	,	V_48
DBG	,	F_2
dn	,	V_77
"u4-dart"	,	L_20
"dart: flush\n"	,	L_1
dp	,	V_25
"dart: build at: %lx, %lx, addr: %x\n"	,	L_5
bail	,	V_78
DART_OUT	,	F_4
DART_CNTL_U4_ENABLE	,	V_11
DARTMAP_VALID	,	V_29
iommu_restore	,	V_93
reg	,	V_2
mb	,	F_9
iommu_table_dart_setup	,	F_21
u32	,	V_60
limit	,	V_4
DART_CNTL_U3_ENABLE	,	V_53
alloc_pages	,	F_48
"dart: free at: %lx, %lx\n"	,	L_6
"time. Buggy U4 ?"	,	L_4
iommu_dart_restore	,	F_44
"DART: TLB did not flush after waiting a long "	,	L_2
resource	,	V_40
DART_SIZE_U4	,	V_51
dma_supported	,	F_36
it_base	,	V_27
ioremap	,	F_19
pci_dma_dev_setup	,	V_84
pci_dev	,	V_68
set_iommu_table_base	,	F_27
set_dma_ops	,	F_39
pci_dma_dev_setup_dart	,	F_28
page	,	V_88
iommu_dart_save	,	F_43
tbl	,	V_16
set_pci_dma_ops	,	F_42
dart_tablesize	,	V_43
np	,	V_72
KERN_INFO	,	V_44
BUG_ON	,	F_49
memblock_alloc_base	,	F_54
of_node_get	,	F_31
"U4-pcie"	,	L_14
printk	,	F_15
dma_iommu_ops	,	V_76
set_dma_offset	,	F_26
"Using 32-bit DMA via iommu\n"	,	L_17
flush_dcache_phys_range	,	F_17
"direct DMA\n"	,	L_8
pci_dma_bus_setup_dart	,	F_29
of_find_compatible_node	,	F_41
dart_copy	,	V_86
dart_free	,	F_13
DART_CNTL_U3_BASE_SHIFT	,	V_54
retry	,	V_8
DART_CNTL_U3_FLUSHTLB	,	V_7
direction	,	V_22
register_nosave_region_late	,	F_47
tce_free	,	V_81
memblock_end_of_DRAM	,	F_52
memblock_alloc	,	F_18
set_bit	,	F_23
it_offset	,	V_58
tbasepfn	,	V_87
start	,	V_47
DMA_BIT_MASK	,	F_37
abs_to_virt	,	F_53
dart_emptyval	,	V_33
iommu_table	,	V_15
rpn	,	V_26
resource_size	,	F_20
u64	,	T_2
alloc_dart_table	,	F_51
it_map	,	V_63
iommu_init_early_dart	,	F_40
dma_direct_ops	,	V_66
bus_rpn	,	V_10
__pa	,	F_46
base	,	V_38
DART_SIZE_U4_SIZE_MASK	,	V_49
