# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Expr6_Instruction.srcs/sources_1/ip/ROM_SP/sim/ROM_SP.v" \
"../../../../Expr6_Instruction.srcs/sources_1/new/Fetch_Inst.v" \
"../../../../Expr6_Instruction.srcs/sources_1/new/IM.v" \
"../../../../Expr6_Instruction.srcs/sources_1/new/PC.v" \
"../../../../Expr6_Instruction.srcs/sim_1/new/Fetch_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
