[{"DBLP title": "Fast custom instruction identification by convex subgraph enumeration.", "DBLP authors": ["Kubilay Atasu", "Oskar Mencer", "Wayne Luk", "Can C. \u00d6zturan", "G\u00fcnhan D\u00fcndar"], "year": 2008, "MAG papers": [{"PaperId": 2134084674, "PaperTitle": "fast custom instruction identification by convex subgraph enumeration", "Year": 2008, "CitationCount": 41, "EstimatedCitation": 61, "Affiliations": {"imperial college london": 3.0, "bogazici university": 2.0}}], "source": "ES"}, {"DBLP title": "Bit matrix multiplication in commodity processors.", "DBLP authors": ["Yedidya Hilewitz", "C\u00e9dric Lauradoux", "Ruby B. Lee"], "year": 2008, "MAG papers": [{"PaperId": 2169350980, "PaperTitle": "bit matrix multiplication in commodity processors", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "Synthesis of application accelerators on Runtime Reconfigurable Hardware.", "DBLP authors": ["Mythri Alle", "Keshavan Varadarajan", "Ramesh C. Ramesh", "Joseph Nimmy", "Alexander Fell", "Adarsha Rao", "S. K. Nandy", "Ranjani Narayan"], "year": 2008, "MAG papers": [{"PaperId": 2121738746, "PaperTitle": "synthesis of application accelerators on runtime reconfigurable hardware", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"indian institute of science": 7.0}}], "source": "ES"}, {"DBLP title": "Floating point multiplication rounding schemes for interval arithmetic.", "DBLP authors": ["Alexandru Amaricai", "Mircea Vladutiu", "Mihai Udrescu", "Lucian Prodan", "Oana Boncalo"], "year": 2008, "MAG papers": [{"PaperId": 2118776656, "PaperTitle": "floating point multiplication rounding schemes for interval arithmetic", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"politehnica university of timi\u0219oara": 4.0}}], "source": "ES"}, {"DBLP title": "Fast multivariate signature generation in hardware: The case of rainbow.", "DBLP authors": ["Sundar Balasubramanian", "Harold W. Carter", "Andrey Bogdanov", "Andy Rupp", "Jintai Ding"], "year": 2008, "MAG papers": [{"PaperId": 2137928314, "PaperTitle": "fast multivariate signature generation in hardware the case of rainbow", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of cincinnati": 3.0, "ruhr university bochum": 2.0}}, {"PaperId": 2143588450, "PaperTitle": "fast multivariate signature generation in hardware the case of rainbow", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ruhr university bochum": 2.0, "university of cincinnati": 3.0}}], "source": "ES"}, {"DBLP title": "Fault-tolerant dynamically reconfigurable NoC-based SoC.", "DBLP authors": ["Mohammad Hosseinabady", "Jos\u00e9 L. N\u00fa\u00f1ez-Y\u00e1\u00f1ez"], "year": 2008, "MAG papers": [{"PaperId": 2108512263, "PaperTitle": "fault tolerant dynamically reconfigurable noc based soc", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of bristol": 2.0}}], "source": "ES"}, {"DBLP title": "Security processor with quantum key distribution.", "DBLP authors": ["Thomas Lor\u00fcnser", "Edwin Querasser", "Thomas Matyus", "Momtchil Peev", "Johannes Wolkerstorfer", "Michael Hutter", "Alexander Szekely", "Ilse Wimberger", "Christian Pfaffel-Janser", "Andreas Neppach"], "year": 2008, "MAG papers": [{"PaperId": 2143955183, "PaperTitle": "security processor with quantum key distribution", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"graz university of technology": 3.0, "siemens": 3.0}}], "source": "ES"}, {"DBLP title": "Fully-pipelined efficient architectures for FPGA realization of discrete Hadamard transform.", "DBLP authors": ["Pramod Kumar Meher", "Jagdish Chandra Patra"], "year": 2008, "MAG papers": [{"PaperId": 2164764563, "PaperTitle": "fully pipelined efficient architectures for fpga realization of discrete hadamard transform", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Viterbi decoder on mesh connected multiprocessor architecture.", "DBLP authors": ["Ritesh Rajore", "Ganesh Garga", "H. S. Jamadagni", "S. K. Nandy"], "year": 2008, "MAG papers": [{"PaperId": 2096236620, "PaperTitle": "reconfigurable viterbi decoder on mesh connected multiprocessor architecture", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"indian institute of science": 4.0}}], "source": "ES"}, {"DBLP title": "Run-time thread sorting to expose data-level parallelism.", "DBLP authors": ["Tirath Ramdas", "Gregory K. Egan", "David Abramson", "Kim K. Baldridge"], "year": 2008, "MAG papers": [{"PaperId": 2124911053, "PaperTitle": "run time thread sorting to expose data level parallelism", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of zurich": 1.0, "monash university": 2.0, "monash university clayton campus": 1.0}}], "source": "ES"}, {"DBLP title": "A new high-performance scalable dynamic interconnection for FPGA-based reconfigurable systems.", "DBLP authors": ["Slavisa Jovanovic", "Camel Tanougast", "Serge Weber"], "year": 2008, "MAG papers": [{"PaperId": 2099270794, "PaperTitle": "a new high performance scalable dynamic interconnection for fpga based reconfigurable systems", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Extending the SIMPPL SoC architectural framework to support application-specific architectures on multi-FPGA platforms.", "DBLP authors": ["David Dickin", "Lesley Shannon"], "year": 2008, "MAG papers": [{"PaperId": 2104427113, "PaperTitle": "extending the simppl soc architectural framework to support application specific architectures on multi fpga platforms", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "PERMAP: A performance-aware mapping for application-specific SoCs.", "DBLP authors": ["Abbas Eslami Kiasari", "Shaahin Hessabi", "Hamid Sarbazi-Azad"], "year": 2008, "MAG papers": [{"PaperId": 2102097772, "PaperTitle": "permap a performance aware mapping for application specific socs", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"sharif university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Low-cost implementations of NTRU for pervasive security.", "DBLP authors": ["Ali Can Atici", "Lejla Batina", "Junfeng Fan", "Ingrid Verbauwhede", "Siddika Berna \u00d6rs"], "year": 2008, "MAG papers": [{"PaperId": 2163115793, "PaperTitle": "low cost implementations of ntru for pervasive security", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 58, "Affiliations": {"katholieke universiteit leuven": 3.0, "istanbul technical university": 1.0}}], "source": "ES"}, {"DBLP title": "On the high-throughput implementation of RIPEMD-160 hash algorithm.", "DBLP authors": ["Miroslav Knezevic", "Kazuo Sakiyama", "Yong Ki Lee", "Ingrid Verbauwhede"], "year": 2008, "MAG papers": [{"PaperId": 2130431722, "PaperTitle": "on the high throughput implementation of ripemd 160 hash algorithm", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"katholieke universiteit leuven": 3.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Zodiac: System architecture implementation for a high-performance Network Security Processor.", "DBLP authors": ["Haixin Wang", "Guoqiang Bai", "Hongyi Chen"], "year": 2008, "MAG papers": [{"PaperId": 2114424801, "PaperTitle": "zodiac system architecture implementation for a high performance network security processor", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient systolization of cyclic convolution for systolic implementation of sinusoidal transforms.", "DBLP authors": ["Pramod Kumar Meher"], "year": 2008, "MAG papers": [{"PaperId": 2110827308, "PaperTitle": "efficient systolization of cyclic convolution for systolic implementation of sinusoidal transforms", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Resource efficient generators for the floating-point uniform and exponential distributions.", "DBLP authors": ["David B. Thomas", "Wayne Luk"], "year": 2008, "MAG papers": [{"PaperId": 2102817863, "PaperTitle": "resource efficient generators for the floating point uniform and exponential distributions", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "Low discrepancy sequences for Monte Carlo simulations on reconfigurable platforms.", "DBLP authors": ["Ishaan L. Dalal", "Deian Stefan", "Jared Harwayne-Gidansky"], "year": 2008, "MAG papers": [{"PaperId": 2122983882, "PaperTitle": "low discrepancy sequences for monte carlo simulations on reconfigurable platforms", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 59, "Affiliations": {"cooper union": 3.0}}], "source": "ES"}, {"DBLP title": "A subsampling pulsed UWB demodulator based on a flexible complex SVD.", "DBLP authors": ["Yves Vanderperren", "Wim Dehaene"], "year": 2008, "MAG papers": [{"PaperId": 2125510905, "PaperTitle": "a subsampling pulsed uwb demodulator based on a flexible complex svd", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"katholieke universiteit leuven": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamically reconfigurable regular expression matching architecture.", "DBLP authors": ["J. Divyasree", "H. Rajashekar", "Kuruvilla Varghese"], "year": 2008, "MAG papers": [{"PaperId": 2132997358, "PaperTitle": "dynamically reconfigurable regular expression matching architecture", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"indian institute of science": 3.0}}], "source": "ES"}, {"DBLP title": "An MPSoC architecture for the Multiple Target Tracking application in driver assistant system.", "DBLP authors": ["Jehangir Khan", "Sma\u00efl Niar", "Atika Rivenq", "Yassin Elhillali", "Jean-Luc Dekeyser"], "year": 2008, "MAG papers": [{"PaperId": 2140323796, "PaperTitle": "an mpsoc architecture for the multiple target tracking application in driver assistant system", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "Managing multi-core soft-error reliability through utility-driven cross domain optimization.", "DBLP authors": ["Wangyuan Zhang", "Tao Li"], "year": 2008, "MAG papers": [{"PaperId": 2158081548, "PaperTitle": "managing multi core soft error reliability through utility driven cross domain optimization", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient implementation of a phase unwrapping kernel on reconfigurable hardware.", "DBLP authors": ["Sherman Braganza", "Miriam Leeser"], "year": 2008, "MAG papers": [{"PaperId": 2164641849, "PaperTitle": "an efficient implementation of a phase unwrapping kernel on reconfigurable hardware", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"northeastern university": 2.0}}, {"PaperId": 2154604536, "PaperTitle": "an efficient implementation of a phase unwrapping kernel on reconfigurable hardware", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"northeastern university": 2.0}}], "source": "ES"}, {"DBLP title": "A parallel hardware architecture for connected component labeling based on fast label merging.", "DBLP authors": ["Holger Flatt", "Steffen Blume", "Sebastian Hesselbarth", "Torsten Sch\u00fcnemann", "Peter Pirsch"], "year": 2008, "MAG papers": [{"PaperId": 2137427429, "PaperTitle": "a parallel hardware architecture for connected component labeling based on fast label merging", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Operation shuffling over cycle boundaries for low energy L0 clustering.", "DBLP authors": ["Yuki Kobayashi", "Murali Jayapala", "Praveen Raghavan", "Francky Catthoor", "Masaharu Imai"], "year": 2008, "MAG papers": [{"PaperId": 2114953404, "PaperTitle": "operation shuffling over cycle boundaries for low energy l0 clustering", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"imec": 2.0, "osaka university": 2.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "An efficient digital circuit for implementing Sequence Alignment algorithm in an extended processor.", "DBLP authors": ["Vamsi Kundeti", "Yunsi Fei", "Sanguthevar Rajasekaran"], "year": 2008, "MAG papers": [{"PaperId": 2098283282, "PaperTitle": "an efficient digital circuit for implementing sequence alignment algorithm in an extended processor", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of connecticut": 3.0}}], "source": "ES"}, {"DBLP title": "Concurrent systolic architecture for high-throughput implementation of 3-dimensional discrete wavelet transform.", "DBLP authors": ["Basant K. Mohanty", "Pramod Kumar Meher"], "year": 2008, "MAG papers": [{"PaperId": 2106526558, "PaperTitle": "concurrent systolic architecture for high throughput implementation of 3 dimensional discrete wavelet transform", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Design space exploration of a cooperative MIMO receiver for reconfigurable architectures.", "DBLP authors": ["Shahnam Mirzaei", "Ali Irturk", "Ryan Kastner", "Brad T. Weals", "Richard E. Cagley"], "year": 2008, "MAG papers": [{"PaperId": 2113293863, "PaperTitle": "design space exploration of a cooperative mimo receiver for reconfigurable architectures", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california san diego": 2.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic holographic reconfiguration on a four-context ODRGA.", "DBLP authors": ["Mao Nakajima", "Minoru Watanabe"], "year": 2008, "MAG papers": [{"PaperId": 2104719171, "PaperTitle": "dynamic holographic reconfiguration on a four context odrga", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shizuoka university": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA-based hardware accelerator of the heat equation with applications on infrared thermography.", "DBLP authors": ["Fernando Pardo", "Paula L\u00f3pez Martinez", "Diego Cabello"], "year": 2008, "MAG papers": [{"PaperId": 2111359647, "PaperTitle": "fpga based hardware accelerator of the heat equation with applications on infrared thermography", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of santiago de compostela": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA based singular value decomposition for image processing applications.", "DBLP authors": ["Masih Rahmaty", "Mohammad S. Sadri", "Mehdi Ataei Naeini"], "year": 2008, "MAG papers": [{"PaperId": 2144579659, "PaperTitle": "fpga based singular value decomposition for image processing applications", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"isfahan university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Accelerating Nussinov RNA secondary structure prediction with systolic arrays on FPGAs.", "DBLP authors": ["Arpith C. Jacob", "Jeremy Buhler", "Roger D. Chamberlain"], "year": 2008, "MAG papers": [{"PaperId": 2137709353, "PaperTitle": "accelerating nussinov rna secondary structure prediction with systolic arrays on fpgas", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"washington university in st louis": 3.0}}], "source": "ES"}, {"DBLP title": "A multi-FPGA application-specific architecture for accelerating a floating point Fourier Integral Operator.", "DBLP authors": ["Jason Lee", "Lesley Shannon", "Matthew J. Yedlin", "Gary F. Margrave"], "year": 2008, "MAG papers": [{"PaperId": 2149757711, "PaperTitle": "a multi fpga application specific architecture for accelerating a floating point fourier integral operator", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of british columbia": 1.0, "simon fraser university": 2.0, "university of calgary": 1.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable acceleration of microphone array algorithms for speech enhancement.", "DBLP authors": ["Ka Fai Cedric Yiu", "Chun Hok Ho", "Nedelko Grbic", "Yao Lu", "Xiaoxiang Shi", "Wayne Luk"], "year": 2008, "MAG papers": [{"PaperId": 2139265215, "PaperTitle": "reconfigurable acceleration of microphone array algorithms for speech enhancement", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"hong kong polytechnic university": 2.0, "imperial college london": 2.0, "blekinge institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards.", "DBLP authors": ["Yang Sun", "Yuming Zhu", "Manish Goel", "Joseph R. Cavallaro"], "year": 2008, "MAG papers": [{"PaperId": 2154637018, "PaperTitle": "configurable and scalable high throughput turbo decoder architecture for multiple 4g wireless standards", "Year": 2008, "CitationCount": 68, "EstimatedCitation": 79, "Affiliations": {"texas instruments": 2.0, "rice university": 2.0}}], "source": "ES"}, {"DBLP title": "Architecture and VLSI realization of a high-speed programmable decoder for LDPC convolutional codes.", "DBLP authors": ["Marcos B. S. Tavares", "Steffen Kunze", "Emil Mat\u00fas", "Gerhard P. Fettweis"], "year": 2008, "MAG papers": [{"PaperId": 2125060452, "PaperTitle": "architecture and vlsi realization of a high speed programmable decoder for ldpc convolutional codes", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"vodafone": 4.0}}], "source": "ES"}, {"DBLP title": "Buffer allocation for advanced packet segmentation in Network Processors.", "DBLP authors": ["Daniel Llorente", "Kimon Karras", "Thomas Wild", "Andreas Herkersdorf"], "year": 2008, "MAG papers": [{"PaperId": 2114258034, "PaperTitle": "buffer allocation for advanced packet segmentation in network processors", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "New insights on Ling adders.", "DBLP authors": ["\u00c1lvaro V\u00e1zquez", "Elisardo Antelo"], "year": 2008, "MAG papers": [{"PaperId": 2115862568, "PaperTitle": "new insights on ling adders", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of santiago de compostela": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient method for evaluating polynomial and rational function approximations.", "DBLP authors": ["Nicolas Brisebarre", "Sylvain Chevillard", "Milos D. Ercegovac", "Jean-Michel Muller", "Serge Torres"], "year": 2008, "MAG papers": [{"PaperId": 2139724308, "PaperTitle": "an efficient method for evaluating polynomial and rational function approximations", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ecole normale superieure de lyon": 2.0, "ecole normale superieure": 2.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Integer and floating-point constant multipliers for FPGAs.", "DBLP authors": ["Nicolas Brisebarre", "Florent de Dinechin", "Jean-Michel Muller"], "year": 2008, "MAG papers": [{"PaperId": 2132916570, "PaperTitle": "integer and floating point constant multipliers for fpgas", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"ecole normale superieure de lyon": 3.0}}], "source": "ES"}, {"DBLP title": "Mapping of the AES cryptographic algorithm on a Coarse-Grain reconfigurable array processor.", "DBLP authors": ["Andres Garcia", "Mladen Berekovic", "Tom Vander Aa"], "year": 2008, "MAG papers": [{"PaperId": 2117883845, "PaperTitle": "mapping of the aes cryptographic algorithm on a coarse grain reconfigurable array processor", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"delft university of technology": 1.0, "braunschweig university of technology": 1.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "RECONNECT: A NoC for polymorphic ASICs using a low overhead single cycle router.", "DBLP authors": ["Joseph Nimmy", "C. Ramesh Reddy", "Keshavan Varadarajan", "Mythri Alle", "Alexander Fell", "S. K. Nandy", "Ranjani Narayan"], "year": 2008, "MAG papers": [{"PaperId": 2122856172, "PaperTitle": "reconnect a noc for polymorphic asics using a low overhead single cycle router", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"indian institute of science": 6.0}}], "source": "ES"}, {"DBLP title": "Loop-oriented metrics for exploring an application-specific architecture design-space.", "DBLP authors": ["Maria Mbaye", "Normand B\u00e9langer", "Yvon Savaria", "Samuel Pierre"], "year": 2008, "MAG papers": [{"PaperId": 2126308165, "PaperTitle": "loop oriented metrics for exploring an application specific architecture design space", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole polytechnique de montreal": 1.0, "ecole normale superieure": 3.0}}], "source": "ES"}, {"DBLP title": "Rapid estimation of instruction cache hit rates using loop profiling.", "DBLP authors": ["Santanu Kumar Dash", "Thambipillai Srikanthan"], "year": 2008, "MAG papers": [{"PaperId": 2113706863, "PaperTitle": "rapid estimation of instruction cache hit rates using loop profiling", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Reducing power consumption of embedded processors through register file partitioning and compiler support.", "DBLP authors": ["Xuan Guan", "Yunsi Fei"], "year": 2008, "MAG papers": [{"PaperId": 2125796904, "PaperTitle": "reducing power consumption of embedded processors through register file partitioning and compiler support", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of connecticut": 2.0}}], "source": "ES"}, {"DBLP title": "Lightweight DMA management mechanisms for multiprocessors on FPGA.", "DBLP authors": ["Antonino Tumeo", "Matteo Monchiero", "Gianluca Palermo", "Fabrizio Ferrandi", "Donatella Sciuto"], "year": 2008, "MAG papers": [{"PaperId": 2168672058, "PaperTitle": "lightweight dma management mechanisms for multiprocessors on fpga", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"hewlett packard": 1.0, "polytechnic university of milan": 3.0}}], "source": "ES"}, {"DBLP title": "Memory copies in multi-level memory systems.", "DBLP authors": ["Pepijn J. de Langen", "Ben H. H. Juurlink"], "year": 2008, "MAG papers": [{"PaperId": 2150480112, "PaperTitle": "memory copies in multi level memory systems", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Architecture of a polymorphic ASIC for interoperability across multi-mode H.264 decoders.", "DBLP authors": ["Adarsha Rao", "Mythri Alle", "S. K. Nandy", "Ranjani Narayan"], "year": 2008, "MAG papers": [{"PaperId": 2121644767, "PaperTitle": "architecture of a polymorphic asic for interoperability across multi mode h 264 decoders", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of science": 3.0}}], "source": "ES"}, {"DBLP title": "An FPGA architecture for CABAC decoding in manycore systems.", "DBLP authors": ["Roberto R. Osorio", "Javier D. Bruguera"], "year": 2008, "MAG papers": [{"PaperId": 2107068281, "PaperTitle": "an fpga architecture for cabac decoding in manycore systems", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of santiago de compostela": 2.0}}], "source": "ES"}, {"DBLP title": "Novel approach on lifting-based DWT and IDWT processor with multi-context configuration to support different wavelet filters.", "DBLP authors": ["Andre Guntoro", "Manfred Glesner"], "year": 2008, "MAG papers": [{"PaperId": 2142162222, "PaperTitle": "novel approach on lifting based dwt and idwt processor with multi context configuration to support different wavelet filters", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Throughput-scalable hybrid-pipeline architecture for multilevel lifting 2-D DWT of JPEG 2000 coder.", "DBLP authors": ["Basant K. Mohanty", "Pramod Kumar Meher"], "year": 2008, "MAG papers": [{"PaperId": 2158029605, "PaperTitle": "throughput scalable hybrid pipeline architecture for multilevel lifting 2 d dwt of jpeg 2000 coder", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}]