/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [14:0] _01_;
  wire [2:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [12:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire [9:0] celloutsig_0_37z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [23:0] celloutsig_1_14z;
  wire [15:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_5z ? in_data[119] : celloutsig_1_3z[2];
  assign celloutsig_0_11z = in_data[86] ? celloutsig_0_9z : celloutsig_0_2z;
  assign celloutsig_1_12z = ~(celloutsig_1_7z[6] & celloutsig_1_11z);
  assign celloutsig_1_18z = ~(celloutsig_1_7z[7] & celloutsig_1_17z[14]);
  assign celloutsig_0_9z = ~(celloutsig_0_6z & celloutsig_0_6z);
  assign celloutsig_0_21z = ~(celloutsig_0_9z & celloutsig_0_0z);
  assign celloutsig_0_35z = !(celloutsig_0_14z ? celloutsig_0_26z : celloutsig_0_22z);
  assign celloutsig_0_6z = !(_00_ ? celloutsig_0_2z : celloutsig_0_2z);
  assign celloutsig_0_23z = !(celloutsig_0_20z ? celloutsig_0_6z : celloutsig_0_2z);
  assign celloutsig_0_28z = !(celloutsig_0_23z ? celloutsig_0_11z : celloutsig_0_4z);
  assign celloutsig_1_9z = ~(celloutsig_1_8z[2] | in_data[134]);
  assign celloutsig_0_19z = ~(celloutsig_0_2z | celloutsig_0_18z);
  assign celloutsig_1_13z = ~celloutsig_1_0z;
  assign celloutsig_1_11z = celloutsig_1_7z[0] | celloutsig_1_10z;
  assign celloutsig_0_14z = celloutsig_0_9z | celloutsig_0_5z;
  assign celloutsig_0_27z = celloutsig_0_11z | celloutsig_0_10z;
  assign celloutsig_0_4z = ~(celloutsig_0_2z ^ _00_);
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 15'h0000;
    else _01_ <= { in_data[62:60], celloutsig_0_2z, celloutsig_0_32z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_8z };
  reg [2:0] _21_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _21_ <= 3'h0;
    else _21_ <= { in_data[56], celloutsig_0_0z, celloutsig_0_1z };
  assign { _00_, _02_[1:0] } = _21_;
  assign celloutsig_0_15z = { in_data[65:62], celloutsig_0_1z, celloutsig_0_6z } == { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_8z = { celloutsig_0_7z[2], celloutsig_0_2z, _00_, _02_[1:0], celloutsig_0_6z } === { in_data[90:88], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_10z = in_data[41:39] > in_data[35:33];
  assign celloutsig_1_4z = ! { celloutsig_1_3z[3:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = ! in_data[110:96];
  assign celloutsig_0_41z = { celloutsig_0_15z, celloutsig_0_30z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_32z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_20z } || { _01_[6], _00_, _02_[1:0], celloutsig_0_11z, celloutsig_0_37z, celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_30z };
  assign celloutsig_1_19z = { celloutsig_1_7z[7:6], celloutsig_1_14z, celloutsig_1_12z } < { celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_0_0z = in_data[34:31] != in_data[21:18];
  assign celloutsig_0_42z = { _00_, _02_[1:0], celloutsig_0_18z, celloutsig_0_22z } != { celloutsig_0_7z, celloutsig_0_21z };
  assign celloutsig_0_37z = - { celloutsig_0_24z[7:4], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_35z };
  assign celloutsig_1_2z = - in_data[177:167];
  assign celloutsig_1_7z = - in_data[159:150];
  assign celloutsig_0_7z = ~ { in_data[73], _00_, _02_[1:0] };
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z } | { in_data[134:126], celloutsig_1_5z };
  assign celloutsig_0_24z = { celloutsig_0_16z[4], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_5z } | { celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_2z = & in_data[45:23];
  assign celloutsig_0_30z = & { celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_0z = | in_data[158:150];
  assign celloutsig_1_10z = | in_data[115:109];
  assign celloutsig_0_26z = | { celloutsig_0_16z[1:0], celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_1z = ~^ { in_data[42:38], celloutsig_0_0z };
  assign celloutsig_0_13z = ~^ { in_data[44:42], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_22z = ^ { _02_[1:0], celloutsig_0_6z, celloutsig_0_18z };
  assign celloutsig_1_1z = { in_data[132:131], celloutsig_1_0z } >>> { in_data[127], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_2z[9:1], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_13z } >>> { in_data[117:97], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_0_16z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_1z } >>> { _02_[0], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_32z = in_data[15:13] >>> { celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_30z };
  assign celloutsig_1_3z = celloutsig_1_2z[3:0] ~^ { celloutsig_1_2z[2:0], celloutsig_1_0z };
  assign celloutsig_1_17z = { in_data[133:120], celloutsig_1_11z, celloutsig_1_9z } ~^ in_data[131:116];
  assign celloutsig_0_12z = ~((celloutsig_0_6z & celloutsig_0_2z) | in_data[21]);
  assign celloutsig_0_5z = ~((_00_ & celloutsig_0_1z) | (celloutsig_0_2z & celloutsig_0_4z));
  assign celloutsig_0_20z = ~((celloutsig_0_16z[2] & celloutsig_0_1z) | (celloutsig_0_0z & celloutsig_0_13z));
  assign _02_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
