

================================================================
== Vivado HLS Report for 'get_max_from_channel'
================================================================
* Date:           Wed Mar 18 11:35:39 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.609 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    58142|    58142| 2.907 ms | 2.907 ms |  58143|  58143| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +------------------------+-----------------------+---------+---------+----------+----------+-------+-------+---------+
        |                        |                       |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |        Instance        |         Module        |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +------------------------+-----------------------+---------+---------+----------+----------+-------+-------+---------+
        |minMaxLoc435_U0         |minMaxLoc435           |    58142|    58142| 2.907 ms | 2.907 ms |  58142|  58142|   none  |
        |minMaxLoc436_U0         |minMaxLoc436           |    58142|    58142| 2.907 ms | 2.907 ms |  58142|  58142|   none  |
        |minMaxLoc_U0            |minMaxLoc              |    58142|    58142| 2.907 ms | 2.907 ms |  58142|  58142|   none  |
        |p_prop_ret_max_b_dc_U0  |p_prop_ret_max_b_dc_s  |        0|        0|   0 ns   |   0 ns   |      0|      0|   none  |
        |p_prop_ret_max_g_dc_U0  |p_prop_ret_max_g_dc_s  |        0|        0|   0 ns   |   0 ns   |      0|      0|   none  |
        |p_prop_ret_max_r_dc_U0  |p_prop_ret_max_r_dc_s  |        0|        0|   0 ns   |   0 ns   |      0|      0|   none  |
        +------------------------+-----------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     50|    -|
|FIFO             |        0|      -|      15|    132|    -|
|Instance         |        -|      -|     306|    909|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     54|    -|
|Register         |        -|      -|       9|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     330|   1145|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-----------------------+---------+-------+-----+-----+-----+
    |        Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------+-----------------------+---------+-------+-----+-----+-----+
    |minMaxLoc_U0            |minMaxLoc              |        0|      0|  100|  283|    0|
    |minMaxLoc435_U0         |minMaxLoc435           |        0|      0|  100|  283|    0|
    |minMaxLoc436_U0         |minMaxLoc436           |        0|      0|  100|  283|    0|
    |p_prop_ret_max_b_dc_U0  |p_prop_ret_max_b_dc_s  |        0|      0|    2|   20|    0|
    |p_prop_ret_max_g_dc_U0  |p_prop_ret_max_g_dc_s  |        0|      0|    2|   20|    0|
    |p_prop_ret_max_r_dc_U0  |p_prop_ret_max_r_dc_s  |        0|      0|    2|   20|    0|
    +------------------------+-----------------------+---------+-------+-----+-----+-----+
    |Total                   |                       |        0|      0|  306|  909|    0|
    +------------------------+-----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+---+----+-----+------+-----+---------+
    |        Name        | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+---+----+-----+------+-----+---------+
    |max_b_dc_channel_U  |        0|  5|   0|    -|     2|   32|       64|
    |max_g_dc_channel_U  |        0|  5|   0|    -|     2|   32|       64|
    |max_r_dc_channel_U  |        0|  5|   0|    -|     2|   32|       64|
    +--------------------+---------+---+----+-----+------+-----+---------+
    |Total               |        0| 15|   0|    0|     6|   96|      192|
    +--------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |minMaxLoc435_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |minMaxLoc436_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |minMaxLoc_U0_ap_ready_count       |     +    |      0|  0|  10|           2|           1|
    |ap_idle                           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_continue                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                      |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                     |    and   |      0|  0|   2|           1|           1|
    |minMaxLoc435_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |minMaxLoc436_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |minMaxLoc_U0_ap_start             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_minMaxLoc435_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_minMaxLoc436_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_minMaxLoc_U0_ap_ready     |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  50|          16|          13|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_minMaxLoc435_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_minMaxLoc436_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_minMaxLoc_U0_ap_ready     |   9|          2|    1|          2|
    |minMaxLoc435_U0_ap_ready_count        |   9|          2|    2|          4|
    |minMaxLoc436_U0_ap_ready_count        |   9|          2|    2|          4|
    |minMaxLoc_U0_ap_ready_count           |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|    9|         18|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_minMaxLoc435_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_minMaxLoc436_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_minMaxLoc_U0_ap_ready     |  1|   0|    1|          0|
    |minMaxLoc435_U0_ap_ready_count        |  2|   0|    2|          0|
    |minMaxLoc436_U0_ap_ready_count        |  2|   0|    2|          0|
    |minMaxLoc_U0_ap_ready_count           |  2|   0|    2|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 |  9|   0|    9|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|r_channel_data_V_dout     |  in |    8|   ap_fifo  |   r_channel_data_V   |    pointer   |
|r_channel_data_V_empty_n  |  in |    1|   ap_fifo  |   r_channel_data_V   |    pointer   |
|r_channel_data_V_read     | out |    1|   ap_fifo  |   r_channel_data_V   |    pointer   |
|g_channel_data_V_dout     |  in |    8|   ap_fifo  |   g_channel_data_V   |    pointer   |
|g_channel_data_V_empty_n  |  in |    1|   ap_fifo  |   g_channel_data_V   |    pointer   |
|g_channel_data_V_read     | out |    1|   ap_fifo  |   g_channel_data_V   |    pointer   |
|b_channel_data_V_dout     |  in |    8|   ap_fifo  |   b_channel_data_V   |    pointer   |
|b_channel_data_V_empty_n  |  in |    1|   ap_fifo  |   b_channel_data_V   |    pointer   |
|b_channel_data_V_read     | out |    1|   ap_fifo  |   b_channel_data_V   |    pointer   |
|max_r_out_din             | out |   32|   ap_fifo  |       max_r_out      |    pointer   |
|max_r_out_full_n          |  in |    1|   ap_fifo  |       max_r_out      |    pointer   |
|max_r_out_write           | out |    1|   ap_fifo  |       max_r_out      |    pointer   |
|max_g_out_din             | out |   32|   ap_fifo  |       max_g_out      |    pointer   |
|max_g_out_full_n          |  in |    1|   ap_fifo  |       max_g_out      |    pointer   |
|max_g_out_write           | out |    1|   ap_fifo  |       max_g_out      |    pointer   |
|max_b_out_din             | out |   32|   ap_fifo  |       max_b_out      |    pointer   |
|max_b_out_full_n          |  in |    1|   ap_fifo  |       max_b_out      |    pointer   |
|max_b_out_write           | out |    1|   ap_fifo  |       max_b_out      |    pointer   |
|ap_clk                    |  in |    1| ap_ctrl_hs | get_max_from_channel | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | get_max_from_channel | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | get_max_from_channel | return value |
|ap_done                   | out |    1| ap_ctrl_hs | get_max_from_channel | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | get_max_from_channel | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | get_max_from_channel | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | get_max_from_channel | return value |
+--------------------------+-----+-----+------------+----------------------+--------------+

