{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571861284579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571861284589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 15:08:04 2019 " "Processing started: Wed Oct 23 15:08:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571861284589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861284589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861284589 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1571861285738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reggeneral.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL " "Found entity 1: SC_RegGENERAL" {  } { { "rtl/SC_RegGENERAL.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/SC_RegGENERAL.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571861309466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regfixed.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regfixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegFIXED " "Found entity 1: SC_RegFIXED" {  } { { "rtl/SC_RegFIXED.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/SC_RegFIXED.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571861309466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_muxx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_muxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUXX " "Found entity 1: CC_MUXX" {  } { { "rtl/CC_MUXX.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_MUXX.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571861309466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_DECODER " "Found entity 1: CC_DECODER" {  } { { "rtl/CC_DECODER.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_DECODER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571861309475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_ALU " "Found entity 1: CC_ALU" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571861309475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571861309475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "rtl/CONTROL.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571861309485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/main_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/main_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_MEMORY " "Found entity 1: MAIN_MEMORY" {  } { { "rtl/MAIN_MEMORY.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MAIN_MEMORY.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571861309485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "rtl/DATAPATH.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571861309495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/microcode_store.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/microcode_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 MICROCODE_STORE " "Found entity 1: MICROCODE_STORE" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571861309495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/branch_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/branch_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRANCH_LOGIC " "Found entity 1: BRANCH_LOGIC" {  } { { "rtl/BRANCH_LOGIC.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/BRANCH_LOGIC.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571861309505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/address_incrementer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/address_incrementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDRESS_INCREMENTER " "Found entity 1: ADDRESS_INCREMENTER" {  } { { "rtl/ADDRESS_INCREMENTER.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/ADDRESS_INCREMENTER.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571861309505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/csaddress.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/csaddress.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSADDRESS " "Found entity 1: CSADDRESS" {  } { { "rtl/CSADDRESS.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CSADDRESS.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571861309505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/psr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/psr.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSR " "Found entity 1: PSR" {  } { { "rtl/PSR.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/PSR.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571861309515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_muxx_load.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_muxx_load.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUXX_LOAD " "Found entity 1: CC_MUXX_LOAD" {  } { { "rtl/CC_MUXX_LOAD.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_MUXX_LOAD.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571861309515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_muxx_externo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_muxx_externo.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUXX_EXTERNO " "Found entity 1: CC_MUXX_EXTERNO" {  } { { "rtl/CC_MUXX_EXTERNO.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_MUXX_EXTERNO.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571861309515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reggeneral_ir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral_ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL_IR " "Found entity 1: SC_RegGENERAL_IR" {  } { { "rtl/SC_RegGENERAL_IR.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/SC_RegGENERAL_IR.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571861309525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309525 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "DATAPATH DATAPATH.v(48) " "Verilog HDL Parameter Declaration warning at DATAPATH.v(48): Parameter Declaration in module \"DATAPATH\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/DATAPATH.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1571861309525 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "DATAPATH DATAPATH.v(49) " "Verilog HDL Parameter Declaration warning at DATAPATH.v(49): Parameter Declaration in module \"DATAPATH\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/DATAPATH.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1571861309525 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CONTROL CONTROL.v(45) " "Verilog HDL Parameter Declaration warning at CONTROL.v(45): Parameter Declaration in module \"CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CONTROL.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1571861309525 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CONTROL CONTROL.v(46) " "Verilog HDL Parameter Declaration warning at CONTROL.v(46): Parameter Declaration in module \"CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CONTROL.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1571861309525 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CONTROL CONTROL.v(47) " "Verilog HDL Parameter Declaration warning at CONTROL.v(47): Parameter Declaration in module \"CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CONTROL.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1571861309525 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CONTROL CONTROL.v(48) " "Verilog HDL Parameter Declaration warning at CONTROL.v(48): Parameter Declaration in module \"CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CONTROL.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1571861309525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571861309605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:DATAPATH_u0 " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:DATAPATH_u0\"" {  } { { "BB_SYSTEM.v" "DATAPATH_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571861309605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_ALU DATAPATH:DATAPATH_u0\|CC_ALU:CC_ALU_u0 " "Elaborating entity \"CC_ALU\" for hierarchy \"DATAPATH:DATAPATH_u0\|CC_ALU:CC_ALU_u0\"" {  } { { "rtl/DATAPATH.v" "CC_ALU_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571861309685 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addition0 CC_ALU.v(51) " "Verilog HDL or VHDL warning at CC_ALU.v(51): object \"addition0\" assigned a value but never read" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571861309695 "|BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addition1 CC_ALU.v(52) " "Verilog HDL or VHDL warning at CC_ALU.v(52): object \"addition1\" assigned a value but never read" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571861309695 "|BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CC_ALU_General_SetCode CC_ALU.v(61) " "Verilog HDL Always Construct warning at CC_ALU.v(61): inferring latch(es) for variable \"CC_ALU_General_SetCode\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571861309695 "|BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_ALU_General_SetCode CC_ALU.v(61) " "Inferred latch for \"CC_ALU_General_SetCode\" at CC_ALU.v(61)" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861309695 "|BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUXX DATAPATH:DATAPATH_u0\|CC_MUXX:CC_MUXX_ABUS " "Elaborating entity \"CC_MUXX\" for hierarchy \"DATAPATH:DATAPATH_u0\|CC_MUXX:CC_MUXX_ABUS\"" {  } { { "rtl/DATAPATH.v" "CC_MUXX_ABUS" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571861309695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUXX_LOAD DATAPATH:DATAPATH_u0\|CC_MUXX_LOAD:CC_MUXX_LOAD_CBUSMUX " "Elaborating entity \"CC_MUXX_LOAD\" for hierarchy \"DATAPATH:DATAPATH_u0\|CC_MUXX_LOAD:CC_MUXX_LOAD_CBUSMUX\"" {  } { { "rtl/DATAPATH.v" "CC_MUXX_LOAD_CBUSMUX" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571861309705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUXX_EXTERNO DATAPATH:DATAPATH_u0\|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_AMUX " "Elaborating entity \"CC_MUXX_EXTERNO\" for hierarchy \"DATAPATH:DATAPATH_u0\|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_AMUX\"" {  } { { "rtl/DATAPATH.v" "CC_MUXX_EXTERNO_AMUX" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571861309705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegFIXED DATAPATH:DATAPATH_u0\|SC_RegFIXED:SC_RegFIXED_R0 " "Elaborating entity \"SC_RegFIXED\" for hierarchy \"DATAPATH:DATAPATH_u0\|SC_RegFIXED:SC_RegFIXED_R0\"" {  } { { "rtl/DATAPATH.v" "SC_RegFIXED_R0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571861309715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegFIXED DATAPATH:DATAPATH_u0\|SC_RegFIXED:SC_RegFIXED_R1 " "Elaborating entity \"SC_RegFIXED\" for hierarchy \"DATAPATH:DATAPATH_u0\|SC_RegFIXED:SC_RegFIXED_R1\"" {  } { { "rtl/DATAPATH.v" "SC_RegFIXED_R1" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571861309725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegGENERAL DATAPATH:DATAPATH_u0\|SC_RegGENERAL:SC_RegGENERAL_PC " "Elaborating entity \"SC_RegGENERAL\" for hierarchy \"DATAPATH:DATAPATH_u0\|SC_RegGENERAL:SC_RegGENERAL_PC\"" {  } { { "rtl/DATAPATH.v" "SC_RegGENERAL_PC" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571861309725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegGENERAL_IR DATAPATH:DATAPATH_u0\|SC_RegGENERAL_IR:SC_RegGENERAL_IR_u0 " "Elaborating entity \"SC_RegGENERAL_IR\" for hierarchy \"DATAPATH:DATAPATH_u0\|SC_RegGENERAL_IR:SC_RegGENERAL_IR_u0\"" {  } { { "rtl/DATAPATH.v" "SC_RegGENERAL_IR_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571861309735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:CONTROL_u0 " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:CONTROL_u0\"" {  } { { "BB_SYSTEM.v" "CONTROL_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571861309745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MICROCODE_STORE CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0 " "Elaborating entity \"MICROCODE_STORE\" for hierarchy \"CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\"" {  } { { "rtl/CONTROL.v" "MICROCODE_STORE_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571861309745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRANCH_LOGIC CONTROL:CONTROL_u0\|BRANCH_LOGIC:BRANCH_LOGIC_u0 " "Elaborating entity \"BRANCH_LOGIC\" for hierarchy \"CONTROL:CONTROL_u0\|BRANCH_LOGIC:BRANCH_LOGIC_u0\"" {  } { { "rtl/CONTROL.v" "BRANCH_LOGIC_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571861309745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 BRANCH_LOGIC.v(81) " "Verilog HDL assignment warning at BRANCH_LOGIC.v(81): truncated value with size 3 to match size of target (2)" {  } { { "rtl/BRANCH_LOGIC.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/BRANCH_LOGIC.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571861309756 "|BB_SYSTEM|CONTROL:CONTROL_u0|BRANCH_LOGIC:BRANCH_LOGIC_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRESS_INCREMENTER CONTROL:CONTROL_u0\|ADDRESS_INCREMENTER:ADDRESS_INCREMENTER_u0 " "Elaborating entity \"ADDRESS_INCREMENTER\" for hierarchy \"CONTROL:CONTROL_u0\|ADDRESS_INCREMENTER:ADDRESS_INCREMENTER_u0\"" {  } { { "rtl/CONTROL.v" "ADDRESS_INCREMENTER_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571861309756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSADDRESS CONTROL:CONTROL_u0\|CSADDRESS:CSADDRESS_u0 " "Elaborating entity \"CSADDRESS\" for hierarchy \"CONTROL:CONTROL_u0\|CSADDRESS:CSADDRESS_u0\"" {  } { { "rtl/CONTROL.v" "CSADDRESS_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571861309756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSR CONTROL:CONTROL_u0\|PSR:PSR_u0 " "Elaborating entity \"PSR\" for hierarchy \"CONTROL:CONTROL_u0\|PSR:PSR_u0\"" {  } { { "rtl/CONTROL.v" "PSR_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571861309765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_MEMORY MAIN_MEMORY:MAIN_MEMORY_u0 " "Elaborating entity \"MAIN_MEMORY\" for hierarchy \"MAIN_MEMORY:MAIN_MEMORY_u0\"" {  } { { "BB_SYSTEM.v" "MAIN_MEMORY_u0" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571861309765 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "MAIN_MEMORY.v(62) " "Verilog HDL Case Statement warning at MAIN_MEMORY.v(62): can't check case statement for completeness because the case expression has too many possible states" {  } { { "rtl/MAIN_MEMORY.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MAIN_MEMORY.v" 62 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571861309776 "|BB_SYSTEM|MAIN_MEMORY:MAIN_MEMORY_u0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[31\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[31\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[31\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[30\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[30\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[30\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[29\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[29\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[29\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[28\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[28\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[28\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[27\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[27\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[27\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[26\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[26\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[26\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[25\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[25\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[25\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[24\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[24\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[24\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[23\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[23\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[23\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[22\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[22\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[22\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[21\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[21\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[21\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[20\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[20\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[20\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[19\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[19\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[19\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[18\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[18\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[18\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[17\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[17\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[17\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[16\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[16\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[16\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[15\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[15\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[15\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[14\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[14\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[14\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[13\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[13\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[12\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[12\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[11\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[11\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[11\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[10\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[10\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[10\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[9\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[9\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[9\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[8\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[8\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[8\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[7\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[7\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[7\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[6\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[6\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[6\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[5\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RDestino\[5\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RDestino\[5\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 89 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[31\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[31\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[31\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[30\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[30\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[30\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[29\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[29\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[29\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[28\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[28\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[28\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[27\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[27\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[27\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[26\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[26\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[26\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[25\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[25\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[25\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[24\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[24\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[24\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[23\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[23\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[23\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[22\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[22\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[22\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[21\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[21\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[21\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[20\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[20\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[20\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[19\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[19\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[19\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[18\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[18\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[18\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[17\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[17\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[17\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[16\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[16\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[16\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[15\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[15\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[15\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[14\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[14\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[14\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[13\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[13\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[12\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[12\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[11\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[11\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[11\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[10\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[10\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[10\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[9\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[9\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[9\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[8\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[8\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[8\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[7\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[7\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[7\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[6\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[6\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[6\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[5\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS1\[5\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS1\[5\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[31\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[31\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[31\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[30\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[30\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[30\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[29\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[29\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[29\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[28\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[28\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[28\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[27\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[27\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[27\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[26\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[26\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[26\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[25\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[25\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[25\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[24\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[24\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[24\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[23\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[23\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[23\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[22\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[22\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[22\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[21\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[21\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[21\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[20\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[20\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[20\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[19\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[19\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[19\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[18\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[18\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[18\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[17\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[17\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[17\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[16\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[16\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[16\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[15\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[15\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[15\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[14\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[14\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[14\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[13\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[13\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[12\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[12\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[11\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[11\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[11\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[10\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[10\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[10\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[9\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[9\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[9\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[8\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[8\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[8\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[7\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[7\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[7\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[6\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[6\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[6\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[5\] " "Net \"DATAPATH:DATAPATH_u0\|SCRATCHPAD_RS2\[5\]\" is missing source, defaulting to GND" {  } { { "rtl/DATAPATH.v" "SCRATCHPAD_RS2\[5\]" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571861310025 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571861310025 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571861313176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:DATAPATH_u0\|CC_ALU:CC_ALU_u0\|CC_ALU_General_SetCode " "Latch DATAPATH:DATAPATH_u0\|CC_ALU:CC_ALU_u0\|CC_ALU_General_SetCode has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[17\] " "Ports D and ENA on the latch are fed by the same signal CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[17\]" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571861313206 ""}  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571861313206 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571861315147 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571861318457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571861318457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1523 " "Implemented 1523 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571861318697 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571861318697 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1489 " "Implemented 1489 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571861318697 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571861318697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571861318797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 15:08:38 2019 " "Processing ended: Wed Oct 23 15:08:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571861318797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571861318797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571861318797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571861318797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1571861321280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571861321290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 15:08:40 2019 " "Processing started: Wed Oct 23 15:08:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571861321290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1571861321290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1571861321290 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1571861321550 ""}
{ "Info" "0" "" "Project  = BB_SYSTEM" {  } {  } 0 0 "Project  = BB_SYSTEM" 0 0 "Fitter" 0 0 1571861321550 ""}
{ "Info" "0" "" "Revision = BB_SYSTEM" {  } {  } 0 0 "Revision = BB_SYSTEM" 0 0 "Fitter" 0 0 1571861321550 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1571861321700 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BB_SYSTEM EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"BB_SYSTEM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1571861321730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571861321870 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571861321870 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571861322160 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1571861322170 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571861322520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571861322520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571861322520 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1571861322520 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 1902 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571861322530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 1904 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571861322530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 1906 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571861322530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 1908 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571861322530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 1910 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571861322530 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1571861322530 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1571861322540 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 34 " "No exact pin location assignment(s) for 26 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1571861323610 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1571861324090 ""}
{ "Info" "ISTA_SDC_FOUND" "BB_SYSTEM.SDC " "Reading SDC File: 'BB_SYSTEM.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1571861324090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BB_SYSTEM.sdc 9 CLOCK_50 port " "Ignored filter at BB_SYSTEM.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1571861324100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock BB_SYSTEM.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at BB_SYSTEM.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50\] " "create_clock -period 20 \[get_ports CLOCK_50\]" {  } { { "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1571861324100 ""}  } { { "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1571861324100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1571861324100 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1571861324100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1571861324120 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1571861324130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571861324370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[15\] " "Destination node CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[15\]" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 127 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571861324370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[16\] " "Destination node CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[16\]" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 126 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571861324370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[17\] " "Destination node CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[17\]" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 125 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571861324370 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1571861324370 ""}  } { { "BB_SYSTEM.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 1896 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571861324370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node RESET~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571861324370 ""}  } { { "BB_SYSTEM.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 1897 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571861324370 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1571861324860 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571861324860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571861324860 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571861324870 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571861324870 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1571861324880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1571861324880 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1571861324880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1571861324890 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1571861324890 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1571861324890 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 0 24 0 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1571861324900 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1571861324900 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1571861324900 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571861324900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 14 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571861324900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571861324900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571861324900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571861324900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571861324900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 20 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571861324900 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571861324900 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1571861324900 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1571861324900 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_CLOCK_50 " "Node \"BB_SYSTEM_CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1571861325010 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_RESET_InHigh " "Node \"BB_SYSTEM_RESET_InHigh\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_RESET_InHigh" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1571861325010 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1571861325010 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571861325010 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1571861325020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1571861327008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571861327658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571861327698 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571861336543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571861336543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571861337243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1571861341295 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571861341295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1571861388516 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571861388516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:50 " "Fitter routing operations ending: elapsed time is 00:00:50" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571861388526 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.93 " "Total time spent on timing analysis during the Fitter is 3.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1571861388806 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571861388846 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571861389366 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571861389366 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571861389926 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571861391226 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1571861391868 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 2.5 V E1 " "Pin CLOCK uses I/O standard 2.5 V at E1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "BB_SYSTEM.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 67 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571861391888 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 2.5 V M2 " "Pin RESET uses I/O standard 2.5 V at M2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "BB_SYSTEM.v" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 68 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571861391888 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1571861391888 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.fit.smsg " "Generated suppressed messages file C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1571861392049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5581 " "Peak virtual memory: 5581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571861393238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 15:09:53 2019 " "Processing ended: Wed Oct 23 15:09:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571861393238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571861393238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571861393238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571861393238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1571861395207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571861395227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 15:09:54 2019 " "Processing started: Wed Oct 23 15:09:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571861395227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1571861395227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1571861395227 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1571861397299 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1571861397369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571861397639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 15:09:57 2019 " "Processing ended: Wed Oct 23 15:09:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571861397639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571861397639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571861397639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1571861397639 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1571861398368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1571861399678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571861399698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 15:09:58 2019 " "Processing started: Wed Oct 23 15:09:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571861399698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861399698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BB_SYSTEM -c BB_SYSTEM " "Command: quartus_sta BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861399698 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1571861400118 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861400538 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861400698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861400698 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861401328 ""}
{ "Info" "ISTA_SDC_FOUND" "BB_SYSTEM.SDC " "Reading SDC File: 'BB_SYSTEM.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861401458 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BB_SYSTEM.sdc 9 CLOCK_50 port " "Ignored filter at BB_SYSTEM.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861401478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock BB_SYSTEM.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at BB_SYSTEM.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50\] " "create_clock -period 20 \[get_ports CLOCK_50\]" {  } { { "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1571861401478 ""}  } { { "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" "" { Text "C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861401478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861401478 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861401488 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571861401488 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\] CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\] " "create_clock -period 1.000 -name CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\] CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571861401488 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861401488 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861401528 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1571861401538 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1571861401568 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1571861402428 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861402428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.408 " "Worst-case setup slack is -11.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861402428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861402428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.408           -4891.920 CLOCK  " "  -11.408           -4891.920 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861402428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.560              -2.560 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\]  " "   -2.560              -2.560 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861402428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861402428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861402468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861402468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\]  " "    0.160               0.000 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861402468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.951               0.000 CLOCK  " "    0.951               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861402468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861402468 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861402478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861402498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861402508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861402508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -491.000 CLOCK  " "   -3.000            -491.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861402508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\]  " "    0.366               0.000 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861402508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861402508 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1571861402748 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861402788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861403559 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861403829 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1571861403909 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861403909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.265 " "Worst-case setup slack is -10.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861403919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861403919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.265           -4377.184 CLOCK  " "  -10.265           -4377.184 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861403919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.280              -2.280 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\]  " "   -2.280              -2.280 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861403919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861403919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861403959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861403959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\]  " "    0.148               0.000 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861403959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.838               0.000 CLOCK  " "    0.838               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861403959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861403959 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861403969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861403979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861403989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861403989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -491.000 CLOCK  " "   -3.000            -491.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861403989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\]  " "    0.408               0.000 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861403989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861403989 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1571861404372 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861404656 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1571861404690 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861404690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.758 " "Worst-case setup slack is -6.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861404711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861404711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.758           -2889.915 CLOCK  " "   -6.758           -2889.915 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861404711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.261              -1.261 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\]  " "   -1.261              -1.261 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861404711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861404711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.091 " "Worst-case hold slack is 0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861404755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861404755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\]  " "    0.091               0.000 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861404755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 CLOCK  " "    0.455               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861404755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861404755 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861404775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861404788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861404804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861404804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -527.687 CLOCK  " "   -3.000            -527.687 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861404804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\]  " "    0.397               0.000 CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\|OUT_Register\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571861404804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861404804 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861405927 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861405927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571861406107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 15:10:06 2019 " "Processing ended: Wed Oct 23 15:10:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571861406107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571861406107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571861406107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861406107 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1571861408181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571861408201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 15:10:07 2019 " "Processing started: Wed Oct 23 15:10:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571861408201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1571861408201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1571861408201 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_85c_slow.vo C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_85c_slow.vo in folder \"C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571861409961 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_0c_slow.vo C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_0c_slow.vo in folder \"C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571861410260 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_min_1200mv_0c_fast.vo C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_min_1200mv_0c_fast.vo in folder \"C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571861410591 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM.vo C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/simulation/modelsim/ simulation " "Generated file BB_SYSTEM.vo in folder \"C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571861410900 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_85c_v_slow.sdo C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571861411140 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_0c_v_slow.sdo C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571861411370 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_min_1200mv_0c_v_fast.sdo C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571861411620 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_v.sdo C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_v.sdo in folder \"C:/Users/INTEL/Desktop/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571861411851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571861411951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 15:10:11 2019 " "Processing ended: Wed Oct 23 15:10:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571861411951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571861411951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571861411951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1571861411951 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 113 s " "Quartus Prime Full Compilation was successful. 0 errors, 113 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1571861412750 ""}
