INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:38:21 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 buffer29/dataReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            buffer60/fifo/Memory_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 0.914ns (14.964%)  route 5.194ns (85.036%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2470, unset)         0.508     0.508    buffer29/clk
                         FDRE                                         r  buffer29/dataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer29/dataReg_reg[4]/Q
                         net (fo=3, unplaced)         0.406     1.140    buffer29/control/Memory_reg[0][5][4]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.265 r  buffer29/control/Memory[1][4]_i_2__2/O
                         net (fo=7, unplaced)         0.740     2.005    buffer29/control/buffer29_outs[1]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.048 f  buffer29/control/Memory[0][4]_i_2__6/O
                         net (fo=4, unplaced)         0.358     2.406    buffer29/control/addi13_result[4]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.449 r  buffer29/control/Memory[0][0]_i_2__35/O
                         net (fo=34, unplaced)        0.317     2.766    buffer69/fifo/Memory_reg[0][0]_2
                         LUT6 (Prop_lut6_I4_O)        0.043     2.809 r  buffer69/fifo/transmitValue_i_3__41/O
                         net (fo=16, unplaced)        0.298     3.107    buffer72/control/transmitValue_reg_14
                         LUT6 (Prop_lut6_I2_O)        0.043     3.150 r  buffer72/control/fullReg_i_3__21/O
                         net (fo=20, unplaced)        0.304     3.454    control_merge5/fork_valid/generateBlocks[1].regblock/transmitValue_reg_9
                         LUT3 (Prop_lut3_I1_O)        0.047     3.501 r  control_merge5/fork_valid/generateBlocks[1].regblock/transmitValue_i_3__40/O
                         net (fo=3, unplaced)         0.262     3.763    control_merge5/tehb/control/Empty_i_2__24
                         LUT6 (Prop_lut6_I5_O)        0.043     3.806 r  control_merge5/tehb/control/transmitValue_i_7__3/O
                         net (fo=3, unplaced)         0.395     4.201    buffer69/fifo/Empty_reg_3
                         LUT6 (Prop_lut6_I1_O)        0.043     4.244 r  buffer69/fifo/Empty_i_2__24/O
                         net (fo=4, unplaced)         0.268     4.512    fork27/control/generateBlocks[7].regblock/transmitValue_reg_2
                         LUT3 (Prop_lut3_I1_O)        0.043     4.555 r  fork27/control/generateBlocks[7].regblock/transmitValue_i_2__6/O
                         net (fo=4, unplaced)         0.401     4.956    fork27/control/generateBlocks[7].regblock/transmitValue_reg_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     4.999 r  fork27/control/generateBlocks[7].regblock/transmitValue_i_19/O
                         net (fo=1, unplaced)         0.244     5.243    buffer67/control/fullReg_i_6_1
                         LUT6 (Prop_lut6_I4_O)        0.043     5.286 f  buffer67/control/transmitValue_i_12__0/O
                         net (fo=2, unplaced)         0.255     5.541    fork25/control/generateBlocks[2].regblock/transmitValue_i_3__1_1
                         LUT6 (Prop_lut6_I5_O)        0.043     5.584 r  fork25/control/generateBlocks[2].regblock/transmitValue_i_5__1/O
                         net (fo=1, unplaced)         0.377     5.961    fork25/control/generateBlocks[1].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I3_O)        0.043     6.004 r  fork25/control/generateBlocks[1].regblock/transmitValue_i_3__1/O
                         net (fo=14, unplaced)        0.295     6.299    buffer60/fifo/anyBlockStop
                         LUT4 (Prop_lut4_I2_O)        0.043     6.342 r  buffer60/fifo/Memory[0][5]_i_1__6/O
                         net (fo=5, unplaced)         0.274     6.616    buffer60/fifo/WriteEn3_out
                         FDRE                                         r  buffer60/fifo/Memory_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=2470, unset)         0.483     9.683    buffer60/fifo/clk
                         FDRE                                         r  buffer60/fifo/Memory_reg[0][1]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     9.455    buffer60/fifo/Memory_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                  2.839    




