

================================================================
== Vitis HLS Report for 'word_width_Pipeline_WRITE'
================================================================
* Date:           Wed Jun  5 00:33:03 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m3
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   409603|   409603|  4.096 ms|  4.096 ms|  409603|  409603|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- WRITE   |   409601|   409601|         3|          1|          1|  409600|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      586|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      539|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      539|      640|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln27_fu_136_p2         |         +|   0|  0|   26|          19|           1|
    |add_ln70_1_fu_197_p2       |         +|   0|  0|   19|           8|           8|
    |add_ln70_fu_191_p2         |         +|   0|  0|   19|           8|           8|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln25_fu_130_p2        |      icmp|   0|  0|   14|          19|          18|
    |icmp_ln27_fu_151_p2        |      icmp|   0|  0|   10|           6|           2|
    |select_ln27_fu_234_p3      |    select|   0|  0|  492|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  586|          64|          42|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx     |   9|          2|   19|         38|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |i_fu_82                  |   9|          2|   19|         38|
    |phi_ln27_fu_78           |   9|          2|  504|       1008|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  545|       1090|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln70_1_reg_285                |    8|   0|    8|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_fu_82                           |   19|   0|   19|          0|
    |icmp_ln25_reg_266                 |    1|   0|    1|          0|
    |icmp_ln27_reg_275                 |    1|   0|    1|          0|
    |icmp_ln27_reg_275_pp0_iter1_reg   |    1|   0|    1|          0|
    |phi_ln27_fu_78                    |  504|   0|  504|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  539|   0|  539|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|            word_width_Pipeline_WRITE|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|            word_width_Pipeline_WRITE|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|            word_width_Pipeline_WRITE|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|            word_width_Pipeline_WRITE|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|            word_width_Pipeline_WRITE|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|            word_width_Pipeline_WRITE|  return value|
|m_axi_gmem_AWVALID                            |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREADY                            |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWADDR                             |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWID                               |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLEN                              |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWSIZE                             |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWBURST                            |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLOCK                             |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWCACHE                            |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWPROT                             |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWQOS                              |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREGION                           |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWUSER                             |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WVALID                             |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WREADY                             |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WDATA                              |  out|  512|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WSTRB                              |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WLAST                              |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WID                                |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WUSER                              |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARVALID                            |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREADY                            |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARADDR                             |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARID                               |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLEN                              |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARSIZE                             |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARBURST                            |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLOCK                             |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARCACHE                            |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARPROT                             |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARQOS                              |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREGION                           |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARUSER                             |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RVALID                             |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RREADY                             |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RDATA                              |   in|  512|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RLAST                              |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RID                                |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RFIFONUM                           |   in|    9|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RUSER                              |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RRESP                              |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BVALID                             |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BREADY                             |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BRESP                              |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BID                                |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BUSER                              |   in|    1|       m_axi|                                 gmem|       pointer|
|sext_ln25                                     |   in|   58|     ap_none|                            sext_ln25|        scalar|
|word_width_ap_int_8_ap_int_8_bool_x_address0  |  out|   19|   ap_memory|  word_width_ap_int_8_ap_int_8_bool_x|         array|
|word_width_ap_int_8_ap_int_8_bool_x_ce0       |  out|    1|   ap_memory|  word_width_ap_int_8_ap_int_8_bool_x|         array|
|word_width_ap_int_8_ap_int_8_bool_x_q0        |   in|   24|   ap_memory|  word_width_ap_int_8_ap_int_8_bool_x|         array|
+----------------------------------------------+-----+-----+------------+-------------------------------------+--------------+

