verilog work "UPDOWN_COUNTER.v"
verilog work "sw1_2.v"
verilog work "main.v"
verilog work "testbench.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
