[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/DefParamIndex/slpp_all/surelog.log.

LIB:  work
FILE: ${SURELOG_DIR}/tests/DefParamIndex/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<263> s<262> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<7> c<2> l<1:1> el<1:15>
n<> u<7> t<Module_declaration> p<8> c<6> l<1:1> el<2:10>
n<> u<8> t<Description> p<262> c<7> s<74> l<1:1> el<2:10>
n<> u<9> t<Module_keyword> p<13> s<10> l<4:1> el<4:7>
n<hierdefparam_top> u<10> t<StringConst> p<13> s<12> l<4:8> el<4:24>
n<> u<11> t<Port> p<12> l<4:25> el<4:25>
n<> u<12> t<List_of_ports> p<13> c<11> l<4:24> el<4:26>
n<> u<13> t<Module_nonansi_header> p<73> c<9> s<30> l<4:1> el<4:27>
n<foo> u<14> t<StringConst> p<26> s<24> l<5:18> el<5:21>
n<hierdefparam_a> u<15> t<StringConst> p<21> s<20> l<6:5> el<6:19>
n<mod_a> u<16> t<StringConst> p<17> l<6:20> el<6:25>
n<> u<17> t<Name_of_instance> p<20> c<16> s<19> l<6:20> el<6:25>
n<> u<18> t<Ordered_port_connection> p<19> l<6:26> el<6:26>
n<> u<19> t<List_of_port_connections> p<20> c<18> l<6:26> el<6:26>
n<> u<20> t<Hierarchical_instance> p<21> c<17> l<6:20> el<6:27>
n<> u<21> t<Module_instantiation> p<22> c<15> l<6:5> el<6:28>
n<> u<22> t<Module_or_generate_item> p<23> c<21> l<6:5> el<6:28>
n<> u<23> t<Generate_item> p<24> c<22> l<6:5> el<6:28>
n<> u<24> t<Generate_block> p<26> c<23> s<25> l<6:5> el<6:28>
n<> u<25> t<End> p<26> l<7:3> el<7:6>
n<> u<26> t<Generate_block> p<28> c<14> s<27> l<5:12> el<7:6>
n<> u<27> t<Endgenerate> p<28> l<7:7> el<7:18>
n<> u<28> t<Generate_region> p<29> c<26> l<5:3> el<7:18>
n<> u<29> t<Non_port_module_item> p<30> c<28> l<5:3> el<7:18>
n<> u<30> t<Module_item> p<73> c<29> s<51> l<5:3> el<7:18>
n<foo> u<31> t<StringConst> p<40> s<32> l<8:12> el<8:15>
n<mod_a> u<32> t<StringConst> p<40> s<33> l<8:16> el<8:21>
n<bar> u<33> t<StringConst> p<40> s<37> l<8:22> el<8:25>
n<0> u<34> t<IntConst> p<35> l<8:26> el<8:27>
n<> u<35> t<Primary_literal> p<36> c<34> l<8:26> el<8:27>
n<> u<36> t<Constant_primary> p<37> c<35> l<8:26> el<8:27>
n<> u<37> t<Constant_expression> p<40> c<36> s<38> l<8:26> el<8:27>
n<mod_b> u<38> t<StringConst> p<40> s<39> l<8:29> el<8:34>
n<addvalue> u<39> t<StringConst> p<40> l<8:35> el<8:43>
n<> u<40> t<Hierarchical_identifier> p<46> c<31> s<45> l<8:12> el<8:43>
n<42> u<41> t<IntConst> p<42> l<8:46> el<8:48>
n<> u<42> t<Primary_literal> p<43> c<41> l<8:46> el<8:48>
n<> u<43> t<Constant_primary> p<44> c<42> l<8:46> el<8:48>
n<> u<44> t<Constant_expression> p<45> c<43> l<8:46> el<8:48>
n<> u<45> t<Constant_mintypmax_expression> p<46> c<44> l<8:46> el<8:48>
n<> u<46> t<Defparam_assignment> p<47> c<40> l<8:12> el<8:48>
n<> u<47> t<List_of_defparam_assignments> p<48> c<46> l<8:12> el<8:48>
n<> u<48> t<Parameter_override> p<49> c<47> l<8:3> el<8:49>
n<> u<49> t<Module_or_generate_item> p<50> c<48> l<8:3> el<8:49>
n<> u<50> t<Non_port_module_item> p<51> c<49> l<8:3> el<8:49>
n<> u<51> t<Module_item> p<73> c<50> s<72> l<8:3> el<8:49>
n<foo> u<52> t<StringConst> p<61> s<53> l<9:12> el<9:15>
n<mod_a> u<53> t<StringConst> p<61> s<54> l<9:16> el<9:21>
n<bar> u<54> t<StringConst> p<61> s<58> l<9:22> el<9:25>
n<1> u<55> t<IntConst> p<56> l<9:26> el<9:27>
n<> u<56> t<Primary_literal> p<57> c<55> l<9:26> el<9:27>
n<> u<57> t<Constant_primary> p<58> c<56> l<9:26> el<9:27>
n<> u<58> t<Constant_expression> p<61> c<57> s<59> l<9:26> el<9:27>
n<mod_b> u<59> t<StringConst> p<61> s<60> l<9:29> el<9:34>
n<addvalue> u<60> t<StringConst> p<61> l<9:35> el<9:43>
n<> u<61> t<Hierarchical_identifier> p<67> c<52> s<66> l<9:12> el<9:43>
n<43> u<62> t<IntConst> p<63> l<9:46> el<9:48>
n<> u<63> t<Primary_literal> p<64> c<62> l<9:46> el<9:48>
n<> u<64> t<Constant_primary> p<65> c<63> l<9:46> el<9:48>
n<> u<65> t<Constant_expression> p<66> c<64> l<9:46> el<9:48>
n<> u<66> t<Constant_mintypmax_expression> p<67> c<65> l<9:46> el<9:48>
n<> u<67> t<Defparam_assignment> p<68> c<61> l<9:12> el<9:48>
n<> u<68> t<List_of_defparam_assignments> p<69> c<67> l<9:12> el<9:48>
n<> u<69> t<Parameter_override> p<70> c<68> l<9:3> el<9:49>
n<> u<70> t<Module_or_generate_item> p<71> c<69> l<9:3> el<9:49>
n<> u<71> t<Non_port_module_item> p<72> c<70> l<9:3> el<9:49>
n<> u<72> t<Module_item> p<73> c<71> l<9:3> el<9:49>
n<> u<73> t<Module_declaration> p<74> c<13> l<4:1> el<10:10>
n<> u<74> t<Description> p<262> c<73> s<140> l<4:1> el<10:10>
n<> u<75> t<Module_keyword> p<79> s<76> l<12:1> el<12:7>
n<hierdefparam_a> u<76> t<StringConst> p<79> s<78> l<12:8> el<12:22>
n<> u<77> t<Port> p<78> l<12:23> el<12:23>
n<> u<78> t<List_of_ports> p<79> c<77> l<12:22> el<12:24>
n<> u<79> t<Module_nonansi_header> p<139> c<75> s<87> l<12:1> el<12:25>
n<i> u<80> t<StringConst> p<81> l<13:10> el<13:11>
n<> u<81> t<Identifier_list> p<82> c<80> l<13:10> el<13:11>
n<> u<82> t<Genvar_declaration> p<83> c<81> l<13:3> el<13:12>
n<> u<83> t<Module_or_generate_item_declaration> p<84> c<82> l<13:3> el<13:12>
n<> u<84> t<Module_common_item> p<85> c<83> l<13:3> el<13:12>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<13:3> el<13:12>
n<> u<86> t<Non_port_module_item> p<87> c<85> l<13:3> el<13:12>
n<> u<87> t<Module_item> p<139> c<86> s<138> l<13:3> el<13:12>
n<i> u<88> t<StringConst> p<93> s<92> l<15:10> el<15:11>
n<0> u<89> t<IntConst> p<90> l<15:14> el<15:15>
n<> u<90> t<Primary_literal> p<91> c<89> l<15:14> el<15:15>
n<> u<91> t<Constant_primary> p<92> c<90> l<15:14> el<15:15>
n<> u<92> t<Constant_expression> p<93> c<91> l<15:14> el<15:15>
n<> u<93> t<Genvar_initialization> p<130> c<88> s<103> l<15:10> el<15:15>
n<i> u<94> t<StringConst> p<95> l<15:17> el<15:18>
n<> u<95> t<Primary_literal> p<96> c<94> l<15:17> el<15:18>
n<> u<96> t<Constant_primary> p<97> c<95> l<15:17> el<15:18>
n<> u<97> t<Constant_expression> p<103> c<96> s<102> l<15:17> el<15:18>
n<2> u<98> t<IntConst> p<99> l<15:21> el<15:22>
n<> u<99> t<Primary_literal> p<100> c<98> l<15:21> el<15:22>
n<> u<100> t<Constant_primary> p<101> c<99> l<15:21> el<15:22>
n<> u<101> t<Constant_expression> p<103> c<100> l<15:21> el<15:22>
n<> u<102> t<BinOp_Less> p<103> s<101> l<15:19> el<15:20>
n<> u<103> t<Constant_expression> p<130> c<97> s<116> l<15:17> el<15:22>
n<i> u<104> t<StringConst> p<116> s<105> l<15:24> el<15:25>
n<> u<105> t<AssignOp_Assign> p<116> s<115> l<15:25> el<15:26>
n<i> u<106> t<StringConst> p<107> l<15:26> el<15:27>
n<> u<107> t<Primary_literal> p<108> c<106> l<15:26> el<15:27>
n<> u<108> t<Constant_primary> p<109> c<107> l<15:26> el<15:27>
n<> u<109> t<Constant_expression> p<115> c<108> s<114> l<15:26> el<15:27>
n<1> u<110> t<IntConst> p<111> l<15:28> el<15:29>
n<> u<111> t<Primary_literal> p<112> c<110> l<15:28> el<15:29>
n<> u<112> t<Constant_primary> p<113> c<111> l<15:28> el<15:29>
n<> u<113> t<Constant_expression> p<115> c<112> l<15:28> el<15:29>
n<> u<114> t<BinOp_Plus> p<115> s<113> l<15:27> el<15:28>
n<> u<115> t<Constant_expression> p<116> c<109> l<15:26> el<15:29>
n<> u<116> t<Genvar_iteration> p<130> c<104> s<129> l<15:24> el<15:29>
n<bar> u<117> t<StringConst> p<129> s<127> l<15:37> el<15:40>
n<hierdefparam_b> u<118> t<StringConst> p<124> s<123> l<16:7> el<16:21>
n<mod_b> u<119> t<StringConst> p<120> l<16:22> el<16:27>
n<> u<120> t<Name_of_instance> p<123> c<119> s<122> l<16:22> el<16:27>
n<> u<121> t<Ordered_port_connection> p<122> l<16:28> el<16:28>
n<> u<122> t<List_of_port_connections> p<123> c<121> l<16:28> el<16:28>
n<> u<123> t<Hierarchical_instance> p<124> c<120> l<16:22> el<16:29>
n<> u<124> t<Module_instantiation> p<125> c<118> l<16:7> el<16:30>
n<> u<125> t<Module_or_generate_item> p<126> c<124> l<16:7> el<16:30>
n<> u<126> t<Generate_item> p<127> c<125> l<16:7> el<16:30>
n<> u<127> t<Generate_block> p<129> c<126> s<128> l<16:7> el<16:30>
n<> u<128> t<End> p<129> l<17:5> el<17:8>
n<> u<129> t<Generate_block> p<130> c<117> l<15:31> el<17:8>
n<> u<130> t<Loop_generate_construct> p<131> c<93> l<15:5> el<17:8>
n<> u<131> t<Module_common_item> p<132> c<130> l<15:5> el<17:8>
n<> u<132> t<Module_or_generate_item> p<133> c<131> l<15:5> el<17:8>
n<> u<133> t<Generate_item> p<134> c<132> l<15:5> el<17:8>
n<> u<134> t<Generate_block> p<136> c<133> s<135> l<15:5> el<17:8>
n<> u<135> t<Endgenerate> p<136> l<18:3> el<18:14>
n<> u<136> t<Generate_region> p<137> c<134> l<14:3> el<18:14>
n<> u<137> t<Non_port_module_item> p<138> c<136> l<14:3> el<18:14>
n<> u<138> t<Module_item> p<139> c<137> l<14:3> el<18:14>
n<> u<139> t<Module_declaration> p<140> c<79> l<12:1> el<20:10>
n<> u<140> t<Description> p<262> c<139> s<261> l<12:1> el<20:10>
n<> u<141> t<Module_keyword> p<145> s<142> l<22:1> el<22:7>
n<hierdefparam_b> u<142> t<StringConst> p<145> s<144> l<22:8> el<22:22>
n<> u<143> t<Port> p<144> l<22:23> el<22:23>
n<> u<144> t<List_of_ports> p<145> c<143> l<22:22> el<22:24>
n<> u<145> t<Module_nonansi_header> p<260> c<141> s<172> l<22:1> el<22:25>
n<7> u<146> t<IntConst> p<147> l<23:14> el<23:15>
n<> u<147> t<Primary_literal> p<148> c<146> l<23:14> el<23:15>
n<> u<148> t<Constant_primary> p<149> c<147> l<23:14> el<23:15>
n<> u<149> t<Constant_expression> p<154> c<148> s<153> l<23:14> el<23:15>
n<0> u<150> t<IntConst> p<151> l<23:16> el<23:17>
n<> u<151> t<Primary_literal> p<152> c<150> l<23:16> el<23:17>
n<> u<152> t<Constant_primary> p<153> c<151> l<23:16> el<23:17>
n<> u<153> t<Constant_expression> p<154> c<152> l<23:16> el<23:17>
n<> u<154> t<Constant_range> p<155> c<149> l<23:14> el<23:17>
n<> u<155> t<Packed_dimension> p<156> c<154> l<23:13> el<23:18>
n<> u<156> t<Data_type_or_implicit> p<166> c<155> s<165> l<23:13> el<23:18>
n<addvalue> u<157> t<StringConst> p<164> s<163> l<23:19> el<23:27>
n<44> u<158> t<IntConst> p<159> l<23:30> el<23:32>
n<> u<159> t<Primary_literal> p<160> c<158> l<23:30> el<23:32>
n<> u<160> t<Constant_primary> p<161> c<159> l<23:30> el<23:32>
n<> u<161> t<Constant_expression> p<162> c<160> l<23:30> el<23:32>
n<> u<162> t<Constant_mintypmax_expression> p<163> c<161> l<23:30> el<23:32>
n<> u<163> t<Constant_param_expression> p<164> c<162> l<23:30> el<23:32>
n<> u<164> t<Param_assignment> p<165> c<157> l<23:19> el<23:32>
n<> u<165> t<List_of_param_assignments> p<166> c<164> l<23:19> el<23:32>
n<> u<166> t<Parameter_declaration> p<167> c<156> l<23:3> el<23:32>
n<> u<167> t<Package_or_generate_item_declaration> p<168> c<166> l<23:3> el<23:33>
n<> u<168> t<Module_or_generate_item_declaration> p<169> c<167> l<23:3> el<23:33>
n<> u<169> t<Module_common_item> p<170> c<168> l<23:3> el<23:33>
n<> u<170> t<Module_or_generate_item> p<171> c<169> l<23:3> el<23:33>
n<> u<171> t<Non_port_module_item> p<172> c<170> l<23:3> el<23:33>
n<> u<172> t<Module_item> p<260> c<171> s<201> l<23:3> el<23:33>
n<addvalue> u<173> t<StringConst> p<174> l<24:7> el<24:15>
n<> u<174> t<Primary_literal> p<175> c<173> l<24:7> el<24:15>
n<> u<175> t<Constant_primary> p<176> c<174> l<24:7> el<24:15>
n<> u<176> t<Constant_expression> p<182> c<175> s<181> l<24:7> el<24:15>
n<42> u<177> t<IntConst> p<178> l<24:19> el<24:21>
n<> u<178> t<Primary_literal> p<179> c<177> l<24:19> el<24:21>
n<> u<179> t<Constant_primary> p<180> c<178> l<24:19> el<24:21>
n<> u<180> t<Constant_expression> p<182> c<179> l<24:19> el<24:21>
n<> u<181> t<BinOp_Equiv> p<182> s<180> l<24:16> el<24:18>
n<> u<182> t<Constant_expression> p<196> c<176> s<194> l<24:7> el<24:21>
n<GOOD> u<183> t<StringConst> p<189> s<188> l<25:2> el<25:6>
n<good0> u<184> t<StringConst> p<185> l<25:7> el<25:12>
n<> u<185> t<Name_of_instance> p<188> c<184> s<187> l<25:7> el<25:12>
n<> u<186> t<Ordered_port_connection> p<187> l<25:13> el<25:13>
n<> u<187> t<List_of_port_connections> p<188> c<186> l<25:13> el<25:13>
n<> u<188> t<Hierarchical_instance> p<189> c<185> l<25:7> el<25:14>
n<> u<189> t<Module_instantiation> p<190> c<183> l<25:2> el<25:15>
n<> u<190> t<Module_or_generate_item> p<191> c<189> l<25:2> el<25:15>
n<> u<191> t<Generate_item> p<192> c<190> l<25:2> el<25:15>
n<> u<192> t<Generate_block> p<194> c<191> s<193> l<25:2> el<25:15>
n<> u<193> t<End> p<194> l<26:3> el<26:6>
n<> u<194> t<Generate_block> p<196> c<192> l<24:23> el<26:6>
n<> u<195> t<IF> p<196> s<182> l<24:3> el<24:5>
n<> u<196> t<If_generate_construct> p<197> c<195> l<24:3> el<26:6>
n<> u<197> t<Conditional_generate_construct> p<198> c<196> l<24:3> el<26:6>
n<> u<198> t<Module_common_item> p<199> c<197> l<24:3> el<26:6>
n<> u<199> t<Module_or_generate_item> p<200> c<198> l<24:3> el<26:6>
n<> u<200> t<Non_port_module_item> p<201> c<199> l<24:3> el<26:6>
n<> u<201> t<Module_item> p<260> c<200> s<230> l<24:3> el<26:6>
n<addvalue> u<202> t<StringConst> p<203> l<27:7> el<27:15>
n<> u<203> t<Primary_literal> p<204> c<202> l<27:7> el<27:15>
n<> u<204> t<Constant_primary> p<205> c<203> l<27:7> el<27:15>
n<> u<205> t<Constant_expression> p<211> c<204> s<210> l<27:7> el<27:15>
n<43> u<206> t<IntConst> p<207> l<27:19> el<27:21>
n<> u<207> t<Primary_literal> p<208> c<206> l<27:19> el<27:21>
n<> u<208> t<Constant_primary> p<209> c<207> l<27:19> el<27:21>
n<> u<209> t<Constant_expression> p<211> c<208> l<27:19> el<27:21>
n<> u<210> t<BinOp_Equiv> p<211> s<209> l<27:16> el<27:18>
n<> u<211> t<Constant_expression> p<225> c<205> s<223> l<27:7> el<27:21>
n<GOOD> u<212> t<StringConst> p<218> s<217> l<28:6> el<28:10>
n<good1> u<213> t<StringConst> p<214> l<28:11> el<28:16>
n<> u<214> t<Name_of_instance> p<217> c<213> s<216> l<28:11> el<28:16>
n<> u<215> t<Ordered_port_connection> p<216> l<28:17> el<28:17>
n<> u<216> t<List_of_port_connections> p<217> c<215> l<28:17> el<28:17>
n<> u<217> t<Hierarchical_instance> p<218> c<214> l<28:11> el<28:18>
n<> u<218> t<Module_instantiation> p<219> c<212> l<28:6> el<28:19>
n<> u<219> t<Module_or_generate_item> p<220> c<218> l<28:6> el<28:19>
n<> u<220> t<Generate_item> p<221> c<219> l<28:6> el<28:19>
n<> u<221> t<Generate_block> p<223> c<220> s<222> l<28:6> el<28:19>
n<> u<222> t<End> p<223> l<29:3> el<29:6>
n<> u<223> t<Generate_block> p<225> c<221> l<27:23> el<29:6>
n<> u<224> t<IF> p<225> s<211> l<27:3> el<27:5>
n<> u<225> t<If_generate_construct> p<226> c<224> l<27:3> el<29:6>
n<> u<226> t<Conditional_generate_construct> p<227> c<225> l<27:3> el<29:6>
n<> u<227> t<Module_common_item> p<228> c<226> l<27:3> el<29:6>
n<> u<228> t<Module_or_generate_item> p<229> c<227> l<27:3> el<29:6>
n<> u<229> t<Non_port_module_item> p<230> c<228> l<27:3> el<29:6>
n<> u<230> t<Module_item> p<260> c<229> s<259> l<27:3> el<29:6>
n<addvalue> u<231> t<StringConst> p<232> l<30:7> el<30:15>
n<> u<232> t<Primary_literal> p<233> c<231> l<30:7> el<30:15>
n<> u<233> t<Constant_primary> p<234> c<232> l<30:7> el<30:15>
n<> u<234> t<Constant_expression> p<240> c<233> s<239> l<30:7> el<30:15>
n<44> u<235> t<IntConst> p<236> l<30:19> el<30:21>
n<> u<236> t<Primary_literal> p<237> c<235> l<30:19> el<30:21>
n<> u<237> t<Constant_primary> p<238> c<236> l<30:19> el<30:21>
n<> u<238> t<Constant_expression> p<240> c<237> l<30:19> el<30:21>
n<> u<239> t<BinOp_Equiv> p<240> s<238> l<30:16> el<30:18>
n<> u<240> t<Constant_expression> p<254> c<234> s<252> l<30:7> el<30:21>
n<BAD> u<241> t<StringConst> p<247> s<246> l<31:2> el<31:5>
n<bad> u<242> t<StringConst> p<243> l<31:6> el<31:9>
n<> u<243> t<Name_of_instance> p<246> c<242> s<245> l<31:6> el<31:9>
n<> u<244> t<Ordered_port_connection> p<245> l<31:10> el<31:10>
n<> u<245> t<List_of_port_connections> p<246> c<244> l<31:10> el<31:10>
n<> u<246> t<Hierarchical_instance> p<247> c<243> l<31:6> el<31:11>
n<> u<247> t<Module_instantiation> p<248> c<241> l<31:2> el<31:12>
n<> u<248> t<Module_or_generate_item> p<249> c<247> l<31:2> el<31:12>
n<> u<249> t<Generate_item> p<250> c<248> l<31:2> el<31:12>
n<> u<250> t<Generate_block> p<252> c<249> s<251> l<31:2> el<31:12>
n<> u<251> t<End> p<252> l<32:3> el<32:6>
n<> u<252> t<Generate_block> p<254> c<250> l<30:23> el<32:6>
n<> u<253> t<IF> p<254> s<240> l<30:3> el<30:5>
n<> u<254> t<If_generate_construct> p<255> c<253> l<30:3> el<32:6>
n<> u<255> t<Conditional_generate_construct> p<256> c<254> l<30:3> el<32:6>
n<> u<256> t<Module_common_item> p<257> c<255> l<30:3> el<32:6>
n<> u<257> t<Module_or_generate_item> p<258> c<256> l<30:3> el<32:6>
n<> u<258> t<Non_port_module_item> p<259> c<257> l<30:3> el<32:6>
n<> u<259> t<Module_item> p<260> c<258> l<30:3> el<32:6>
n<> u<260> t<Module_declaration> p<261> c<145> l<22:1> el<33:10>
n<> u<261> t<Description> p<262> c<260> l<22:1> el<33:10>
n<> u<262> t<Source_text> p<263> c<8> l<1:1> el<33:10>
n<> u<263> t<Top_level_rule> c<1> l<1:1> el<34:1>
[WRN:PA0205] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:1:1: No timescale set for "GOOD".

[WRN:PA0205] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:4:1: No timescale set for "hierdefparam_top".

[WRN:PA0205] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:12:1: No timescale set for "hierdefparam_a".

[WRN:PA0205] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:22:1: No timescale set for "hierdefparam_b".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:1:1: Compile module "work@GOOD".

[INF:CP0303] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:12:1: Compile module "work@hierdefparam_a".

[INF:CP0303] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:22:1: Compile module "work@hierdefparam_b".

[INF:CP0303] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:4:1: Compile module "work@hierdefparam_top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:5:3: Compile generate block "work@hierdefparam_top.foo".

[INF:CP0335] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:15:5: Compile generate block "work@hierdefparam_top.foo.mod_a.bar[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:24:3: Compile generate block "work@hierdefparam_top.foo.mod_a.bar[0].mod_b.genblk1".

[INF:CP0335] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:15:5: Compile generate block "work@hierdefparam_top.foo.mod_a.bar[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:27:3: Compile generate block "work@hierdefparam_top.foo.mod_a.bar[1].mod_b.genblk2".

[NTE:EL0503] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:4:1: Top level module "work@hierdefparam_top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 7.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              39
design                                                 1
gen_scope                                             10
gen_scope_array                                       10
int_typespec                                           5
module                                                14
operation                                              9
param_assign                                           3
parameter                                              5
range                                                  3
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              39
design                                                 1
gen_scope                                             31
gen_scope_array                                       31
int_typespec                                           5
module                                                35
operation                                              9
param_assign                                           9
parameter                                              5
range                                                  3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefParamIndex/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/DefParamIndex/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/DefParamIndex/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@hierdefparam_top)
|vpiElaborated:1
|vpiName:work@hierdefparam_top
|uhdmallModules:
\_module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_design: (work@hierdefparam_top)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module: work@hierdefparam_a (work@hierdefparam_a), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:12:1, endln:20:10
  |vpiParent:
  \_design: (work@hierdefparam_top)
  |vpiFullName:work@hierdefparam_a
  |vpiDefName:work@hierdefparam_a
|uhdmallModules:
\_module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
  |vpiParent:
  \_design: (work@hierdefparam_top)
  |vpiFullName:work@hierdefparam_b
  |vpiParameter:
  \_parameter: (work@hierdefparam_b.addvalue), line:23:19, endln:23:27
    |vpiParent:
    \_module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |UINT:44
    |vpiTypespec:
    \_int_typespec: , line:23:13, endln:23:18
      |vpiParent:
      \_parameter: (work@hierdefparam_b.addvalue), line:23:19, endln:23:27
      |vpiRange:
      \_range: , line:23:13, endln:23:18
        |vpiLeftRange:
        \_constant: , line:23:14, endln:23:15
          |vpiParent:
          \_range: , line:23:13, endln:23:18
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:23:16, endln:23:17
          |vpiParent:
          \_range: , line:23:13, endln:23:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:addvalue
    |vpiFullName:work@hierdefparam_b.addvalue
  |vpiParamAssign:
  \_param_assign: , line:23:19, endln:23:32
    |vpiParent:
    \_module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |vpiRhs:
    \_constant: , line:23:30, endln:23:32
      |vpiDecompile:44
      |vpiSize:8
      |UINT:44
      |vpiTypespec:
      \_int_typespec: , line:23:13, endln:23:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@hierdefparam_b.addvalue), line:23:19, endln:23:27
  |vpiDefName:work@hierdefparam_b
|uhdmallModules:
\_module: work@hierdefparam_top (work@hierdefparam_top), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:4:1, endln:10:10
  |vpiParent:
  \_design: (work@hierdefparam_top)
  |vpiFullName:work@hierdefparam_top
  |vpiDefName:work@hierdefparam_top
|uhdmtopModules:
\_module: work@hierdefparam_top (work@hierdefparam_top), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:4:1, endln:10:10
  |vpiName:work@hierdefparam_top
  |vpiDefName:work@hierdefparam_top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@hierdefparam_top.foo), line:5:3, endln:7:18
    |vpiParent:
    \_module: work@hierdefparam_top (work@hierdefparam_top), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:4:1, endln:10:10
    |vpiName:foo
    |vpiFullName:work@hierdefparam_top.foo
    |vpiGenScope:
    \_gen_scope: (work@hierdefparam_top.foo)
      |vpiParent:
      \_gen_scope_array: (work@hierdefparam_top.foo), line:5:3, endln:7:18
      |vpiFullName:work@hierdefparam_top.foo
      |vpiModule:
      \_module: work@hierdefparam_a (work@hierdefparam_top.foo.mod_a), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:6:5, endln:6:28
        |vpiParent:
        \_gen_scope: (work@hierdefparam_top.foo)
        |vpiName:mod_a
        |vpiFullName:work@hierdefparam_top.foo.mod_a
        |vpiDefName:work@hierdefparam_a
        |vpiDefFile:${SURELOG_DIR}/tests/DefParamIndex/dut.sv
        |vpiDefLineNo:12
        |vpiGenScopeArray:
        \_gen_scope_array: (work@hierdefparam_top.foo.mod_a.bar[0]), line:15:31, endln:17:8
          |vpiParent:
          \_module: work@hierdefparam_a (work@hierdefparam_top.foo.mod_a), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:6:5, endln:6:28
          |vpiName:bar[0]
          |vpiFullName:work@hierdefparam_top.foo.mod_a.bar[0]
          |vpiGenScope:
          \_gen_scope: (work@hierdefparam_top.foo.mod_a.bar[0])
            |vpiParent:
            \_gen_scope_array: (work@hierdefparam_top.foo.mod_a.bar[0]), line:15:31, endln:17:8
            |vpiFullName:work@hierdefparam_top.foo.mod_a.bar[0]
            |vpiParameter:
            \_parameter: (work@hierdefparam_top.foo.mod_a.bar[0].i), line:15:0
              |vpiParent:
              \_gen_scope: (work@hierdefparam_top.foo.mod_a.bar[0])
              |UINT:0
              |vpiTypespec:
              \_int_typespec: 
              |vpiLocalParam:1
              |vpiName:i
              |vpiFullName:work@hierdefparam_top.foo.mod_a.bar[0].i
            |vpiModule:
            \_module: work@hierdefparam_b (work@hierdefparam_top.foo.mod_a.bar[0].mod_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:16:7, endln:16:30
              |vpiParent:
              \_gen_scope: (work@hierdefparam_top.foo.mod_a.bar[0])
              |vpiName:mod_b
              |vpiFullName:work@hierdefparam_top.foo.mod_a.bar[0].mod_b
              |vpiParameter:
              \_parameter: (work@hierdefparam_top.foo.mod_a.bar[0].mod_b.addvalue), line:23:19, endln:23:27
                |vpiParent:
                \_param_assign: , line:23:19, endln:23:32
                |UINT:44
                |vpiTypespec:
                \_int_typespec: , line:23:13, endln:23:18
                  |vpiParent:
                  \_parameter: (work@hierdefparam_top.foo.mod_a.bar[0].mod_b.addvalue), line:23:19, endln:23:27
                  |vpiRange:
                  \_range: , line:23:13, endln:23:18
                    |vpiParent:
                    \_int_typespec: , line:23:13, endln:23:18
                    |vpiLeftRange:
                    \_constant: , line:23:14, endln:23:15
                      |vpiParent:
                      \_range: , line:23:13, endln:23:18
                      |vpiDecompile:7
                      |vpiSize:64
                      |UINT:7
                      |vpiConstType:9
                    |vpiRightRange:
                    \_constant: , line:23:16, endln:23:17
                      |vpiParent:
                      \_range: , line:23:13, endln:23:18
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                |vpiName:addvalue
                |vpiFullName:work@hierdefparam_top.foo.mod_a.bar[0].mod_b.addvalue
              |vpiParamAssign:
              \_param_assign: , line:23:19, endln:23:32
                |vpiParent:
                \_module: work@hierdefparam_b (work@hierdefparam_top.foo.mod_a.bar[0].mod_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:16:7, endln:16:30
                |vpiRhs:
                \_constant: , line:23:30, endln:23:32
                  |vpiDecompile:42
                  |vpiSize:8
                  |UINT:42
                  |vpiTypespec:
                  \_int_typespec: , line:23:13, endln:23:18
                  |vpiConstType:9
                |vpiLhs:
                \_parameter: (work@hierdefparam_top.foo.mod_a.bar[0].mod_b.addvalue), line:23:19, endln:23:27
              |vpiDefName:work@hierdefparam_b
              |vpiDefFile:${SURELOG_DIR}/tests/DefParamIndex/dut.sv
              |vpiDefLineNo:22
              |vpiGenScopeArray:
              \_gen_scope_array: (work@hierdefparam_top.foo.mod_a.bar[0].mod_b.genblk1), line:24:3, endln:26:6
                |vpiParent:
                \_module: work@hierdefparam_b (work@hierdefparam_top.foo.mod_a.bar[0].mod_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:16:7, endln:16:30
                |vpiName:genblk1
                |vpiFullName:work@hierdefparam_top.foo.mod_a.bar[0].mod_b.genblk1
                |vpiGenScope:
                \_gen_scope: (work@hierdefparam_top.foo.mod_a.bar[0].mod_b.genblk1)
                  |vpiParent:
                  \_gen_scope_array: (work@hierdefparam_top.foo.mod_a.bar[0].mod_b.genblk1), line:24:3, endln:26:6
                  |vpiFullName:work@hierdefparam_top.foo.mod_a.bar[0].mod_b.genblk1
                  |vpiModule:
                  \_module: work@GOOD (work@hierdefparam_top.foo.mod_a.bar[0].mod_b.genblk1.good0), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:25:2, endln:25:15
                    |vpiParent:
                    \_gen_scope: (work@hierdefparam_top.foo.mod_a.bar[0].mod_b.genblk1)
                    |vpiName:good0
                    |vpiFullName:work@hierdefparam_top.foo.mod_a.bar[0].mod_b.genblk1.good0
                    |vpiDefName:work@GOOD
                    |vpiDefFile:${SURELOG_DIR}/tests/DefParamIndex/dut.sv
                    |vpiDefLineNo:1
        |vpiGenScopeArray:
        \_gen_scope_array: (work@hierdefparam_top.foo.mod_a.bar[1]), line:15:31, endln:17:8
          |vpiParent:
          \_module: work@hierdefparam_a (work@hierdefparam_top.foo.mod_a), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:6:5, endln:6:28
          |vpiName:bar[1]
          |vpiFullName:work@hierdefparam_top.foo.mod_a.bar[1]
          |vpiGenScope:
          \_gen_scope: (work@hierdefparam_top.foo.mod_a.bar[1])
            |vpiParent:
            \_gen_scope_array: (work@hierdefparam_top.foo.mod_a.bar[1]), line:15:31, endln:17:8
            |vpiFullName:work@hierdefparam_top.foo.mod_a.bar[1]
            |vpiParameter:
            \_parameter: (work@hierdefparam_top.foo.mod_a.bar[1].i), line:15:0
              |vpiParent:
              \_gen_scope: (work@hierdefparam_top.foo.mod_a.bar[1])
              |UINT:1
              |vpiTypespec:
              \_int_typespec: 
              |vpiLocalParam:1
              |vpiName:i
              |vpiFullName:work@hierdefparam_top.foo.mod_a.bar[1].i
            |vpiModule:
            \_module: work@hierdefparam_b (work@hierdefparam_top.foo.mod_a.bar[1].mod_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:16:7, endln:16:30
              |vpiParent:
              \_gen_scope: (work@hierdefparam_top.foo.mod_a.bar[1])
              |vpiName:mod_b
              |vpiFullName:work@hierdefparam_top.foo.mod_a.bar[1].mod_b
              |vpiParameter:
              \_parameter: (work@hierdefparam_top.foo.mod_a.bar[1].mod_b.addvalue), line:23:19, endln:23:27
                |vpiParent:
                \_param_assign: , line:23:19, endln:23:32
                |UINT:44
                |vpiTypespec:
                \_int_typespec: , line:23:13, endln:23:18
                  |vpiParent:
                  \_parameter: (work@hierdefparam_top.foo.mod_a.bar[1].mod_b.addvalue), line:23:19, endln:23:27
                  |vpiRange:
                  \_range: , line:23:13, endln:23:18
                    |vpiParent:
                    \_int_typespec: , line:23:13, endln:23:18
                    |vpiLeftRange:
                    \_constant: , line:23:14, endln:23:15
                      |vpiParent:
                      \_range: , line:23:13, endln:23:18
                      |vpiDecompile:7
                      |vpiSize:64
                      |UINT:7
                      |vpiConstType:9
                    |vpiRightRange:
                    \_constant: , line:23:16, endln:23:17
                      |vpiParent:
                      \_range: , line:23:13, endln:23:18
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                |vpiName:addvalue
                |vpiFullName:work@hierdefparam_top.foo.mod_a.bar[1].mod_b.addvalue
              |vpiParamAssign:
              \_param_assign: , line:23:19, endln:23:32
                |vpiParent:
                \_module: work@hierdefparam_b (work@hierdefparam_top.foo.mod_a.bar[1].mod_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:16:7, endln:16:30
                |vpiRhs:
                \_constant: , line:23:30, endln:23:32
                  |vpiDecompile:43
                  |vpiSize:8
                  |UINT:43
                  |vpiTypespec:
                  \_int_typespec: , line:23:13, endln:23:18
                  |vpiConstType:9
                |vpiLhs:
                \_parameter: (work@hierdefparam_top.foo.mod_a.bar[1].mod_b.addvalue), line:23:19, endln:23:27
              |vpiDefName:work@hierdefparam_b
              |vpiDefFile:${SURELOG_DIR}/tests/DefParamIndex/dut.sv
              |vpiDefLineNo:22
              |vpiGenScopeArray:
              \_gen_scope_array: (work@hierdefparam_top.foo.mod_a.bar[1].mod_b.genblk2), line:27:3, endln:29:6
                |vpiParent:
                \_module: work@hierdefparam_b (work@hierdefparam_top.foo.mod_a.bar[1].mod_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:16:7, endln:16:30
                |vpiName:genblk2
                |vpiFullName:work@hierdefparam_top.foo.mod_a.bar[1].mod_b.genblk2
                |vpiGenScope:
                \_gen_scope: (work@hierdefparam_top.foo.mod_a.bar[1].mod_b.genblk2)
                  |vpiParent:
                  \_gen_scope_array: (work@hierdefparam_top.foo.mod_a.bar[1].mod_b.genblk2), line:27:3, endln:29:6
                  |vpiFullName:work@hierdefparam_top.foo.mod_a.bar[1].mod_b.genblk2
                  |vpiModule:
                  \_module: work@GOOD (work@hierdefparam_top.foo.mod_a.bar[1].mod_b.genblk2.good1), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:28:6, endln:28:19
                    |vpiParent:
                    \_gen_scope: (work@hierdefparam_top.foo.mod_a.bar[1].mod_b.genblk2)
                    |vpiName:good1
                    |vpiFullName:work@hierdefparam_top.foo.mod_a.bar[1].mod_b.genblk2.good1
                    |vpiDefName:work@GOOD
                    |vpiDefFile:${SURELOG_DIR}/tests/DefParamIndex/dut.sv
                    |vpiDefLineNo:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/DefParamIndex/dut.sv | ${SURELOG_DIR}/build/regression/DefParamIndex/roundtrip/dut_000.sv | 21 | 33 |