module register_unit(
    input   logic        clk,
    input   logic        reset,

    input   logic        run_i,
    input   logic        continue_i,
    
    
    input   logic [15:0]    sr1_in,
    input   logic [15:0]    sr2_in,
    input   logic [15:0]    dr,
    input   logic [15:0]    ld_reg,
    
    
    output   logic [15:0]    sr1_out,
    output   logic [15:0]    sr2_out
    
    
    );
    
    
    
endmodule
