pl_design_zynq_ultra_ps_e_0_0_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/pl_design/ip/pl_design_zynq_ultra_ps_e_0_0/sim/pl_design_zynq_ultra_ps_e_0_0_vip_wrapper.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
pl_design_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/pl_design/ip/pl_design_xlslice_0_0/sim/pl_design_xlslice_0_0.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
pl_design_xbar_0.v,verilog,xil_defaultlib,../../../bd/pl_design/ip/pl_design_xbar_0/sim/pl_design_xbar_0.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
pl_design_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/pl_design/ip/pl_design_auto_pc_0/sim/pl_design_auto_pc_0.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
pl_design_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/pl_design/ip/pl_design_axi_gpio_0_1/sim/pl_design_axi_gpio_0_1.vhd,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
pl_design_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/pl_design/ip/pl_design_proc_sys_reset_0_0/sim/pl_design_proc_sys_reset_0_0.vhd,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
pl_design_axi_gpio_0_2.vhd,vhdl,xil_defaultlib,../../../bd/pl_design/ip/pl_design_axi_gpio_0_2/sim/pl_design_axi_gpio_0_2.vhd,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
pl_design.v,verilog,xil_defaultlib,../../../bd/pl_design/sim/pl_design.v,incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/ec67/hdl"incdir="../../../../mmr-kria-hardware-design.gen/sources_1/bd/pl_design/ipshared/2fcd/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
