--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_22A_RTEX.twx CNC2_22A_RTEX.ncd -o CNC2_22A_RTEX.twr CNC2_22A_RTEX.pcf -ucf
CNC2_22A_RTEX.ucf

Design file:              CNC2_22A_RTEX.ncd
Physical constraint file: CNC2_22A_RTEX.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.376ns.
--------------------------------------------------------------------------------
Slack:     5.624ns IBUFG_CLK_Tx_25MHz
Report:    0.376ns skew meets   6.000ns timing constraint by 5.624ns
From                         To                           Delay(ns)  Skew(ns)
K3.I                         BUFGMUX_X2Y11.I0                 0.599  0.376

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.376ns.
--------------------------------------------------------------------------------
Slack:     5.624ns IBUFG_CLK_Rx_25MHz
Report:    0.376ns skew meets   6.000ns timing constraint by 5.624ns
From                         To                           Delay(ns)  Skew(ns)
H4.I                         BUFGMUX_X3Y15.I0                 0.603  0.376

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 417908966 paths analyzed, 12697 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.770ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_14 (SLICE_X4Y59.C3), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.377ns (Levels of Logic = 5)
  Clock Path Skew:      1.902ns (1.464 - -0.438)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X41Y39.B5      net (fanout=2)        0.633   N50
    SLICE_X41Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Select_GND_711_o_AND_332_o_inv
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X19Y42.D3      net (fanout=24)       2.736   AddressDecoderCS2n
    SLICE_X19Y42.D       Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X31Y45.C6      net (fanout=16)       1.310   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X31Y45.C       Tilo                  0.259   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X4Y59.C3       net (fanout=53)       5.215   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X4Y59.CLK      Tas                   0.341   CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0<15>
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Next_Ibit_Number<1><6>LogicTrst1
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_14
    -------------------------------------------------  ---------------------------
    Total                                     12.377ns (1.770ns logic, 10.607ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.015ns (Levels of Logic = 5)
  Clock Path Skew:      1.902ns (1.464 - -0.438)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X38Y35.A3      net (fanout=2)        0.341   N50
    SLICE_X38Y35.A       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X19Y42.D1      net (fanout=27)       2.722   AddressDecoderCS0n
    SLICE_X19Y42.D       Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X31Y45.C6      net (fanout=16)       1.310   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X31Y45.C       Tilo                  0.259   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X4Y59.C3       net (fanout=53)       5.215   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X4Y59.CLK      Tas                   0.341   CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0<15>
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Next_Ibit_Number<1><6>LogicTrst1
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_14
    -------------------------------------------------  ---------------------------
    Total                                     12.015ns (1.714ns logic, 10.301ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.401ns (Levels of Logic = 5)
  Clock Path Skew:      1.902ns (1.464 - -0.438)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X36Y39.A1      net (fanout=1)        0.859   N48
    SLICE_X36Y39.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X19Y42.D5      net (fanout=23)       1.646   AddressDecoderCS5n
    SLICE_X19Y42.D       Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X31Y45.C6      net (fanout=16)       1.310   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X31Y45.C       Tilo                  0.259   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X4Y59.C3       net (fanout=53)       5.215   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X4Y59.CLK      Tas                   0.341   CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0<15>
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Next_Ibit_Number<1><6>LogicTrst1
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_14
    -------------------------------------------------  ---------------------------
    Total                                     11.401ns (1.658ns logic, 9.743ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_7 (SLICE_X0Y59.D4), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.315ns (Levels of Logic = 6)
  Clock Path Skew:      1.921ns (1.483 - -0.438)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X41Y39.B5      net (fanout=2)        0.633   N50
    SLICE_X41Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Select_GND_711_o_AND_332_o_inv
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X19Y42.D3      net (fanout=24)       2.736   AddressDecoderCS2n
    SLICE_X19Y42.D       Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X31Y45.A3      net (fanout=16)       1.483   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X31Y45.A       Tilo                  0.259   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst
    SLICE_X8Y55.B3       net (fanout=54)       3.308   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<55>
    SLICE_X8Y55.B        Tilo                  0.205   CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0<23>
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/Madd_iBus_Data[7]_iBus_Data[9]_add_43_OUT_xor<7>11
    SLICE_X0Y59.D4       net (fanout=3)        1.467   CNC2_22A_RTEX/IBit_Latch_Partition_1/iBus_Data[7]_iBus_Data[9]_add_43_OUT<7>
    SLICE_X0Y59.CLK      Tas                   0.341   CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0<7>
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Next_Ibit_Number<0><7>LogicTrst1
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    -------------------------------------------------  ---------------------------
    Total                                     12.315ns (1.975ns logic, 10.340ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.277ns (Levels of Logic = 6)
  Clock Path Skew:      1.921ns (1.483 - -0.438)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X41Y39.B5      net (fanout=2)        0.633   N50
    SLICE_X41Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Select_GND_711_o_AND_332_o_inv
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X19Y42.D3      net (fanout=24)       2.736   AddressDecoderCS2n
    SLICE_X19Y42.D       Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X31Y45.C6      net (fanout=16)       1.310   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X31Y45.C       Tilo                  0.259   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X8Y55.B6       net (fanout=53)       3.443   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X8Y55.B        Tilo                  0.205   CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0<23>
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/Madd_iBus_Data[7]_iBus_Data[9]_add_43_OUT_xor<7>11
    SLICE_X0Y59.D4       net (fanout=3)        1.467   CNC2_22A_RTEX/IBit_Latch_Partition_1/iBus_Data[7]_iBus_Data[9]_add_43_OUT<7>
    SLICE_X0Y59.CLK      Tas                   0.341   CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0<7>
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Next_Ibit_Number<0><7>LogicTrst1
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    -------------------------------------------------  ---------------------------
    Total                                     12.277ns (1.975ns logic, 10.302ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.953ns (Levels of Logic = 6)
  Clock Path Skew:      1.921ns (1.483 - -0.438)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X38Y35.A3      net (fanout=2)        0.341   N50
    SLICE_X38Y35.A       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X19Y42.D1      net (fanout=27)       2.722   AddressDecoderCS0n
    SLICE_X19Y42.D       Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X31Y45.A3      net (fanout=16)       1.483   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X31Y45.A       Tilo                  0.259   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst
    SLICE_X8Y55.B3       net (fanout=54)       3.308   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<55>
    SLICE_X8Y55.B        Tilo                  0.205   CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0<23>
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/Madd_iBus_Data[7]_iBus_Data[9]_add_43_OUT_xor<7>11
    SLICE_X0Y59.D4       net (fanout=3)        1.467   CNC2_22A_RTEX/IBit_Latch_Partition_1/iBus_Data[7]_iBus_Data[9]_add_43_OUT<7>
    SLICE_X0Y59.CLK      Tas                   0.341   CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0<7>
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Next_Ibit_Number<0><7>LogicTrst1
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    -------------------------------------------------  ---------------------------
    Total                                     11.953ns (1.919ns logic, 10.034ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_20 (SLICE_X8Y54.A2), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.873ns (Levels of Logic = 5)
  Clock Path Skew:      1.867ns (1.429 - -0.438)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X41Y39.B5      net (fanout=2)        0.633   N50
    SLICE_X41Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Select_GND_711_o_AND_332_o_inv
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X19Y42.D3      net (fanout=24)       2.736   AddressDecoderCS2n
    SLICE_X19Y42.D       Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X24Y49.A4      net (fanout=16)       1.185   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X24Y49.A       Tilo                  0.205   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<36>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<52>LogicTrst
    SLICE_X8Y54.A2       net (fanout=57)       4.890   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<52>
    SLICE_X8Y54.CLK      Tas                   0.341   CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0<22>
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Next_Ibit_Number<2><4>LogicTrst1
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_20
    -------------------------------------------------  ---------------------------
    Total                                     11.873ns (1.716ns logic, 10.157ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.511ns (Levels of Logic = 5)
  Clock Path Skew:      1.867ns (1.429 - -0.438)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X38Y35.A3      net (fanout=2)        0.341   N50
    SLICE_X38Y35.A       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X19Y42.D1      net (fanout=27)       2.722   AddressDecoderCS0n
    SLICE_X19Y42.D       Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X24Y49.A4      net (fanout=16)       1.185   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X24Y49.A       Tilo                  0.205   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<36>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<52>LogicTrst
    SLICE_X8Y54.A2       net (fanout=57)       4.890   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<52>
    SLICE_X8Y54.CLK      Tas                   0.341   CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0<22>
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Next_Ibit_Number<2><4>LogicTrst1
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_20
    -------------------------------------------------  ---------------------------
    Total                                     11.511ns (1.660ns logic, 9.851ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.909ns (Levels of Logic = 5)
  Clock Path Skew:      1.867ns (1.429 - -0.438)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X36Y39.A1      net (fanout=1)        0.859   N48
    SLICE_X36Y39.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X35Y46.A2      net (fanout=23)       1.497   AddressDecoderCS5n
    SLICE_X35Y46.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<3>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<52>LogicTrst_SW1
    SLICE_X24Y49.A2      net (fanout=1)        1.346   N1334
    SLICE_X24Y49.A       Tilo                  0.205   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<36>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<52>LogicTrst
    SLICE_X8Y54.A2       net (fanout=57)       4.890   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<52>
    SLICE_X8Y54.CLK      Tas                   0.341   CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0<22>
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Next_Ibit_Number<2><4>LogicTrst1
                                                       CNC2_22A_RTEX/IBit_Latch_Partition_1/m_Ibit_Number_0_20
    -------------------------------------------------  ---------------------------
    Total                                     10.909ns (1.604ns logic, 9.305ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_1 (SLICE_X25Y47.D5), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1 (FF)
  Destination:          CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.848ns (Levels of Logic = 3)
  Clock Path Skew:      1.436ns (1.179 - -0.257)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1 to CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.CQ      Tcko                  0.234   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1
    SLICE_X26Y43.B4      net (fanout=1)        0.768   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
    SLICE_X26Y43.B       Tilo                  0.156   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_SCAN_1/m_ScanOut<5>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<49>LogicTrst_SW1
    SLICE_X25Y47.C5      net (fanout=1)        0.289   N1328
    SLICE_X25Y47.C       Tilo                  0.156   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<33>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<49>LogicTrst
    SLICE_X25Y47.D5      net (fanout=63)       0.090   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<49>
    SLICE_X25Y47.CLK     Tah         (-Th)    -0.155   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<33>
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[1]_ISTOP_DataIn[1]_MUX_620_o11
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_1
    -------------------------------------------------  ---------------------------
    Total                                      1.848ns (0.701ns logic, 1.147ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.985ns (Levels of Logic = 2)
  Clock Path Skew:      1.408ns (1.179 - -0.229)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X25Y47.C3      net (fanout=26)       1.386   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X25Y47.C       Tilo                  0.156   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<33>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<49>LogicTrst
    SLICE_X25Y47.D5      net (fanout=63)       0.090   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<49>
    SLICE_X25Y47.CLK     Tah         (-Th)    -0.155   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<33>
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[1]_ISTOP_DataIn[1]_MUX_620_o11
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_1
    -------------------------------------------------  ---------------------------
    Total                                      1.985ns (0.509ns logic, 1.476ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.022ns (Levels of Logic = 2)
  Clock Path Skew:      1.408ns (1.179 - -0.229)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X25Y47.C1      net (fanout=34)       1.423   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X25Y47.C       Tilo                  0.156   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<33>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<49>LogicTrst
    SLICE_X25Y47.D5      net (fanout=63)       0.090   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<49>
    SLICE_X25Y47.CLK     Tah         (-Th)    -0.155   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<33>
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[1]_ISTOP_DataIn[1]_MUX_620_o11
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_1
    -------------------------------------------------  ---------------------------
    Total                                      2.022ns (0.509ns logic, 1.513ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7 (SLICE_X31Y45.B5), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.792ns (Levels of Logic = 2)
  Clock Path Skew:      1.365ns (1.136 - -0.229)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y37.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X31Y45.A1      net (fanout=24)       1.061   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X31Y45.A       Tilo                  0.156   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst
    SLICE_X31Y45.B5      net (fanout=54)       0.220   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<55>
    SLICE_X31Y45.CLK     Tah         (-Th)    -0.155   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[7]_ISTOP_DataIn[7]_MUX_614_o11
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7
    -------------------------------------------------  ---------------------------
    Total                                      1.792ns (0.511ns logic, 1.281ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_7 (FF)
  Destination:          CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.307ns (Levels of Logic = 3)
  Clock Path Skew:      1.387ns (1.136 - -0.251)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_7 to CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y43.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<7>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_7
    SLICE_X29Y43.A2      net (fanout=1)        0.859   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<7>
    SLICE_X29Y43.A       Tilo                  0.156   N1344
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst_SW1
    SLICE_X31Y45.A5      net (fanout=1)        0.563   N1338
    SLICE_X31Y45.A       Tilo                  0.156   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst
    SLICE_X31Y45.B5      net (fanout=54)       0.220   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<55>
    SLICE_X31Y45.CLK     Tah         (-Th)    -0.155   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[7]_ISTOP_DataIn[7]_MUX_614_o11
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (0.665ns logic, 1.642ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.445ns (Levels of Logic = 2)
  Clock Path Skew:      1.365ns (1.136 - -0.229)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y45.A6      net (fanout=34)       1.716   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y45.A       Tilo                  0.156   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst
    SLICE_X31Y45.B5      net (fanout=54)       0.220   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<55>
    SLICE_X31Y45.CLK     Tah         (-Th)    -0.155   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[7]_ISTOP_DataIn[7]_MUX_614_o11
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_7
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (0.509ns logic, 1.936ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_8 (SLICE_X31Y45.D5), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8 (FF)
  Destination:          CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.825ns (Levels of Logic = 3)
  Clock Path Skew:      1.397ns (1.136 - -0.261)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8 to CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y42.AQ      Tcko                  0.200   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8
    SLICE_X33Y42.A2      net (fanout=1)        0.475   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<8>
    SLICE_X33Y42.A       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT1611
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst_SW1
    SLICE_X31Y45.C2      net (fanout=1)        0.615   N1324
    SLICE_X31Y45.C       Tilo                  0.156   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X31Y45.D5      net (fanout=53)       0.068   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X31Y45.CLK     Tah         (-Th)    -0.155   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[8]_ISTOP_DataIn[8]_MUX_613_o11
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_8
    -------------------------------------------------  ---------------------------
    Total                                      1.825ns (0.667ns logic, 1.158ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.420ns (Levels of Logic = 2)
  Clock Path Skew:      1.365ns (1.136 - -0.229)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y45.C3      net (fanout=34)       1.843   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y45.C       Tilo                  0.156   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X31Y45.D5      net (fanout=53)       0.068   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X31Y45.CLK     Tah         (-Th)    -0.155   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[8]_ISTOP_DataIn[8]_MUX_613_o11
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_8
    -------------------------------------------------  ---------------------------
    Total                                      2.420ns (0.509ns logic, 1.911ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.914ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.689ns (Levels of Logic = 2)
  Clock Path Skew:      1.365ns (1.136 - -0.229)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y37.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X31Y45.C5      net (fanout=24)       2.110   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X31Y45.C       Tilo                  0.156   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X31Y45.D5      net (fanout=53)       0.068   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X31Y45.CLK     Tah         (-Th)    -0.155   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<40>
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[8]_ISTOP_DataIn[8]_MUX_613_o11
                                                       CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_8
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (0.511ns logic, 2.178ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 306 paths analyzed, 207 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.065ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (SLICE_X13Y22.AX), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.969ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.378 - 0.439)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    SLICE_X9Y25.A2       net (fanout=4)        1.388   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>
    SLICE_X9Y25.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6
    SLICE_X7Y25.C5       net (fanout=1)        0.570   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6
    SLICE_X7Y25.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
    SLICE_X13Y22.AX      net (fanout=1)        1.039   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o
    SLICE_X13Y22.CLK     Tdick                 0.063   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (0.972ns logic, 2.997ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.996ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.378 - 0.379)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.CQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_2
    SLICE_X7Y26.B4       net (fanout=3)        1.212   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
    SLICE_X7Y26.B        Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_State_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o2
    SLICE_X7Y25.D4       net (fanout=1)        0.396   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o2
    SLICE_X7Y25.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4
    SLICE_X7Y25.C6       net (fanout=1)        0.118   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4
    SLICE_X7Y25.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
    SLICE_X13Y22.AX      net (fanout=1)        1.039   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o
    SLICE_X13Y22.CLK     Tdick                 0.063   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      3.996ns (1.231ns logic, 2.765ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.695ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.378 - 0.439)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    SLICE_X8Y25.D4       net (fanout=4)        1.076   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>
    SLICE_X8Y25.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o5
    SLICE_X7Y25.C1       net (fanout=1)        0.662   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o5
    SLICE_X7Y25.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
    SLICE_X13Y22.AX      net (fanout=1)        1.039   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o
    SLICE_X13Y22.CLK     Tdick                 0.063   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      3.695ns (0.918ns logic, 2.777ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0 (SLICE_X2Y21.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     36.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.970ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.446 - 0.453)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y11.DOADO0   Trcko_DOA             1.850   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    SLICE_X2Y21.D3       net (fanout=1)        0.831   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_RD<0>
    SLICE_X2Y21.CLK      Tas                   0.289   TXD1T0_OBUF
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_GND_12_o_FIFO_RD[3]_mux_13_OUT11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (2.139ns logic, 0.831ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (SLICE_X7Y25.C5), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.930ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.421 - 0.439)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    SLICE_X9Y25.A2       net (fanout=4)        1.388   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>
    SLICE_X9Y25.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6
    SLICE_X7Y25.C5       net (fanout=1)        0.570   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6
    SLICE_X7Y25.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (0.972ns logic, 1.958ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.612ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.421 - 0.439)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.DQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    SLICE_X9Y25.A6       net (fanout=3)        1.070   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
    SLICE_X9Y25.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6
    SLICE_X7Y25.C5       net (fanout=1)        0.570   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6
    SLICE_X7Y25.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (0.972ns logic, 1.640ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.448ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.421 - 0.433)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.BQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6
    SLICE_X9Y25.A1       net (fanout=3)        0.906   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
    SLICE_X9Y25.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6
    SLICE_X7Y25.C5       net (fanout=1)        0.570   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6
    SLICE_X7Y25.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.448ns (0.972ns logic, 1.476ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X0Y11.ADDRBRDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.273 - 0.255)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X5Y23.AQ           Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                           RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    RAMB8_X0Y11.ADDRBRDADDR6 net (fanout=4)        0.260   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>
    RAMB8_X0Y11.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                           RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.392ns (0.132ns logic, 0.260ns route)
                                                           (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X0Y11.ADDRBRDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.273 - 0.255)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X5Y23.DQ           Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                           RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    RAMB8_X0Y11.ADDRBRDADDR9 net (fanout=3)        0.260   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
    RAMB8_X0Y11.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                           RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.392ns (0.132ns logic, 0.260ns route)
                                                           (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXRST_GEN_1 (SLICE_X8Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXRST_GEN_0 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXRST_GEN_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXRST_GEN_0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXRST_GEN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXRST_GEN<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXRST_GEN_0
    SLICE_X8Y21.BX       net (fanout=1)        0.140   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXRST_GEN<0>
    SLICE_X8Y21.CLK      Tckdi       (-Th)    -0.048   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXRST_GEN<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXRST_GEN_1
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.248ns logic, 0.140ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y11.CLKBRDCLK
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>/CLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1330 paths analyzed, 627 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.855ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (SLICE_X19Y16.A3), 301 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_54 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.682ns (Levels of Logic = 8)
  Clock Path Skew:      -0.138ns (0.312 - 0.450)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_54 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y16.BMUX     Tshcko                0.455   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<21>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_54
    SLICE_X14Y18.A4      net (fanout=3)        1.290   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<54>
    SLICE_X14Y18.A       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/TX_DELAY<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv51
    SLICE_X9Y17.A5       net (fanout=3)        0.633   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv5
    SLICE_X9Y17.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2111
    SLICE_X9Y17.B6       net (fanout=2)        0.124   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o211
    SLICE_X9Y17.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o212
    SLICE_X9Y17.D2       net (fanout=2)        0.432   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o21
    SLICE_X9Y17.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o251
    SLICE_X9Y17.C4       net (fanout=4)        0.473   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
    SLICE_X9Y17.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X8Y17.B1       net (fanout=2)        0.710   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X8Y17.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o1
    SLICE_X8Y17.C4       net (fanout=1)        0.346   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
    SLICE_X8Y17.CMUX     Tilo                  0.343   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_2_f7
    SLICE_X19Y16.A3      net (fanout=1)        1.110   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o
    SLICE_X19Y16.CLK     Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      7.682ns (2.564ns logic, 5.118ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_56 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.703ns (Levels of Logic = 9)
  Clock Path Skew:      -0.077ns (0.312 - 0.389)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_56 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y17.DMUX    Tshcko                0.461   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<55>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_56
    SLICE_X10Y18.B3      net (fanout=2)        0.804   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<56>
    SLICE_X10Y18.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_n1012[13:0]_lut<0>5
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv61
    SLICE_X10Y18.C4      net (fanout=3)        0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv6
    SLICE_X10Y18.C       Tilo                  0.204   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_n1012[13:0]_lut<0>5
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o11
    SLICE_X9Y17.A2       net (fanout=2)        0.653   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
    SLICE_X9Y17.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2111
    SLICE_X9Y17.B6       net (fanout=2)        0.124   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o211
    SLICE_X9Y17.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o212
    SLICE_X9Y17.D2       net (fanout=2)        0.432   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o21
    SLICE_X9Y17.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o251
    SLICE_X9Y17.C4       net (fanout=4)        0.473   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
    SLICE_X9Y17.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X8Y17.B1       net (fanout=2)        0.710   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X8Y17.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o1
    SLICE_X8Y17.C4       net (fanout=1)        0.346   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
    SLICE_X8Y17.CMUX     Tilo                  0.343   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_2_f7
    SLICE_X19Y16.A3      net (fanout=1)        1.110   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o
    SLICE_X19Y16.CLK     Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      7.703ns (2.774ns logic, 4.929ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_DET_ENB (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.588ns (Levels of Logic = 9)
  Clock Path Skew:      -0.088ns (0.312 - 0.400)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_DET_ENB to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y24.AMUX    Tshcko                0.461   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_DET_ENB
    SLICE_X10Y18.B4      net (fanout=2)        0.689   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_DET_ENB
    SLICE_X10Y18.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_n1012[13:0]_lut<0>5
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv61
    SLICE_X10Y18.C4      net (fanout=3)        0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv6
    SLICE_X10Y18.C       Tilo                  0.204   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_n1012[13:0]_lut<0>5
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o11
    SLICE_X9Y17.A2       net (fanout=2)        0.653   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
    SLICE_X9Y17.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2111
    SLICE_X9Y17.B6       net (fanout=2)        0.124   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o211
    SLICE_X9Y17.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o212
    SLICE_X9Y17.D2       net (fanout=2)        0.432   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o21
    SLICE_X9Y17.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o251
    SLICE_X9Y17.C4       net (fanout=4)        0.473   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
    SLICE_X9Y17.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X8Y17.B1       net (fanout=2)        0.710   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X8Y17.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o1
    SLICE_X8Y17.C4       net (fanout=1)        0.346   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
    SLICE_X8Y17.CMUX     Tilo                  0.343   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_2_f7
    SLICE_X19Y16.A3      net (fanout=1)        1.110   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o
    SLICE_X19Y16.CLK     Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      7.588ns (2.774ns logic, 4.814ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y7.WEAWEL1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.971ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.431 - 0.470)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.CQ      Tcko                  0.408   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X31Y11.B1      net (fanout=9)        2.731   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X31Y11.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/DISCON_FRAME_CRC
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X39Y11.A5      net (fanout=2)        0.688   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X39Y11.A       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X2Y7.WEAWEL1   net (fanout=11)       1.376   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X2Y7.CLKAWRCLK Trcck_WEA             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.971ns (1.176ns logic, 4.795ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.596ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.431 - 0.480)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.AQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X31Y11.B5      net (fanout=8)        2.373   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X31Y11.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/DISCON_FRAME_CRC
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X39Y11.A5      net (fanout=2)        0.688   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X39Y11.A       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X2Y7.WEAWEL1   net (fanout=11)       1.376   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X2Y7.CLKAWRCLK Trcck_WEA             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.596ns (1.159ns logic, 4.437ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.304ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (0.431 - 0.420)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.AQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X31Y11.B3      net (fanout=9)        2.081   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X31Y11.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/DISCON_FRAME_CRC
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X39Y11.A5      net (fanout=2)        0.688   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X39Y11.A       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X2Y7.WEAWEL1   net (fanout=11)       1.376   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X2Y7.CLKAWRCLK Trcck_WEA             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.304ns (1.159ns logic, 4.145ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y7.WEAWEL0), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.867ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.431 - 0.470)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.CQ      Tcko                  0.408   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X31Y11.B1      net (fanout=9)        2.731   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X31Y11.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/DISCON_FRAME_CRC
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X39Y11.A5      net (fanout=2)        0.688   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X39Y11.A       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X2Y7.WEAWEL0   net (fanout=11)       1.272   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X2Y7.CLKAWRCLK Trcck_WEA             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.867ns (1.176ns logic, 4.691ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.492ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.431 - 0.480)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.AQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X31Y11.B5      net (fanout=8)        2.373   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X31Y11.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/DISCON_FRAME_CRC
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X39Y11.A5      net (fanout=2)        0.688   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X39Y11.A       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X2Y7.WEAWEL0   net (fanout=11)       1.272   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X2Y7.CLKAWRCLK Trcck_WEA             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.492ns (1.159ns logic, 4.333ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.200ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (0.431 - 0.420)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.AQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X31Y11.B3      net (fanout=9)        2.081   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X31Y11.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/DISCON_FRAME_CRC
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X39Y11.A5      net (fanout=2)        0.688   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X39Y11.A       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X2Y7.WEAWEL0   net (fanout=11)       1.272   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X2Y7.CLKAWRCLK Trcck_WEA             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.200ns (1.159ns logic, 4.041ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_1 (SLICE_X8Y32.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.CQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0
    SLICE_X8Y32.DX       net (fanout=1)        0.131   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER<0>
    SLICE_X8Y32.CLK      Tckdi       (-Th)    -0.048   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_1
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/RXRST_GEN_2 (SLICE_X12Y18.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/RXRST_GEN_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/RXRST_GEN_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/RXRST_GEN_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/RXRST_GEN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.CQ      Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/RXRST_GEN<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/RXRST_GEN_1
    SLICE_X12Y18.DX      net (fanout=1)        0.131   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/RXRST_GEN<1>
    SLICE_X12Y18.CLK     Tckdi       (-Th)    -0.048   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/RXRST_GEN<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/RXRST_GEN_2
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT_1 (SLICE_X11Y24.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT_0 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT_0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y24.AQ      Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT_0
    SLICE_X11Y24.BX      net (fanout=2)        0.136   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT<0>
    SLICE_X11Y24.CLK     Tckdi       (-Th)    -0.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y7.CLKAWRCLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X3Y15.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<21>/CLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_16/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_80TO50TIG_path" TIG;

 408 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_8 (SLICE_X32Y33.CE), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.866ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_8 (FF)
  Data Path Delay:      8.656ns (Levels of Logic = 6)
  Clock Path Skew:      -0.225ns (0.647 - 0.872)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X36Y39.A1      net (fanout=1)        0.859   N48
    SLICE_X36Y39.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X37Y29.C4      net (fanout=23)       0.950   AddressDecoderCS5n
    SLICE_X37Y29.CMUX    Tilo                  0.313   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_RD_n1
    SLICE_X35Y24.B1      net (fanout=2)        1.350   RTEXPartition_inst/IPCtrl_RD_n
    SLICE_X35Y24.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X35Y25.B1      net (fanout=1)        0.581   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X35Y25.B       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X35Y25.A5      net (fanout=1)        0.187   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X35Y25.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X32Y33.CE      net (fanout=4)        1.792   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X32Y33.CLK     Tceck                 0.335   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<11>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_8
    -------------------------------------------------  ---------------------------
    Total                                      8.656ns (2.224ns logic, 6.432ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.286ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_8 (FF)
  Data Path Delay:      8.076ns (Levels of Logic = 6)
  Clock Path Skew:      -0.225ns (0.647 - 0.872)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X36Y39.A1      net (fanout=1)        0.859   N48
    SLICE_X36Y39.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X36Y39.B4      net (fanout=23)       0.395   AddressDecoderCS5n
    SLICE_X36Y39.BMUX    Tilo                  0.251   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X35Y24.B3      net (fanout=1)        1.387   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X35Y24.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X35Y25.B1      net (fanout=1)        0.581   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X35Y25.B       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X35Y25.A5      net (fanout=1)        0.187   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X35Y25.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X32Y33.CE      net (fanout=4)        1.792   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X32Y33.CLK     Tceck                 0.335   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<11>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_8
    -------------------------------------------------  ---------------------------
    Total                                      8.076ns (2.162ns logic, 5.914ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.235ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_8 (FF)
  Data Path Delay:      8.025ns (Levels of Logic = 6)
  Clock Path Skew:      -0.225ns (0.647 - 0.872)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X36Y39.A1      net (fanout=1)        0.859   N48
    SLICE_X36Y39.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X36Y39.B4      net (fanout=23)       0.395   AddressDecoderCS5n
    SLICE_X36Y39.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_WR_n1
    SLICE_X35Y24.B5      net (fanout=2)        1.551   RTEXPartition_inst/IPCtrl_WR_n
    SLICE_X35Y24.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X35Y25.B5      net (fanout=2)        0.358   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X35Y25.B       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X35Y25.A5      net (fanout=1)        0.187   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X35Y25.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X32Y33.CE      net (fanout=4)        1.792   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X32Y33.CLK     Tceck                 0.335   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<11>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_8
    -------------------------------------------------  ---------------------------
    Total                                      8.025ns (2.170ns logic, 5.855ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_11 (SLICE_X32Y33.CE), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.846ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_11 (FF)
  Data Path Delay:      8.636ns (Levels of Logic = 6)
  Clock Path Skew:      -0.225ns (0.647 - 0.872)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X36Y39.A1      net (fanout=1)        0.859   N48
    SLICE_X36Y39.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X37Y29.C4      net (fanout=23)       0.950   AddressDecoderCS5n
    SLICE_X37Y29.CMUX    Tilo                  0.313   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_RD_n1
    SLICE_X35Y24.B1      net (fanout=2)        1.350   RTEXPartition_inst/IPCtrl_RD_n
    SLICE_X35Y24.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X35Y25.B1      net (fanout=1)        0.581   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X35Y25.B       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X35Y25.A5      net (fanout=1)        0.187   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X35Y25.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X32Y33.CE      net (fanout=4)        1.792   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X32Y33.CLK     Tceck                 0.315   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<11>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_11
    -------------------------------------------------  ---------------------------
    Total                                      8.636ns (2.204ns logic, 6.432ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.266ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_11 (FF)
  Data Path Delay:      8.056ns (Levels of Logic = 6)
  Clock Path Skew:      -0.225ns (0.647 - 0.872)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X36Y39.A1      net (fanout=1)        0.859   N48
    SLICE_X36Y39.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X36Y39.B4      net (fanout=23)       0.395   AddressDecoderCS5n
    SLICE_X36Y39.BMUX    Tilo                  0.251   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X35Y24.B3      net (fanout=1)        1.387   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X35Y24.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X35Y25.B1      net (fanout=1)        0.581   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X35Y25.B       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X35Y25.A5      net (fanout=1)        0.187   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X35Y25.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X32Y33.CE      net (fanout=4)        1.792   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X32Y33.CLK     Tceck                 0.315   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<11>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_11
    -------------------------------------------------  ---------------------------
    Total                                      8.056ns (2.142ns logic, 5.914ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.215ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_11 (FF)
  Data Path Delay:      8.005ns (Levels of Logic = 6)
  Clock Path Skew:      -0.225ns (0.647 - 0.872)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X36Y39.A1      net (fanout=1)        0.859   N48
    SLICE_X36Y39.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X36Y39.B4      net (fanout=23)       0.395   AddressDecoderCS5n
    SLICE_X36Y39.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_WR_n1
    SLICE_X35Y24.B5      net (fanout=2)        1.551   RTEXPartition_inst/IPCtrl_WR_n
    SLICE_X35Y24.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X35Y25.B5      net (fanout=2)        0.358   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X35Y25.B       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X35Y25.A5      net (fanout=1)        0.187   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X35Y25.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X32Y33.CE      net (fanout=4)        1.792   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X32Y33.CLK     Tceck                 0.315   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<11>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_11
    -------------------------------------------------  ---------------------------
    Total                                      8.005ns (2.150ns logic, 5.855ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_10 (SLICE_X32Y33.CE), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.845ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_10 (FF)
  Data Path Delay:      8.635ns (Levels of Logic = 6)
  Clock Path Skew:      -0.225ns (0.647 - 0.872)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X36Y39.A1      net (fanout=1)        0.859   N48
    SLICE_X36Y39.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X37Y29.C4      net (fanout=23)       0.950   AddressDecoderCS5n
    SLICE_X37Y29.CMUX    Tilo                  0.313   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_RD_n1
    SLICE_X35Y24.B1      net (fanout=2)        1.350   RTEXPartition_inst/IPCtrl_RD_n
    SLICE_X35Y24.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X35Y25.B1      net (fanout=1)        0.581   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X35Y25.B       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X35Y25.A5      net (fanout=1)        0.187   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X35Y25.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X32Y33.CE      net (fanout=4)        1.792   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X32Y33.CLK     Tceck                 0.314   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<11>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_10
    -------------------------------------------------  ---------------------------
    Total                                      8.635ns (2.203ns logic, 6.432ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.265ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_10 (FF)
  Data Path Delay:      8.055ns (Levels of Logic = 6)
  Clock Path Skew:      -0.225ns (0.647 - 0.872)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X36Y39.A1      net (fanout=1)        0.859   N48
    SLICE_X36Y39.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X36Y39.B4      net (fanout=23)       0.395   AddressDecoderCS5n
    SLICE_X36Y39.BMUX    Tilo                  0.251   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X35Y24.B3      net (fanout=1)        1.387   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X35Y24.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X35Y25.B1      net (fanout=1)        0.581   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X35Y25.B       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X35Y25.A5      net (fanout=1)        0.187   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X35Y25.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X32Y33.CE      net (fanout=4)        1.792   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X32Y33.CLK     Tceck                 0.314   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<11>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_10
    -------------------------------------------------  ---------------------------
    Total                                      8.055ns (2.141ns logic, 5.914ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.214ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_10 (FF)
  Data Path Delay:      8.004ns (Levels of Logic = 6)
  Clock Path Skew:      -0.225ns (0.647 - 0.872)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X36Y39.A1      net (fanout=1)        0.859   N48
    SLICE_X36Y39.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X36Y39.B4      net (fanout=23)       0.395   AddressDecoderCS5n
    SLICE_X36Y39.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_WR_n1
    SLICE_X35Y24.B5      net (fanout=2)        1.551   RTEXPartition_inst/IPCtrl_WR_n
    SLICE_X35Y24.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X35Y25.B5      net (fanout=2)        0.358   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X35Y25.B       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X35Y25.A5      net (fanout=1)        0.187   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X35Y25.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X32Y33.CE      net (fanout=4)        1.792   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X32Y33.CLK     Tceck                 0.314   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<11>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_10
    -------------------------------------------------  ---------------------------
    Total                                      8.004ns (2.149ns logic, 5.855ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_80TO50TIG_path" TIG;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_17 (SLICE_X35Y18.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.906ns (datapath - clock path skew - uncertainty)
  Source:               RTEXPartition_inst/m_Ram_FF_6 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_17 (FF)
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.378ns (0.856 - 0.478)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/m_Ram_FF_6 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y19.BQ      Tcko                  0.198   RTEXPartition_inst/m_Ram_ff_8
                                                       RTEXPartition_inst/m_Ram_FF_6
    SLICE_X35Y18.DX      net (fanout=1)        0.200   RTEXPartition_inst/m_Ram_ff_6
    SLICE_X35Y18.CLK     Tckdi       (-Th)    -0.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<17>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_17
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.257ns logic, 0.200ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_12 (SLICE_X34Y21.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.777ns (datapath - clock path skew - uncertainty)
  Source:               RTEXPartition_inst/m_Ram_FF_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_12 (FF)
  Data Path Delay:      0.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.364ns (0.849 - 0.485)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/m_Ram_FF_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y20.AQ      Tcko                  0.234   RTEXPartition_inst/m_Ram_ff_4
                                                       RTEXPartition_inst/m_Ram_FF_1
    SLICE_X34Y21.C5      net (fanout=1)        0.154   RTEXPartition_inst/m_Ram_ff_1
    SLICE_X34Y21.CLK     Tah         (-Th)    -0.184   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<13>
                                                       RTEXPartition_inst/m_Ram_ff_1_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_12
    -------------------------------------------------  ---------------------------
    Total                                      0.572ns (0.418ns logic, 0.154ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_18 (SLICE_X34Y19.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.896ns (datapath - clock path skew - uncertainty)
  Source:               RTEXPartition_inst/m_Ram_FF_7 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_18 (FF)
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.376ns (0.854 - 0.478)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/m_Ram_FF_7 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y19.CQ      Tcko                  0.198   RTEXPartition_inst/m_Ram_ff_8
                                                       RTEXPartition_inst/m_Ram_FF_7
    SLICE_X34Y19.AX      net (fanout=1)        0.226   RTEXPartition_inst/m_Ram_ff_7
    SLICE_X34Y19.CLK     Tckdi       (-Th)    -0.041   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<21>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_18
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.239ns logic, 0.226ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2122122 paths analyzed, 13881 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.092ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y16.DIA10), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.857ns (Levels of Logic = 5)
  Clock Path Skew:      0.025ns (0.341 - 0.316)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X41Y39.B5      net (fanout=2)        0.633   N50
    SLICE_X41Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Select_GND_711_o_AND_332_o_inv
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X19Y42.D3      net (fanout=24)       2.736   AddressDecoderCS2n
    SLICE_X19Y42.D       Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X27Y46.C3      net (fanout=16)       1.335   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X27Y46.C       Tilo                  0.259   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<42>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X49Y32.A1      net (fanout=49)       4.149   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X49Y32.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB1_8
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>LogicTrst1
    RAMB16_X2Y16.DIA10   net (fanout=1)        0.303   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>
    RAMB16_X2Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.857ns (1.988ns logic, 9.869ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.495ns (Levels of Logic = 5)
  Clock Path Skew:      0.025ns (0.341 - 0.316)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X38Y35.A3      net (fanout=2)        0.341   N50
    SLICE_X38Y35.A       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X19Y42.D1      net (fanout=27)       2.722   AddressDecoderCS0n
    SLICE_X19Y42.D       Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X27Y46.C3      net (fanout=16)       1.335   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X27Y46.C       Tilo                  0.259   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<42>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X49Y32.A1      net (fanout=49)       4.149   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X49Y32.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB1_8
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>LogicTrst1
    RAMB16_X2Y16.DIA10   net (fanout=1)        0.303   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>
    RAMB16_X2Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.495ns (1.932ns logic, 9.563ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.881ns (Levels of Logic = 5)
  Clock Path Skew:      0.025ns (0.341 - 0.316)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X36Y39.A1      net (fanout=1)        0.859   N48
    SLICE_X36Y39.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X19Y42.D5      net (fanout=23)       1.646   AddressDecoderCS5n
    SLICE_X19Y42.D       Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X27Y46.C3      net (fanout=16)       1.335   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X27Y46.C       Tilo                  0.259   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<42>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X49Y32.A1      net (fanout=49)       4.149   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X49Y32.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ADDRB1_8
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>LogicTrst1
    RAMB16_X2Y16.DIA10   net (fanout=1)        0.303   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<10>
    RAMB16_X2Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.881ns (1.876ns logic, 9.005ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y16.DIA2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.247ns (Levels of Logic = 5)
  Clock Path Skew:      0.025ns (0.341 - 0.316)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X41Y39.B5      net (fanout=2)        0.633   N50
    SLICE_X41Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Select_GND_711_o_AND_332_o_inv
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X19Y42.D3      net (fanout=24)       2.736   AddressDecoderCS2n
    SLICE_X19Y42.D       Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X25Y48.A1      net (fanout=16)       1.368   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X25Y48.A       Tilo                  0.259   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<34>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<50>LogicTrst
    SLICE_X49Y33.C3      net (fanout=61)       3.316   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<50>
    SLICE_X49Y33.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_StartInADDR<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<2>LogicTrst1
    RAMB16_X2Y16.DIA2    net (fanout=1)        0.493   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<2>
    RAMB16_X2Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.247ns (1.988ns logic, 9.259ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.885ns (Levels of Logic = 5)
  Clock Path Skew:      0.025ns (0.341 - 0.316)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X38Y35.A3      net (fanout=2)        0.341   N50
    SLICE_X38Y35.A       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X19Y42.D1      net (fanout=27)       2.722   AddressDecoderCS0n
    SLICE_X19Y42.D       Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X25Y48.A1      net (fanout=16)       1.368   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X25Y48.A       Tilo                  0.259   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<34>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<50>LogicTrst
    SLICE_X49Y33.C3      net (fanout=61)       3.316   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<50>
    SLICE_X49Y33.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_StartInADDR<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<2>LogicTrst1
    RAMB16_X2Y16.DIA2    net (fanout=1)        0.493   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<2>
    RAMB16_X2Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.885ns (1.932ns logic, 8.953ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.271ns (Levels of Logic = 5)
  Clock Path Skew:      0.025ns (0.341 - 0.316)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X36Y39.A1      net (fanout=1)        0.859   N48
    SLICE_X36Y39.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X19Y42.D5      net (fanout=23)       1.646   AddressDecoderCS5n
    SLICE_X19Y42.D       Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X25Y48.A1      net (fanout=16)       1.368   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X25Y48.A       Tilo                  0.259   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<34>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<50>LogicTrst
    SLICE_X49Y33.C3      net (fanout=61)       3.316   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<50>
    SLICE_X49Y33.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_StartInADDR<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<2>LogicTrst1
    RAMB16_X2Y16.DIA2    net (fanout=1)        0.493   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<2>
    RAMB16_X2Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.271ns (1.876ns logic, 8.395ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y24.DIA2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.221ns (Levels of Logic = 5)
  Clock Path Skew:      0.011ns (0.516 - 0.505)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X41Y39.B5      net (fanout=2)        0.633   N50
    SLICE_X41Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Select_GND_711_o_AND_332_o_inv
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X19Y42.D3      net (fanout=24)       2.736   AddressDecoderCS2n
    SLICE_X19Y42.D       Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X25Y48.A1      net (fanout=16)       1.368   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X25Y48.A       Tilo                  0.259   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<34>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<50>LogicTrst
    SLICE_X51Y46.B2      net (fanout=61)       3.155   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<50>
    SLICE_X51Y46.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<28>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<2>LogicTrst1
    RAMB16_X2Y24.DIA2    net (fanout=1)        0.628   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<2>
    RAMB16_X2Y24.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.221ns (1.988ns logic, 9.233ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.859ns (Levels of Logic = 5)
  Clock Path Skew:      0.011ns (0.516 - 0.505)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X38Y35.A3      net (fanout=2)        0.341   N50
    SLICE_X38Y35.A       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X19Y42.D1      net (fanout=27)       2.722   AddressDecoderCS0n
    SLICE_X19Y42.D       Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X25Y48.A1      net (fanout=16)       1.368   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X25Y48.A       Tilo                  0.259   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<34>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<50>LogicTrst
    SLICE_X51Y46.B2      net (fanout=61)       3.155   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<50>
    SLICE_X51Y46.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<28>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<2>LogicTrst1
    RAMB16_X2Y24.DIA2    net (fanout=1)        0.628   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<2>
    RAMB16_X2Y24.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.859ns (1.932ns logic, 8.927ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.245ns (Levels of Logic = 5)
  Clock Path Skew:      0.011ns (0.516 - 0.505)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B4      net (fanout=34)       0.713   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X38Y35.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2-In1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X36Y39.A1      net (fanout=1)        0.859   N48
    SLICE_X36Y39.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X19Y42.D5      net (fanout=23)       1.646   AddressDecoderCS5n
    SLICE_X19Y42.D       Tilo                  0.259   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X25Y48.A1      net (fanout=16)       1.368   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X25Y48.A       Tilo                  0.259   CNC2_22A_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<34>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<50>LogicTrst
    SLICE_X51Y46.B2      net (fanout=61)       3.155   CNC2_22A_RTEX/RemoteIO_Partition_2/m_IBusOBitDataIn<50>
    SLICE_X51Y46.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<28>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<2>LogicTrst1
    RAMB16_X2Y24.DIA2    net (fanout=1)        0.628   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<2>
    RAMB16_X2Y24.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.245ns (1.876ns logic, 8.369ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_14 (SLICE_X36Y67.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_46 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_46 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y67.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<47>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_46
    SLICE_X36Y67.B5      net (fanout=2)        0.074   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<46>
    SLICE_X36Y67.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<47>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n123762
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_14
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_30 (SLICE_X28Y37.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_62 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_62 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y37.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<63>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_62
    SLICE_X28Y37.B5      net (fanout=2)        0.075   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<62>
    SLICE_X28Y37.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<63>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n1237242
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_30
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.321ns logic, 0.075ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_4 (SLICE_X32Y41.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_36 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_36 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y41.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<37>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_36
    SLICE_X32Y41.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<36>
    SLICE_X32Y41.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<37>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n1237452
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_4
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y16.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y16.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y24.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 50389483 paths analyzed, 14468 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.753ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X0Y11.DIBDI0), 4345715 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.544ns (Levels of Logic = 12)
  Clock Path Skew:      0.126ns (0.529 - 0.403)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_2
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1
    SLICE_X25Y7.A3       net (fanout=2)        1.076   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1
    SLICE_X25Y7.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>111
    SLICE_X23Y7.B6       net (fanout=19)       0.362   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>11
    SLICE_X23Y7.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11_1
    SLICE_X23Y8.A4       net (fanout=4)        0.709   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
    SLICE_X23Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1511
    SLICE_X23Y8.B5       net (fanout=7)        0.774   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE151
    SLICE_X23Y8.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>2
    SLICE_X18Y10.A2      net (fanout=4)        0.902   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>
    SLICE_X18Y10.AMUX    Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE2161
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_xor<12>
    SLICE_X12Y13.A1      net (fanout=2)        1.165   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>
    SLICE_X12Y13.BMUX    Topab                 0.432   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X6Y18.A1       net (fanout=2)        1.343   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<10>
    SLICE_X6Y18.COUT     Topcya                0.379   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<10>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_xor<15>
    SLICE_X0Y21.A1       net (fanout=4)        1.502   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>
    SLICE_X0Y21.AMUX     Topaa                 0.377   CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<14>
    SLICE_X6Y21.A4       net (fanout=1)        1.074   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<14>
    SLICE_X6Y21.BMUX     Topab                 0.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X5Y24.D1       net (fanout=8)        1.114   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X5Y24.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_PAY_MUX64_SW1
    SLICE_X11Y21.B1      net (fanout=1)        1.102   RTEXPartition_inst/RTEX_inst/N471
    SLICE_X11Y21.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N505
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA36
    RAMB8_X0Y11.DIBDI0   net (fanout=1)        0.916   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     16.544ns (4.502ns logic, 12.042ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.531ns (Levels of Logic = 12)
  Clock Path Skew:      0.115ns (0.529 - 0.414)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y9.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_1
    SLICE_X25Y7.A1       net (fanout=2)        1.063   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_1
    SLICE_X25Y7.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>111
    SLICE_X23Y7.B6       net (fanout=19)       0.362   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>11
    SLICE_X23Y7.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11_1
    SLICE_X23Y8.A4       net (fanout=4)        0.709   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
    SLICE_X23Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1511
    SLICE_X23Y8.B5       net (fanout=7)        0.774   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE151
    SLICE_X23Y8.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>2
    SLICE_X18Y10.A2      net (fanout=4)        0.902   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>
    SLICE_X18Y10.AMUX    Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE2161
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_xor<12>
    SLICE_X12Y13.A1      net (fanout=2)        1.165   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>
    SLICE_X12Y13.BMUX    Topab                 0.432   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X6Y18.A1       net (fanout=2)        1.343   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<10>
    SLICE_X6Y18.COUT     Topcya                0.379   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<10>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_xor<15>
    SLICE_X0Y21.A1       net (fanout=4)        1.502   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>
    SLICE_X0Y21.AMUX     Topaa                 0.377   CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<14>
    SLICE_X6Y21.A4       net (fanout=1)        1.074   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<14>
    SLICE_X6Y21.BMUX     Topab                 0.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X5Y24.D1       net (fanout=8)        1.114   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X5Y24.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_PAY_MUX64_SW1
    SLICE_X11Y21.B1      net (fanout=1)        1.102   RTEXPartition_inst/RTEX_inst/N471
    SLICE_X11Y21.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N505
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA36
    RAMB8_X0Y11.DIBDI0   net (fanout=1)        0.916   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     16.531ns (4.502ns logic, 12.029ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.537ns (Levels of Logic = 12)
  Clock Path Skew:      0.126ns (0.529 - 0.403)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_2
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1
    SLICE_X25Y7.A3       net (fanout=2)        1.076   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1
    SLICE_X25Y7.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>111
    SLICE_X23Y7.B6       net (fanout=19)       0.362   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>11
    SLICE_X23Y7.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11_1
    SLICE_X23Y8.A4       net (fanout=4)        0.709   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
    SLICE_X23Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1511
    SLICE_X23Y8.B5       net (fanout=7)        0.774   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE151
    SLICE_X23Y8.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>2
    SLICE_X18Y10.A2      net (fanout=4)        0.902   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>
    SLICE_X18Y10.AMUX    Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE2161
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_xor<12>
    SLICE_X12Y13.A1      net (fanout=2)        1.165   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>
    SLICE_X12Y13.CMUX    Topac                 0.533   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X6Y18.B3       net (fanout=2)        1.234   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<11>
    SLICE_X6Y18.COUT     Topcyb                0.380   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<11>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_xor<15>
    SLICE_X0Y21.A1       net (fanout=4)        1.502   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>
    SLICE_X0Y21.AMUX     Topaa                 0.377   CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<14>
    SLICE_X6Y21.A4       net (fanout=1)        1.074   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<14>
    SLICE_X6Y21.BMUX     Topab                 0.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X5Y24.D1       net (fanout=8)        1.114   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X5Y24.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_PAY_MUX64_SW1
    SLICE_X11Y21.B1      net (fanout=1)        1.102   RTEXPartition_inst/RTEX_inst/N471
    SLICE_X11Y21.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N505
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA36
    RAMB8_X0Y11.DIBDI0   net (fanout=1)        0.916   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     16.537ns (4.604ns logic, 11.933ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X0Y11.DIADI8), 3312543 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.022ns (Levels of Logic = 12)
  Clock Path Skew:      0.126ns (0.529 - 0.403)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_2
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1
    SLICE_X25Y7.A3       net (fanout=2)        1.076   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1
    SLICE_X25Y7.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>111
    SLICE_X23Y7.B6       net (fanout=19)       0.362   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>11
    SLICE_X23Y7.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11_1
    SLICE_X23Y8.A4       net (fanout=4)        0.709   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
    SLICE_X23Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1511
    SLICE_X23Y8.B5       net (fanout=7)        0.774   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE151
    SLICE_X23Y8.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>2
    SLICE_X18Y10.A2      net (fanout=4)        0.902   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>
    SLICE_X18Y10.AMUX    Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE2161
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_xor<12>
    SLICE_X12Y13.A1      net (fanout=2)        1.165   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>
    SLICE_X12Y13.BMUX    Topab                 0.432   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X6Y18.A1       net (fanout=2)        1.343   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<10>
    SLICE_X6Y18.COUT     Topcya                0.379   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<10>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_xor<15>
    SLICE_X0Y21.A1       net (fanout=4)        1.502   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>
    SLICE_X0Y21.AMUX     Topaa                 0.377   CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<14>
    SLICE_X6Y21.A4       net (fanout=1)        1.074   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<14>
    SLICE_X6Y21.BMUX     Topab                 0.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X10Y25.D5      net (fanout=8)        1.160   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X10Y25.D       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA21
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA22
    SLICE_X10Y25.B1      net (fanout=1)        0.465   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA21
    SLICE_X10Y25.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA21
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA26
    RAMB8_X0Y11.DIADI8   net (fanout=1)        1.097   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<1>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     16.022ns (4.390ns logic, 11.632ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.009ns (Levels of Logic = 12)
  Clock Path Skew:      0.115ns (0.529 - 0.414)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y9.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_1
    SLICE_X25Y7.A1       net (fanout=2)        1.063   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_1
    SLICE_X25Y7.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>111
    SLICE_X23Y7.B6       net (fanout=19)       0.362   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>11
    SLICE_X23Y7.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11_1
    SLICE_X23Y8.A4       net (fanout=4)        0.709   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
    SLICE_X23Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1511
    SLICE_X23Y8.B5       net (fanout=7)        0.774   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE151
    SLICE_X23Y8.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>2
    SLICE_X18Y10.A2      net (fanout=4)        0.902   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>
    SLICE_X18Y10.AMUX    Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE2161
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_xor<12>
    SLICE_X12Y13.A1      net (fanout=2)        1.165   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>
    SLICE_X12Y13.BMUX    Topab                 0.432   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X6Y18.A1       net (fanout=2)        1.343   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<10>
    SLICE_X6Y18.COUT     Topcya                0.379   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<10>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_xor<15>
    SLICE_X0Y21.A1       net (fanout=4)        1.502   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>
    SLICE_X0Y21.AMUX     Topaa                 0.377   CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<14>
    SLICE_X6Y21.A4       net (fanout=1)        1.074   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<14>
    SLICE_X6Y21.BMUX     Topab                 0.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X10Y25.D5      net (fanout=8)        1.160   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X10Y25.D       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA21
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA22
    SLICE_X10Y25.B1      net (fanout=1)        0.465   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA21
    SLICE_X10Y25.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA21
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA26
    RAMB8_X0Y11.DIADI8   net (fanout=1)        1.097   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<1>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     16.009ns (4.390ns logic, 11.619ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.015ns (Levels of Logic = 12)
  Clock Path Skew:      0.126ns (0.529 - 0.403)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_2
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1
    SLICE_X25Y7.A3       net (fanout=2)        1.076   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1
    SLICE_X25Y7.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>111
    SLICE_X23Y7.B6       net (fanout=19)       0.362   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>11
    SLICE_X23Y7.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11_1
    SLICE_X23Y8.A4       net (fanout=4)        0.709   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
    SLICE_X23Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1511
    SLICE_X23Y8.B5       net (fanout=7)        0.774   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE151
    SLICE_X23Y8.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>2
    SLICE_X18Y10.A2      net (fanout=4)        0.902   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>
    SLICE_X18Y10.AMUX    Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE2161
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_xor<12>
    SLICE_X12Y13.A1      net (fanout=2)        1.165   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>
    SLICE_X12Y13.CMUX    Topac                 0.533   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X6Y18.B3       net (fanout=2)        1.234   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<11>
    SLICE_X6Y18.COUT     Topcyb                0.380   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<11>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_xor<15>
    SLICE_X0Y21.A1       net (fanout=4)        1.502   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>
    SLICE_X0Y21.AMUX     Topaa                 0.377   CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<14>
    SLICE_X6Y21.A4       net (fanout=1)        1.074   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<14>
    SLICE_X6Y21.BMUX     Topab                 0.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X10Y25.D5      net (fanout=8)        1.160   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X10Y25.D       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA21
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA22
    SLICE_X10Y25.B1      net (fanout=1)        0.465   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA21
    SLICE_X10Y25.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA21
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA26
    RAMB8_X0Y11.DIADI8   net (fanout=1)        1.097   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<1>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     16.015ns (4.492ns logic, 11.523ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X0Y11.DIBDI8), 2594567 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.213ns (Levels of Logic = 12)
  Clock Path Skew:      0.126ns (0.529 - 0.403)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_2
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1
    SLICE_X25Y7.A3       net (fanout=2)        1.076   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1
    SLICE_X25Y7.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>111
    SLICE_X23Y7.B6       net (fanout=19)       0.362   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>11
    SLICE_X23Y7.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11_1
    SLICE_X23Y8.A4       net (fanout=4)        0.709   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
    SLICE_X23Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1511
    SLICE_X23Y8.B5       net (fanout=7)        0.774   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE151
    SLICE_X23Y8.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>2
    SLICE_X18Y10.A2      net (fanout=4)        0.902   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>
    SLICE_X18Y10.AMUX    Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE2161
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_xor<12>
    SLICE_X12Y13.A1      net (fanout=2)        1.165   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>
    SLICE_X12Y13.BMUX    Topab                 0.432   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X6Y18.A1       net (fanout=2)        1.343   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<10>
    SLICE_X6Y18.COUT     Topcya                0.379   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<10>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_xor<15>
    SLICE_X0Y21.A1       net (fanout=4)        1.502   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>
    SLICE_X0Y21.AMUX     Topaa                 0.377   CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<14>
    SLICE_X6Y21.A4       net (fanout=1)        1.074   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<14>
    SLICE_X6Y21.BMUX     Topab                 0.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X5Y23.D1       net (fanout=8)        0.926   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X5Y23.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA45
    SLICE_X5Y23.B2       net (fanout=1)        0.438   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA44
    SLICE_X5Y23.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA46
    RAMB8_X0Y11.DIBDI8   net (fanout=1)        0.437   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<3>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.213ns (4.502ns logic, 10.711ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.200ns (Levels of Logic = 12)
  Clock Path Skew:      0.115ns (0.529 - 0.414)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y9.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_1
    SLICE_X25Y7.A1       net (fanout=2)        1.063   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_3_1
    SLICE_X25Y7.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>111
    SLICE_X23Y7.B6       net (fanout=19)       0.362   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>11
    SLICE_X23Y7.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11_1
    SLICE_X23Y8.A4       net (fanout=4)        0.709   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
    SLICE_X23Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1511
    SLICE_X23Y8.B5       net (fanout=7)        0.774   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE151
    SLICE_X23Y8.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>2
    SLICE_X18Y10.A2      net (fanout=4)        0.902   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>
    SLICE_X18Y10.AMUX    Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE2161
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_xor<12>
    SLICE_X12Y13.A1      net (fanout=2)        1.165   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>
    SLICE_X12Y13.BMUX    Topab                 0.432   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X6Y18.A1       net (fanout=2)        1.343   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<10>
    SLICE_X6Y18.COUT     Topcya                0.379   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<10>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_xor<15>
    SLICE_X0Y21.A1       net (fanout=4)        1.502   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>
    SLICE_X0Y21.AMUX     Topaa                 0.377   CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<14>
    SLICE_X6Y21.A4       net (fanout=1)        1.074   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<14>
    SLICE_X6Y21.BMUX     Topab                 0.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X5Y23.D1       net (fanout=8)        0.926   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X5Y23.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA45
    SLICE_X5Y23.B2       net (fanout=1)        0.438   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA44
    SLICE_X5Y23.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA46
    RAMB8_X0Y11.DIBDI8   net (fanout=1)        0.437   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<3>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.200ns (4.502ns logic, 10.698ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.206ns (Levels of Logic = 12)
  Clock Path Skew:      0.126ns (0.529 - 0.403)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_2
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1
    SLICE_X25Y7.A3       net (fanout=2)        1.076   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/AXIS_NUM_2_1
    SLICE_X25Y7.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>111
    SLICE_X23Y7.B6       net (fanout=19)       0.362   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Msub_OPER_BLK_TERM_xor<2>11
    SLICE_X23Y7.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11_1
    SLICE_X23Y8.A4       net (fanout=4)        0.709   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_AXIS_LIM_REG11
    SLICE_X23Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE1511
    SLICE_X23Y8.B5       net (fanout=7)        0.774   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE151
    SLICE_X23Y8.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<10>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>2
    SLICE_X18Y10.A2      net (fanout=4)        0.902   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FR_FORMAT_REG[1]_OPER_BASE[15]_select_261_OUT<9>
    SLICE_X18Y10.AMUX    Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_CALC_BASE2161
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_xor<12>
    SLICE_X12Y13.A1      net (fanout=2)        1.165   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>
    SLICE_X12Y13.CMUX    Topac                 0.533   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X6Y18.B3       net (fanout=2)        1.234   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<11>
    SLICE_X6Y18.COUT     Topcyb                0.380   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<11>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<13>
    SLICE_X6Y19.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_xor<15>
    SLICE_X0Y21.A1       net (fanout=4)        1.502   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>
    SLICE_X0Y21.AMUX     Topaa                 0.377   CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<14>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<14>
    SLICE_X6Y21.A4       net (fanout=1)        1.074   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<14>
    SLICE_X6Y21.BMUX     Topab                 0.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X5Y23.D1       net (fanout=8)        0.926   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X5Y23.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA45
    SLICE_X5Y23.B2       net (fanout=1)        0.438   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA44
    SLICE_X5Y23.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA46
    RAMB8_X0Y11.DIBDI8   net (fanout=1)        0.437   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<3>
    RAMB8_X0Y11.CLKAWRCLKTrdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.206ns (4.604ns logic, 10.602ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u0DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y8.DIA26), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/PPL_DIN_SFT_1_2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u0DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.175 - 0.162)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/PPL_DIN_SFT_1_2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u0DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y20.CQ      Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/PPL_DIN_SFT_1<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/PPL_DIN_SFT_1_2
    RAMB16_X2Y8.DIA26    net (fanout=4)        0.245   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/PPL_DIN_SFT_1<2>
    RAMB16_X2Y8.CLKA     Trckd_DIA   (-Th)     0.053   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u0DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u0DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.147ns logic, 0.245ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT_2 (SLICE_X12Y13.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.CQ      Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT_1
    SLICE_X12Y13.DX      net (fanout=1)        0.131   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT<1>
    SLICE_X12Y13.CLK     Tckdi       (-Th)    -0.048   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_49 (SLICE_X12Y25.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_48 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_49 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_48 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.CQ      Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out<50>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_48
    SLICE_X12Y25.C5      net (fanout=1)        0.060   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out<48>
    SLICE_X12Y25.CLK     Tah         (-Th)    -0.121   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out<50>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_mdio_ld_data[63]_mdio_data_out[63]_mux_40_OUT441
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_49
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y12.CLKA
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y12.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u1DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u1DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y10.CLKA
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.829ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X39Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.671ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.829ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X38Y30.C1      net (fanout=8)        4.284   g_reset_n_IBUF
    SLICE_X38Y30.CMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o1
    SLICE_X39Y30.CLK     net (fanout=2)        0.974   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o
    -------------------------------------------------  ---------------------------
    Total                                      6.829ns (1.571ns logic, 5.258ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.302ns (requirement - data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.198ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.DQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X38Y30.C2      net (fanout=7)        1.572   m_startup_reset_40MHz
    SLICE_X38Y30.CMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o1
    SLICE_X39Y30.CLK     net (fanout=2)        0.974   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (0.652ns logic, 2.546ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.300ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.200ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y30.BQ      Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X38Y30.C5      net (fanout=2)        0.518   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X38Y30.CMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o1
    SLICE_X39Y30.CLK     net (fanout=2)        0.974   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o
    -------------------------------------------------  ---------------------------
    Total                                      2.200ns (0.708ns logic, 1.492ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X39Y30.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.893ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.607ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X38Y30.C1      net (fanout=8)        4.284   g_reset_n_IBUF
    SLICE_X38Y30.C       Tilo                  0.204   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o1
    SLICE_X39Y30.SR      net (fanout=2)        0.529   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o
    SLICE_X39Y30.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.607ns (1.794ns logic, 4.813ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.976ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.DQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X38Y30.C2      net (fanout=7)        1.572   m_startup_reset_40MHz
    SLICE_X38Y30.C       Tilo                  0.204   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o1
    SLICE_X39Y30.SR      net (fanout=2)        0.529   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o
    SLICE_X39Y30.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.976ns (0.875ns logic, 2.101ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.978ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y30.BQ      Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X38Y30.C5      net (fanout=2)        0.518   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X38Y30.C       Tilo                  0.204   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o1
    SLICE_X39Y30.SR      net (fanout=2)        0.529   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o
    SLICE_X39Y30.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.978ns (0.931ns logic, 1.047ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X39Y30.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y30.BQ      Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X38Y30.C5      net (fanout=2)        0.288   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X38Y30.C       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o1
    SLICE_X39Y30.SR      net (fanout=2)        0.255   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o
    SLICE_X39Y30.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.545ns logic, 0.543ns route)
                                                       (50.1% logic, 49.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.732ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.732ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.DQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X38Y30.C2      net (fanout=7)        0.968   m_startup_reset_40MHz
    SLICE_X38Y30.C       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o1
    SLICE_X39Y30.SR      net (fanout=2)        0.255   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o
    SLICE_X39Y30.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.732ns (0.509ns logic, 1.223ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.042ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.042ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X38Y30.C1      net (fanout=8)        2.713   g_reset_n_IBUF
    SLICE_X38Y30.C       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o1
    SLICE_X39Y30.SR      net (fanout=2)        0.255   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o
    SLICE_X39Y30.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (1.074ns logic, 2.968ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X39Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.225ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.225ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y30.BQ      Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X38Y30.C5      net (fanout=2)        0.288   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X38Y30.CMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o1
    SLICE_X39Y30.CLK     net (fanout=2)        0.512   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (0.425ns logic, 0.800ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X39Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.869ns (data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.869ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.DQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X38Y30.C2      net (fanout=7)        0.968   m_startup_reset_40MHz
    SLICE_X38Y30.CMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o1
    SLICE_X39Y30.CLK     net (fanout=2)        0.512   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (0.389ns logic, 1.480ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X39Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.179ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.179ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X38Y30.C1      net (fanout=8)        2.713   g_reset_n_IBUF
    SLICE_X38Y30.CMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o1
    SLICE_X39Y30.CLK     net (fanout=2)        0.512   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o
    -------------------------------------------------  ---------------------------
    Total                                      4.179ns (0.954ns logic, 3.225ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.469ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X40Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.031ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.469ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X39Y31.B3      net (fanout=8)        4.353   g_reset_n_IBUF
    SLICE_X39Y31.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o1
    SLICE_X40Y31.CLK     net (fanout=2)        0.493   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o
    -------------------------------------------------  ---------------------------
    Total                                      6.469ns (1.623ns logic, 4.846ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.852ns (requirement - data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.648ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.DQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X39Y31.B4      net (fanout=7)        1.451   m_startup_reset_40MHz
    SLICE_X39Y31.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o1
    SLICE_X40Y31.CLK     net (fanout=2)        0.493   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (0.704ns logic, 1.944ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.571ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.929ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y30.BMUX    Tshcko                0.488   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X39Y31.B2      net (fanout=2)        0.635   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X39Y31.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o1
    SLICE_X40Y31.CLK     net (fanout=2)        0.493   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o
    -------------------------------------------------  ---------------------------
    Total                                      1.929ns (0.801ns logic, 1.128ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X40Y31.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.034ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.466ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X39Y31.B3      net (fanout=8)        4.353   g_reset_n_IBUF
    SLICE_X39Y31.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o1
    SLICE_X40Y31.SR      net (fanout=2)        0.314   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
    SLICE_X40Y31.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.466ns (1.799ns logic, 4.667ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.DQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X39Y31.B4      net (fanout=7)        1.451   m_startup_reset_40MHz
    SLICE_X39Y31.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o1
    SLICE_X40Y31.SR      net (fanout=2)        0.314   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
    SLICE_X40Y31.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.645ns (0.880ns logic, 1.765ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.926ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y30.BMUX    Tshcko                0.488   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X39Y31.B2      net (fanout=2)        0.635   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X39Y31.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o1
    SLICE_X40Y31.SR      net (fanout=2)        0.314   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
    SLICE_X40Y31.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (0.977ns logic, 0.949ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X40Y31.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.024ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y30.BMUX    Tshcko                0.266   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X39Y31.B2      net (fanout=2)        0.368   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X39Y31.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o1
    SLICE_X40Y31.SR      net (fanout=2)        0.127   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
    SLICE_X40Y31.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.024ns (0.529ns logic, 0.495ns route)
                                                       (51.7% logic, 48.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.388ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.DQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X39Y31.B4      net (fanout=7)        0.800   m_startup_reset_40MHz
    SLICE_X39Y31.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o1
    SLICE_X40Y31.SR      net (fanout=2)        0.127   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
    SLICE_X40Y31.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.388ns (0.461ns logic, 0.927ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.897ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.897ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X39Y31.B3      net (fanout=8)        2.744   g_reset_n_IBUF
    SLICE_X39Y31.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o1
    SLICE_X40Y31.SR      net (fanout=2)        0.127   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
    SLICE_X40Y31.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.897ns (1.026ns logic, 2.871ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X40Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.108ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.108ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y30.BMUX    Tshcko                0.266   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X39Y31.B2      net (fanout=2)        0.368   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X39Y31.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o1
    SLICE_X40Y31.CLK     net (fanout=2)        0.271   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o
    -------------------------------------------------  ---------------------------
    Total                                      1.108ns (0.469ns logic, 0.639ns route)
                                                       (42.3% logic, 57.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X40Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.472ns (data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.472ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.DQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X39Y31.B4      net (fanout=7)        0.800   m_startup_reset_40MHz
    SLICE_X39Y31.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o1
    SLICE_X40Y31.CLK     net (fanout=2)        0.271   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.401ns logic, 1.071ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X40Y31.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.981ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.981ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X39Y31.B3      net (fanout=8)        2.744   g_reset_n_IBUF
    SLICE_X39Y31.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o1
    SLICE_X40Y31.CLK     net (fanout=2)        0.271   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o
    -------------------------------------------------  ---------------------------
    Total                                      3.981ns (0.966ns logic, 3.015ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.826ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X42Y50.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.674ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      8.826ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X43Y50.A5      net (fanout=8)        6.222   g_reset_n_IBUF
    SLICE_X43Y50.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o1
    SLICE_X42Y50.SR      net (fanout=2)        0.820   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o
    SLICE_X42Y50.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.826ns (1.784ns logic, 7.042ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.478ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y69.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X43Y50.A4      net (fanout=2)        1.793   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X43Y50.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o1
    SLICE_X42Y50.SR      net (fanout=2)        0.820   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o
    SLICE_X42Y50.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.478ns (0.865ns logic, 2.613ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.DQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X43Y50.A3      net (fanout=7)        1.424   m_startup_reset_40MHz
    SLICE_X43Y50.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o1
    SLICE_X42Y50.SR      net (fanout=2)        0.820   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o
    SLICE_X42Y50.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.109ns (0.865ns logic, 2.244ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X42Y50.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.341ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      8.159ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X43Y50.A5      net (fanout=8)        6.222   g_reset_n_IBUF
    SLICE_X43Y50.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o1
    SLICE_X42Y50.CLK     net (fanout=2)        0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o
    -------------------------------------------------  ---------------------------
    Total                                      8.159ns (1.623ns logic, 6.536ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.689ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.811ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y69.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X43Y50.A4      net (fanout=2)        1.793   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X43Y50.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o1
    SLICE_X42Y50.CLK     net (fanout=2)        0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.704ns logic, 2.107ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.058ns (requirement - data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.442ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.DQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X43Y50.A3      net (fanout=7)        1.424   m_startup_reset_40MHz
    SLICE_X43Y50.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o1
    SLICE_X42Y50.CLK     net (fanout=2)        0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o
    -------------------------------------------------  ---------------------------
    Total                                      2.442ns (0.704ns logic, 1.738ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X42Y50.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.717ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.DQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X43Y50.A3      net (fanout=7)        0.852   m_startup_reset_40MHz
    SLICE_X43Y50.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o1
    SLICE_X42Y50.SR      net (fanout=2)        0.426   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o
    SLICE_X42Y50.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.717ns (0.439ns logic, 1.278ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.889ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.889ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y69.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X43Y50.A4      net (fanout=2)        1.024   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X43Y50.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o1
    SLICE_X42Y50.SR      net (fanout=2)        0.426   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o
    SLICE_X42Y50.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.889ns (0.439ns logic, 1.450ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------
Delay (fastest path):   5.292ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      5.292ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X43Y50.A5      net (fanout=8)        3.862   g_reset_n_IBUF
    SLICE_X43Y50.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o1
    SLICE_X42Y50.SR      net (fanout=2)        0.426   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_559_o
    SLICE_X42Y50.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.292ns (1.004ns logic, 4.288ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X42Y50.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.424ns (data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.424ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.DQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X43Y50.A3      net (fanout=7)        0.852   m_startup_reset_40MHz
    SLICE_X43Y50.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o1
    SLICE_X42Y50.CLK     net (fanout=2)        0.171   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o
    -------------------------------------------------  ---------------------------
    Total                                      1.424ns (0.401ns logic, 1.023ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X42Y50.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.596ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.596ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y69.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X43Y50.A4      net (fanout=2)        1.024   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X43Y50.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o1
    SLICE_X42Y50.CLK     net (fanout=2)        0.171   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o
    -------------------------------------------------  ---------------------------
    Total                                      1.596ns (0.401ns logic, 1.195ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X42Y50.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.999ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.999ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X43Y50.A5      net (fanout=8)        3.862   g_reset_n_IBUF
    SLICE_X43Y50.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o1
    SLICE_X42Y50.CLK     net (fanout=2)        0.171   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_558_o
    -------------------------------------------------  ---------------------------
    Total                                      4.999ns (0.966ns logic, 4.033ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.915ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X42Y51.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.585ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      8.915ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X43Y52.D4      net (fanout=8)        6.669   g_reset_n_IBUF
    SLICE_X43Y52.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o1
    SLICE_X42Y51.SR      net (fanout=2)        0.462   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
    SLICE_X42Y51.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.915ns (1.784ns logic, 7.131ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.869ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.DQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X43Y52.D5      net (fanout=7)        1.542   m_startup_reset_40MHz
    SLICE_X43Y52.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o1
    SLICE_X42Y51.SR      net (fanout=2)        0.462   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
    SLICE_X42Y51.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.869ns (0.865ns logic, 2.004ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.777ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y69.BMUX    Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X43Y52.D3      net (fanout=2)        1.380   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X43Y52.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o1
    SLICE_X42Y51.SR      net (fanout=2)        0.462   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
    SLICE_X42Y51.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.777ns (0.935ns logic, 1.842ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X42Y51.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.738ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      8.762ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X43Y52.D4      net (fanout=8)        6.669   g_reset_n_IBUF
    SLICE_X43Y52.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o1
    SLICE_X42Y51.CLK     net (fanout=2)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o
    -------------------------------------------------  ---------------------------
    Total                                      8.762ns (1.623ns logic, 7.139ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.784ns (requirement - data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.716ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.DQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X43Y52.D5      net (fanout=7)        1.542   m_startup_reset_40MHz
    SLICE_X43Y52.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o1
    SLICE_X42Y51.CLK     net (fanout=2)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o
    -------------------------------------------------  ---------------------------
    Total                                      2.716ns (0.704ns logic, 2.012ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.876ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.624ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y69.BMUX    Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X43Y52.D3      net (fanout=2)        1.380   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X43Y52.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o1
    SLICE_X42Y51.CLK     net (fanout=2)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o
    -------------------------------------------------  ---------------------------
    Total                                      2.624ns (0.774ns logic, 1.850ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X42Y51.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.536ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y69.BMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X43Y52.D3      net (fanout=2)        0.798   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X43Y52.D       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o1
    SLICE_X42Y51.SR      net (fanout=2)        0.253   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
    SLICE_X42Y51.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.536ns (0.485ns logic, 1.051ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.569ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.DQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X43Y52.D5      net (fanout=7)        0.877   m_startup_reset_40MHz
    SLICE_X43Y52.D       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o1
    SLICE_X42Y51.SR      net (fanout=2)        0.253   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
    SLICE_X42Y51.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.569ns (0.439ns logic, 1.130ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   5.408ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      5.408ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X43Y52.D4      net (fanout=8)        4.151   g_reset_n_IBUF
    SLICE_X43Y52.D       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o1
    SLICE_X42Y51.SR      net (fanout=2)        0.253   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
    SLICE_X42Y51.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.408ns (1.004ns logic, 4.404ns route)
                                                       (18.6% logic, 81.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X42Y51.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.508ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.508ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y69.BMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X43Y52.D3      net (fanout=2)        0.798   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X43Y52.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o1
    SLICE_X42Y51.CLK     net (fanout=2)        0.263   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o
    -------------------------------------------------  ---------------------------
    Total                                      1.508ns (0.447ns logic, 1.061ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X42Y51.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.541ns (data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.541ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.DQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X43Y52.D5      net (fanout=7)        0.877   m_startup_reset_40MHz
    SLICE_X43Y52.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o1
    SLICE_X42Y51.CLK     net (fanout=2)        0.263   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o
    -------------------------------------------------  ---------------------------
    Total                                      1.541ns (0.401ns logic, 1.140ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X42Y51.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   5.380ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      5.380ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X43Y52.D4      net (fanout=8)        4.151   g_reset_n_IBUF
    SLICE_X43Y52.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_557_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o1
    SLICE_X42Y51.CLK     net (fanout=2)        0.263   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_556_o
    -------------------------------------------------  ---------------------------
    Total                                      5.380ns (0.966ns logic, 4.414ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4341 paths analyzed, 4341 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  12.499ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_2 (SLICE_X23Y59.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.501ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_2 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.989ns (Levels of Logic = 3)
  Clock Path Delay:     0.890ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X32Y43.B5      net (fanout=8)        5.315   g_reset_n_IBUF
    SLICE_X32Y43.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       g_reset_40MHz1
    SLICE_X46Y66.B3      net (fanout=1062)     3.093   CNC2_22A_RTEX/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
    SLICE_X46Y66.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_ByteCount<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X23Y59.SR      net (fanout=144)      2.574   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X23Y59.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_2
    -------------------------------------------------  ---------------------------
    Total                                     12.989ns (2.007ns logic, 10.982ns route)
                                                       (15.5% logic, 84.5% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X23Y59.CLK     net (fanout=785)      0.814   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.890ns (-2.870ns logic, 3.760ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_3 (SLICE_X23Y59.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.523ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_3 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.967ns (Levels of Logic = 3)
  Clock Path Delay:     0.890ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X32Y43.B5      net (fanout=8)        5.315   g_reset_n_IBUF
    SLICE_X32Y43.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       g_reset_40MHz1
    SLICE_X46Y66.B3      net (fanout=1062)     3.093   CNC2_22A_RTEX/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
    SLICE_X46Y66.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_ByteCount<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X23Y59.SR      net (fanout=144)      2.574   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X23Y59.CLK     Trck                  0.267   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_3
    -------------------------------------------------  ---------------------------
    Total                                     12.967ns (1.985ns logic, 10.982ns route)
                                                       (15.3% logic, 84.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X23Y59.CLK     net (fanout=785)      0.814   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.890ns (-2.870ns logic, 3.760ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_27 (SLICE_X33Y77.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.715ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_27 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.743ns (Levels of Logic = 3)
  Clock Path Delay:     0.858ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X32Y43.B5      net (fanout=8)        5.315   g_reset_n_IBUF
    SLICE_X32Y43.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<15>
                                                       g_reset_40MHz1
    SLICE_X46Y66.B3      net (fanout=1062)     3.093   CNC2_22A_RTEX/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
    SLICE_X46Y66.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_ByteCount<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X33Y77.SR      net (fanout=144)      2.328   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X33Y77.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_27
    -------------------------------------------------  ---------------------------
    Total                                     12.743ns (2.007ns logic, 10.736ns route)
                                                       (15.7% logic, 84.3% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X33Y77.CLK     net (fanout=785)      0.782   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.858ns (-2.870ns logic, 3.728ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0 (SLICE_X3Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_a (PAD)
  Destination:          CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.964ns (Levels of Logic = 1)
  Clock Path Delay:     3.492ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_a to CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.126   svo_enc_a
                                                       svo_enc_a
                                                       svo_enc_a_IBUF
                                                       ProtoComp1418.IMUX.34
    SLICE_X3Y12.AX       net (fanout=1)        2.790   svo_enc_a_IBUF
    SLICE_X3Y12.CLK      Tckdi       (-Th)    -0.048   CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack<3>
                                                       CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.964ns (1.174ns logic, 2.790ns route)
                                                       (29.6% logic, 70.4% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X3Y12.CLK      net (fanout=668)      1.262   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.492ns (1.519ns logic, 1.973ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0 (SLICE_X0Y21.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_B (PAD)
  Destination:          CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.808ns (Levels of Logic = 2)
  Clock Path Delay:     2.223ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iMPG_B to CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.763   iMPG_B
                                                       iMPG_B
                                                       iMPG_B_IBUF
                                                       ProtoComp1418.IMUX.30
    SLICE_X0Y21.C5       net (fanout=1)        1.924   iMPG_B_IBUF
    SLICE_X0Y21.CLK      Tah         (-Th)    -0.121   CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<5>
                                                       iMPG_B_IBUF_rt
                                                       CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.808ns (0.884ns logic, 1.924ns route)
                                                       (31.5% logic, 68.5% route)

  Maximum Clock Path at Fast Process Corner: g_clk to CNC2_22A_RTEX/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.523   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X0Y21.CLK      net (fanout=668)      0.750   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.950ns logic, 1.273ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A_RTEX/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0 (SLICE_X1Y29.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rio_RcvDataIn<1> (PAD)
  Destination:          CNC2_22A_RTEX/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.835ns (Levels of Logic = 1)
  Clock Path Delay:     2.230ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: rio_RcvDataIn<1> to CNC2_22A_RTEX/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 0.763   rio_RcvDataIn<1>
                                                       rio_RcvDataIn<1>
                                                       rio_RcvDataIn_1_IBUF
                                                       ProtoComp1418.IMUX.5
    SLICE_X1Y29.AX       net (fanout=1)        2.013   rio_RcvDataIn_1_IBUF
    SLICE_X1Y29.CLK      Tckdi       (-Th)    -0.059   CNC2_22A_RTEX/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q<3>
                                                       CNC2_22A_RTEX/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.835ns (0.822ns logic, 2.013ns route)
                                                       (29.0% logic, 71.0% route)

  Maximum Clock Path at Fast Process Corner: g_clk to CNC2_22A_RTEX/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.523   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y29.CLK      net (fanout=668)      0.757   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.230ns (0.950ns logic, 1.280ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 60 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  13.640ns.
--------------------------------------------------------------------------------

Paths for end point svo_on (G1.PAD), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.360ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.317ns (Levels of Logic = 4)
  Clock Path Delay:     3.298ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y54.CLK     net (fanout=668)      1.068   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (1.519ns logic, 1.779ns route)
                                                       (46.1% logic, 53.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y54.AQ      Tcko                  0.447   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X27Y55.C1      net (fanout=2)        0.656   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X27Y55.C       Tilo                  0.259   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X27Y55.A2      net (fanout=1)        0.437   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X27Y55.A       Tilo                  0.259   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X6Y60.B5       net (fanout=127)      2.605   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X6Y60.B        Tilo                  0.203   svo_on_OBUF
                                                       CNC2_22A_RTEX/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.070   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.317ns (3.549ns logic, 6.768ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.507ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.171ns (Levels of Logic = 4)
  Clock Path Delay:     3.297ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y56.CLK     net (fanout=668)      1.067   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (1.519ns logic, 1.778ns route)
                                                       (46.1% logic, 53.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y56.AQ      Tcko                  0.447   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X27Y55.D1      net (fanout=2)        0.656   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X27Y55.D       Tilo                  0.259   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X27Y55.A3      net (fanout=1)        0.291   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X27Y55.A       Tilo                  0.259   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X6Y60.B5       net (fanout=127)      2.605   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X6Y60.B        Tilo                  0.203   svo_on_OBUF
                                                       CNC2_22A_RTEX/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.070   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.171ns (3.549ns logic, 6.622ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.559ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.118ns (Levels of Logic = 4)
  Clock Path Delay:     3.298ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y54.CLK     net (fanout=668)      1.068   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (1.519ns logic, 1.779ns route)
                                                       (46.1% logic, 53.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y54.BQ      Tcko                  0.447   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X27Y55.C3      net (fanout=2)        0.457   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X27Y55.C       Tilo                  0.259   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X27Y55.A2      net (fanout=1)        0.437   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X27Y55.A       Tilo                  0.259   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X6Y60.B5       net (fanout=127)      2.605   CNC2_22A_RTEX/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X6Y60.B        Tilo                  0.203   svo_on_OBUF
                                                       CNC2_22A_RTEX/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.070   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.118ns (3.549ns logic, 6.569ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point led_1 (A13.PAD), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.983ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A_RTEX/m_Led_timer_4 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.699ns (Levels of Logic = 3)
  Clock Path Delay:     3.293ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A_RTEX/m_Led_timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X33Y66.CLK     net (fanout=668)      1.063   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.293ns (1.519ns logic, 1.774ns route)
                                                       (46.1% logic, 53.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A_RTEX/m_Led_timer_4 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y66.CQ      Tcko                  0.391   CNC2_22A_RTEX/m_Led_timer<6>
                                                       CNC2_22A_RTEX/m_Led_timer_4
    SLICE_X31Y66.A6      net (fanout=2)        0.696   CNC2_22A_RTEX/m_Led_timer<4>
    SLICE_X31Y66.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<1>
                                                       CNC2_22A_RTEX/n0091<22>1
    SLICE_X30Y70.D5      net (fanout=2)        0.941   CNC2_22A_RTEX/n0091<22>
    SLICE_X30Y70.DMUX    Tilo                  0.261   CNC2_22A_RTEX/m_Led_timer<22>
                                                       CNC2_22A_RTEX/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.770   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.699ns (3.292ns logic, 4.407ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.986ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A_RTEX/m_Led_timer_7 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.696ns (Levels of Logic = 3)
  Clock Path Delay:     3.293ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A_RTEX/m_Led_timer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X33Y66.CLK     net (fanout=668)      1.063   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.293ns (1.519ns logic, 1.774ns route)
                                                       (46.1% logic, 53.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A_RTEX/m_Led_timer_7 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y66.DMUX    Tshcko                0.461   CNC2_22A_RTEX/m_Led_timer<6>
                                                       CNC2_22A_RTEX/m_Led_timer_7
    SLICE_X35Y68.A1      net (fanout=2)        0.811   CNC2_22A_RTEX/m_Led_timer<7>
    SLICE_X35Y68.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT64
                                                       CNC2_22A_RTEX/n0091<22>2
    SLICE_X30Y70.D3      net (fanout=2)        0.753   CNC2_22A_RTEX/n0091<22>1
    SLICE_X30Y70.DMUX    Tilo                  0.261   CNC2_22A_RTEX/m_Led_timer<22>
                                                       CNC2_22A_RTEX/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.770   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.696ns (3.362ns logic, 4.334ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.001ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A_RTEX/m_Led_timer_9 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.684ns (Levels of Logic = 3)
  Clock Path Delay:     3.290ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A_RTEX/m_Led_timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X33Y68.CLK     net (fanout=668)      1.060   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.519ns logic, 1.771ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A_RTEX/m_Led_timer_9 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y68.AMUX    Tshcko                0.461   CNC2_22A_RTEX/m_Led_timer<14>
                                                       CNC2_22A_RTEX/m_Led_timer_9
    SLICE_X35Y68.A2      net (fanout=2)        0.799   CNC2_22A_RTEX/m_Led_timer<9>
    SLICE_X35Y68.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT64
                                                       CNC2_22A_RTEX/n0091<22>2
    SLICE_X30Y70.D3      net (fanout=2)        0.753   CNC2_22A_RTEX/n0091<22>1
    SLICE_X30Y70.DMUX    Tilo                  0.261   CNC2_22A_RTEX/m_Led_timer<22>
                                                       CNC2_22A_RTEX/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.770   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (3.362ns logic, 4.322ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point lb_int (L14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  14.521ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A_RTEX/LocalBusBridge_1/m_sys_isr_4 (FF)
  Destination:          lb_int (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.136ns (Levels of Logic = 1)
  Clock Path Delay:     3.318ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A_RTEX/LocalBusBridge_1/m_sys_isr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X24Y51.CLK     net (fanout=668)      1.088   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.318ns (1.519ns logic, 1.799ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A_RTEX/LocalBusBridge_1/m_sys_isr_4 to lb_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y51.AQ      Tcko                  0.408   CNC2_22A_RTEX/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A_RTEX/LocalBusBridge_1/m_sys_isr_4
    L14.O                net (fanout=10)       4.347   CNC2_22A_RTEX/LocalBusBridge_1/m_sys_isr<4>
    L14.PAD              Tioop                 2.381   lb_int
                                                       lb_int_OBUF
                                                       lb_int
    -------------------------------------------------  ---------------------------
    Total                                      7.136ns (2.789ns logic, 4.347ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (C15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.189ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.054ns (Levels of Logic = 1)
  Clock Path Delay:     0.535ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X45Y60.CLK     net (fanout=785)      0.546   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.535ns (-1.976ns logic, 2.511ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y60.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.O                net (fanout=1)        1.460   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.054ns (1.594ns logic, 1.460ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (B16.PAD), 4 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.265ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.131ns (Levels of Logic = 2)
  Clock Path Delay:     0.534ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X44Y69.CLK     net (fanout=785)      0.545   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (-1.976ns logic, 2.510ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y69.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X53Y76.C4      net (fanout=103)      1.204   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X53Y76.C       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_795_o_equal_137_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B16.O                net (fanout=1)        1.175   SRI_RTS_0_OBUF
    B16.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (1.752ns logic, 2.379ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.233ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.077ns (Levels of Logic = 2)
  Clock Path Delay:     0.556ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X46Y69.CLK     net (fanout=785)      0.567   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (-1.976ns logic, 2.532ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y69.CQ      Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X53Y76.C3      net (fanout=97)       1.116   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X53Y76.C       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_795_o_equal_137_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B16.O                net (fanout=1)        1.175   SRI_RTS_0_OBUF
    B16.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.077ns (1.786ns logic, 2.291ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.129ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.023ns (Levels of Logic = 2)
  Clock Path Delay:     0.506ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X39Y75.CLK     net (fanout=785)      0.517   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (-1.976ns logic, 2.482ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y75.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X53Y76.C5      net (fanout=57)       1.098   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X53Y76.C       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_795_o_equal_137_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B16.O                net (fanout=1)        1.175   SRI_RTS_0_OBUF
    B16.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.023ns (1.750ns logic, 2.273ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (A14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.312ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.174ns (Levels of Logic = 1)
  Clock Path Delay:     0.538ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1418.IMUX.9
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X45Y49.CLK     net (fanout=785)      0.549   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (-1.976ns logic, 2.514ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y49.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A14.O                net (fanout=1)        2.580   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A14.PAD              Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (1.594ns logic, 2.580ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 63 paths analyzed, 63 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.070ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n (SLICE_X36Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     31.930ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      8.248ns (Levels of Logic = 2)
  Clock Path Delay:     0.653ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X13Y7.A5       net (fanout=8)        2.413   g_reset_n_IBUF
    SLICE_X13Y7.AMUX     Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X36Y39.SR      net (fanout=24)       3.927   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X36Y39.CLK     Trck                  0.285   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
    -------------------------------------------------  ---------------------------
    Total                                      8.248ns (1.908ns logic, 6.340ns route)
                                                       (23.1% logic, 76.9% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1418.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.636   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X36Y39.CLK     net (fanout=684)      0.786   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (-3.208ns logic, 3.861ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_13 (SLICE_X34Y32.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     32.003ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_13 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      8.179ns (Levels of Logic = 2)
  Clock Path Delay:     0.657ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X13Y7.A5       net (fanout=8)        2.413   g_reset_n_IBUF
    SLICE_X13Y7.AMUX     Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X34Y32.SR      net (fanout=24)       3.915   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X34Y32.CLK     Trck                  0.228   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<15>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_13
    -------------------------------------------------  ---------------------------
    Total                                      8.179ns (1.851ns logic, 6.328ns route)
                                                       (22.6% logic, 77.4% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1418.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.636   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X34Y32.CLK     net (fanout=684)      0.790   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.657ns (-3.208ns logic, 3.865ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_15 (SLICE_X34Y32.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     32.006ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_15 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      8.176ns (Levels of Logic = 2)
  Clock Path Delay:     0.657ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X13Y7.A5       net (fanout=8)        2.413   g_reset_n_IBUF
    SLICE_X13Y7.AMUX     Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X34Y32.SR      net (fanout=24)       3.915   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X34Y32.CLK     Trck                  0.225   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<15>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_15
    -------------------------------------------------  ---------------------------
    Total                                      8.176ns (1.848ns logic, 6.328ns route)
                                                       (22.6% logic, 77.4% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1418.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.636   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X34Y32.CLK     net (fanout=684)      0.790   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.657ns (-3.208ns logic, 3.865ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0 (SLICE_X11Y31.C2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.050ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               MDIO (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.520ns (Levels of Logic = 2)
  Clock Path Delay:     0.995ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: MDIO to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J1.I                 Tiopi                 0.763   MDIO
                                                       MDIO
                                                       MDIO_IOBUF/IBUF
                                                       ProtoComp1416.IMUX.6
    SLICE_X11Y31.C2      net (fanout=1)        1.542   N980
    SLICE_X11Y31.CLK     Tah         (-Th)    -0.215   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/Mmux_RTEX_MDI11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0
    -------------------------------------------------  ---------------------------
    Total                                      2.520ns (0.978ns logic, 1.542ns route)
                                                       (38.8% logic, 61.2% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1418.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        1.494   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -3.043   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X11Y31.CLK     net (fanout=684)      0.700   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.995ns (-1.963ns logic, 2.958ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/ip_m/reset_out (SLICE_X9Y5.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.438ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/ip_m/reset_out (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.913ns (Levels of Logic = 2)
  Clock Path Delay:     1.000ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to RTEXPartition_inst/RTEX_inst/ip_m/reset_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X13Y7.A5       net (fanout=8)        1.527   g_reset_n_IBUF
    SLICE_X13Y7.A        Tilo                  0.156   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       g_reset_50MHz_n1
    SLICE_X9Y5.SR        net (fanout=14)       0.428   RTEXPartition_inst/RTEX_inst/ip_m/xreset_inv
    SLICE_X9Y5.CLK       Tcksr       (-Th)    -0.039   RTEXPartition_inst/RTEX_inst/ip_m/reset_out
                                                       RTEXPartition_inst/RTEX_inst/ip_m/reset_out
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (0.958ns logic, 1.955ns route)
                                                       (32.9% logic, 67.1% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/ip_m/reset_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1418.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        1.494   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -3.043   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X9Y5.CLK       net (fanout=684)      0.705   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.000ns (-1.963ns logic, 2.963ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/ip_m/crcc_3 (SLICE_X13Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.547ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/ip_m/crcc_3 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.998ns (Levels of Logic = 2)
  Clock Path Delay:     0.976ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to RTEXPartition_inst/RTEX_inst/ip_m/crcc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1418.IMUX.6
    SLICE_X13Y7.A5       net (fanout=8)        1.527   g_reset_n_IBUF
    SLICE_X13Y7.A        Tilo                  0.156   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       g_reset_50MHz_n1
    SLICE_X13Y7.SR       net (fanout=14)       0.691   RTEXPartition_inst/RTEX_inst/ip_m/xreset_inv
    SLICE_X13Y7.CLK      Tcksr       (-Th)     0.139   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/RTEX_inst/ip_m/crcc_3
    -------------------------------------------------  ---------------------------
    Total                                      2.998ns (0.780ns logic, 2.218ns route)
                                                       (26.0% logic, 74.0% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/ip_m/crcc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1418.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        1.494   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -3.043   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X13Y7.CLK      net (fanout=684)      0.681   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.976ns (-1.963ns logic, 2.939ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.968ns.
--------------------------------------------------------------------------------

Paths for end point MDIO (J1.PAD), 8 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  32.032ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      6.753ns (Levels of Logic = 3)
  Clock Path Delay:     0.740ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1418.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        2.116   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.728   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -5.534   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.608   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X13Y26.CLK     net (fanout=684)      1.192   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (-3.904ns logic, 4.644ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AMUX    Tshcko                0.461   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2
    SLICE_X11Y26.B4      net (fanout=5)        0.531   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<2>
    SLICE_X11Y26.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/ACS_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1_SW0
    SLICE_X11Y31.B3      net (fanout=1)        0.694   RTEXPartition_inst/RTEX_inst/N426
    SLICE_X11Y31.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    J1.T                 net (fanout=2)        2.114   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    J1.PAD               Tiotp                 2.381   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      6.753ns (3.414ns logic, 3.339ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  32.129ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      6.656ns (Levels of Logic = 3)
  Clock Path Delay:     0.740ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1418.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        2.116   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.728   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -5.534   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.608   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X13Y26.CLK     net (fanout=684)      1.192   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (-3.904ns logic, 4.644ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1
    SLICE_X11Y26.B3      net (fanout=5)        0.504   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<1>
    SLICE_X11Y26.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/ACS_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1_SW0
    SLICE_X11Y31.B3      net (fanout=1)        0.694   RTEXPartition_inst/RTEX_inst/N426
    SLICE_X11Y31.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    J1.T                 net (fanout=2)        2.114   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    J1.PAD               Tiotp                 2.381   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      6.656ns (3.344ns logic, 3.312ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  32.333ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 2)
  Clock Path Delay:     0.722ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1418.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        2.116   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.728   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -5.534   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.608   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X14Y23.CLK     net (fanout=684)      1.174   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (-3.904ns logic, 4.626ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT
    SLICE_X11Y31.B4      net (fanout=47)       1.269   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT
    SLICE_X11Y31.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    J1.T                 net (fanout=2)        2.114   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    J1.PAD               Tiotp                 2.381   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (3.087ns logic, 3.383ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point MDC (J3.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  33.640ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG (FF)
  Destination:          MDC (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      5.126ns (Levels of Logic = 1)
  Clock Path Delay:     0.759ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1418.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        2.116   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.728   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -5.534   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.608   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X9Y26.CLK      net (fanout=684)      1.211   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (-3.904ns logic, 4.663ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG to MDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.CQ       Tcko                  0.391   MDC_OBUF
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    J3.O                 net (fanout=3)        2.354   MDC_OBUF
    J3.PAD               Tioop                 2.381   MDC
                                                       MDC_OBUF
                                                       MDC
    -------------------------------------------------  ---------------------------
    Total                                      5.126ns (2.772ns logic, 2.354ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
--------------------------------------------------------------------------------

Paths for end point MDC (J3.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.066ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG (FF)
  Destination:          MDC (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      3.128ns (Levels of Logic = 1)
  Clock Path Delay:     0.413ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1418.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        1.432   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.424   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -3.293   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.265   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X9Y26.CLK      net (fanout=684)      0.641   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (-2.349ns logic, 2.762ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG to MDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.CQ       Tcko                  0.198   MDC_OBUF
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    J3.O                 net (fanout=3)        1.534   MDC_OBUF
    J3.PAD               Tioop                 1.396   MDC
                                                       MDC_OBUF
                                                       MDC
    -------------------------------------------------  ---------------------------
    Total                                      3.128ns (1.594ns logic, 1.534ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point MDIO (J1.PAD), 8 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.698ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_4 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      3.779ns (Levels of Logic = 2)
  Clock Path Delay:     0.394ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1418.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        1.432   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.424   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -3.293   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.265   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X13Y26.CLK     net (fanout=684)      0.622   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (-2.349ns logic, 2.743ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_4 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.CQ      Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_4
    SLICE_X11Y31.B2      net (fanout=4)        0.678   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
    SLICE_X11Y31.B       Tilo                  0.156   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    J1.T                 net (fanout=2)        1.351   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    J1.PAD               Tiotp                 1.396   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      3.779ns (1.750ns logic, 2.029ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.427ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_3 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      3.508ns (Levels of Logic = 2)
  Clock Path Delay:     0.394ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1418.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        1.432   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.424   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -3.293   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.265   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X13Y26.CLK     net (fanout=684)      0.622   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (-2.349ns logic, 2.743ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_3 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.BQ      Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_3
    SLICE_X11Y31.B5      net (fanout=4)        0.407   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<3>
    SLICE_X11Y31.B       Tilo                  0.156   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    J1.T                 net (fanout=2)        1.351   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    J1.PAD               Tiotp                 1.396   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (1.750ns logic, 1.758ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.162ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      3.246ns (Levels of Logic = 1)
  Clock Path Delay:     0.391ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1418.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        1.432   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.424   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -3.293   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.265   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X13Y25.CLK     net (fanout=684)      0.619   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (-2.349ns logic, 2.740ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.DMUX    Tshcko                0.244   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out<25>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63
    J1.O                 net (fanout=1)        1.606   RTEXPartition_inst/RTEX_MDO
    J1.PAD               Tioop                 1.396   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (1.640ns logic, 1.606ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.828ns.
--------------------------------------------------------------------------------

Paths for end point TX_EN1 (M3.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.172ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1 (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.429ns (Levels of Logic = 1)
  Clock Path Delay:     3.374ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1418.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.599   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X2Y21.CLK      net (fanout=20)       1.256   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (1.519ns logic, 1.855ns route)
                                                       (45.0% logic, 55.0% route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1 to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y21.BQ       Tcko                  0.447   TXD1T0_OBUF
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1
    M3.O                 net (fanout=1)        2.601   TX_EN1_OBUF
    M3.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      5.429ns (2.828ns logic, 2.601ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (N1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.085ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.516ns (Levels of Logic = 1)
  Clock Path Delay:     3.374ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1418.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.599   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X2Y21.CLK      net (fanout=20)       1.256   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (1.519ns logic, 1.855ns route)
                                                       (45.0% logic, 55.0% route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y21.CMUX     Tshcko                0.488   TXD1T0_OBUF
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    N1.O                 net (fanout=1)        1.647   TXD1T3_OBUF
    N1.PAD               Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      4.516ns (2.869ns logic, 1.647ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T1 (M1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.122ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.479ns (Levels of Logic = 1)
  Clock Path Delay:     3.374ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1418.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.599   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X2Y21.CLK      net (fanout=20)       1.256   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (1.519ns logic, 1.855ns route)
                                                       (45.0% logic, 55.0% route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y21.DMUX     Tshcko                0.488   TXD1T0_OBUF
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    M1.O                 net (fanout=1)        1.610   TXD1T1_OBUF
    M1.PAD               Tioop                 2.381   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      4.479ns (2.869ns logic, 1.610ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M2.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.174ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.565ns (Levels of Logic = 1)
  Clock Path Delay:     1.634ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1418.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.126   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X2Y21.CLK      net (fanout=20)       0.686   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (0.822ns logic, 0.812ns route)
                                                       (50.3% logic, 49.7% route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y21.DQ       Tcko                  0.234   TXD1T0_OBUF
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0
    M2.O                 net (fanout=1)        0.935   TXD1T0_OBUF
    M2.PAD               Tioop                 1.396   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      2.565ns (1.630ns logic, 0.935ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N3.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.275ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.666ns (Levels of Logic = 1)
  Clock Path Delay:     1.634ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1418.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.126   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X2Y21.CLK      net (fanout=20)       0.686   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (0.822ns logic, 0.812ns route)
                                                       (50.3% logic, 49.7% route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y21.CQ       Tcko                  0.234   TXD1T0_OBUF
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2
    N3.O                 net (fanout=1)        1.036   TXD1T2_OBUF
    N3.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.666ns (1.630ns logic, 1.036ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T1 (M1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.281ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.672ns (Levels of Logic = 1)
  Clock Path Delay:     1.634ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1418.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.126   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X2Y21.CLK      net (fanout=20)       0.686   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (0.822ns logic, 0.812ns route)
                                                       (50.3% logic, 49.7% route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y21.DMUX     Tshcko                0.266   TXD1T0_OBUF
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    M1.O                 net (fanout=1)        1.010   TXD1T1_OBUF
    M1.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.672ns (1.662ns logic, 1.010ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.285ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0 (SLICE_X14Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.715ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.707ns (Levels of Logic = 1)
  Clock Path Delay:     2.447ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1418.IMUX.28
    SLICE_X14Y20.AX      net (fanout=3)        3.311   RX_DV1_IBUF
    SLICE_X14Y20.CLK     Tdick                 0.086   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0
    -------------------------------------------------  ---------------------------
    Total                                      4.707ns (1.396ns logic, 3.311ns route)
                                                       (29.7% logic, 70.3% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1418.IMUX
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.227   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X14Y20.CLK     net (fanout=43)       0.897   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (1.323ns logic, 1.124ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (SLICE_X2Y25.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.383ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.112ns (Levels of Logic = 2)
  Clock Path Delay:     2.520ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1418.IMUX.28
    SLICE_X2Y25.B2       net (fanout=3)        2.513   RX_DV1_IBUF
    SLICE_X2Y25.CLK      Tas                   0.289   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN31
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (1.599ns logic, 2.513ns route)
                                                       (38.9% logic, 61.1% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1418.IMUX
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.227   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X2Y25.CLK      net (fanout=43)       0.970   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.520ns (1.323ns logic, 1.197ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4 (SLICE_X2Y25.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.406ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.089ns (Levels of Logic = 2)
  Clock Path Delay:     2.520ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1418.IMUX.28
    SLICE_X2Y25.A2       net (fanout=3)        2.490   RX_DV1_IBUF
    SLICE_X2Y25.CLK      Tas                   0.289   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.089ns (1.599ns logic, 2.490ns route)
                                                       (39.1% logic, 60.9% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1418.IMUX
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.227   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X2Y25.CLK      net (fanout=43)       0.970   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.520ns (1.323ns logic, 1.197ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7 (SLICE_X2Y25.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.562ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T3 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.962ns (Levels of Logic = 2)
  Clock Path Delay:     3.375ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T3 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L3.I                 Tiopi                 1.126   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp1418.IMUX.26
    SLICE_X2Y25.B4       net (fanout=1)        1.722   RXD1T3_IBUF
    SLICE_X2Y25.CLK      Tah         (-Th)    -0.114   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN41
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7
    -------------------------------------------------  ---------------------------
    Total                                      2.962ns (1.240ns logic, 1.722ns route)
                                                       (41.9% logic, 58.1% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1418.IMUX
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.603   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X2Y25.CLK      net (fanout=43)       1.253   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (1.519ns logic, 1.856ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (SLICE_X2Y25.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.567ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.967ns (Levels of Logic = 2)
  Clock Path Delay:     3.375ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L1.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp1418.IMUX.25
    SLICE_X2Y25.B5       net (fanout=1)        1.600   RXD1T2_IBUF
    SLICE_X2Y25.CLK      Tah         (-Th)    -0.241   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN31
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (1.367ns logic, 1.600ns route)
                                                       (46.1% logic, 53.9% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1418.IMUX
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.603   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X2Y25.CLK      net (fanout=43)       1.253   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (1.519ns logic, 1.856ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4 (SLICE_X2Y25.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.886ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T0 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.286ns (Levels of Logic = 2)
  Clock Path Delay:     3.375ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.I                 Tiopi                 1.126   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp1418.IMUX.23
    SLICE_X2Y25.A4       net (fanout=1)        1.919   RXD1T0_IBUF
    SLICE_X2Y25.CLK      Tah         (-Th)    -0.241   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.367ns logic, 1.919ns route)
                                                       (41.6% logic, 58.4% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1418.IMUX
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.603   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X2Y25.CLK      net (fanout=43)       1.253   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (1.519ns logic, 1.856ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     21.770ns|     24.184ns|            0|            0|    417908966|      2122146|
| TS_CLK_80MHz                  |     12.500ns|     12.092ns|      8.915ns|            0|            0|      2122122|           24|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.829ns|          N/A|            0|            0|            6|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.469ns|          N/A|            0|            0|            6|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      8.826ns|          N/A|            0|            0|            6|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      8.915ns|          N/A|            0|            0|            6|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     33.506ns|            0|            0|            0|     50389483|
| TS_CLK_50MHz                  |     20.000ns|     16.753ns|          N/A|            0|            0|     50389483|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PHY25MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MDIO        |    3.705(R)|      SLOW  |   -1.050(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    1.134(R)|      SLOW  |    0.114(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    1.172(R)|      SLOW  |    0.076(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    0.796(R)|      SLOW  |    0.433(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    0.789(R)|      SLOW  |    0.438(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    2.285(R)|      SLOW  |   -0.196(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    1.489(R)|      SLOW  |   -0.242(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    3.919(R)|      SLOW  |   -1.231(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    3.872(R)|      SLOW  |   -1.164(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iMPG_A          |    2.510(R)|      SLOW  |   -0.779(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B          |    2.321(R)|      SLOW  |   -0.560(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_Index      |    2.473(R)|      SLOW  |   -0.767(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    3.539(R)|      SLOW  |   -1.007(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    3.386(R)|      SLOW  |   -0.891(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    3.442(R)|      SLOW  |   -0.894(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
rio_RcvDataIn<0>|    2.487(R)|      SLOW  |   -0.921(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_RcvDataIn<1>|    1.975(R)|      SLOW  |   -0.580(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<0>    |    2.242(R)|      SLOW  |   -0.727(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a       |    1.720(R)|      SLOW  |   -0.447(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b       |    2.721(R)|      SLOW  |   -0.911(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index   |    2.442(R)|      SLOW  |   -0.768(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock PHY25MHz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MDC         |         6.360(R)|      SLOW  |         3.066(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
MDIO        |         7.968(R)|      SLOW  |         3.162(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.665(R)|      SLOW  |         4.174(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.878(R)|      SLOW  |         4.281(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.847(R)|      SLOW  |         4.275(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.915(R)|      SLOW  |         4.310(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         8.828(R)|      SLOW  |         4.861(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>       |         8.740(R)|      SLOW  |         4.129(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>       |        10.045(R)|      SLOW  |         5.167(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>        |         6.269(R)|      SLOW  |         3.189(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>        |         8.065(R)|      SLOW  |         4.312(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int           |        10.479(R)|      SLOW  |         5.974(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1            |        11.017(R)|      SLOW  |         5.489(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<0>|         9.539(R)|      SLOW  |         5.418(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<1>|         7.935(R)|      SLOW  |         4.351(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_clk          |         8.085(R)|      SLOW  |         4.486(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_cs_n         |         8.677(R)|      SLOW  |         4.837(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_mosi         |         8.311(R)|      SLOW  |         4.646(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>       |         9.303(R)|      SLOW  |         5.180(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>        |         9.039(R)|      SLOW  |         5.003(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on           |        13.640(R)|      SLOW  |         6.272(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   16.753|         |         |         |
g_clk          |    9.866|         |         |         |
g_reset_n      |    8.070|    8.070|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    7.855|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |    4.065|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   18.205|         |         |         |
g_reset_n      |   12.499|   12.499|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_reset_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |         |         |    3.478|         |
g_reset_n      |         |         |    1.215|    1.215|
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 12.052; Ideal Clock Offset To Actual Clock -6.027; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.919(R)|      SLOW  |   -1.231(R)|      FAST  |   21.081|    1.231|        9.925|
SRI_RX<1>         |    3.872(R)|      SLOW  |   -1.164(R)|      FAST  |   21.128|    1.164|        9.982|
g_reset_n         |   11.259(R)|      SLOW  |   -2.333(R)|      FAST  |   13.741|    2.333|        5.704|
                  |   12.499(R)|      SLOW  |   -2.077(R)|      FAST  |   12.501|    2.077|        5.212|
iMPG_A            |    2.510(R)|      SLOW  |   -0.779(R)|      FAST  |   22.490|    0.779|       10.855|
iMPG_B            |    2.321(R)|      SLOW  |   -0.560(R)|      FAST  |   22.679|    0.560|       11.060|
iMPG_Index        |    2.473(R)|      SLOW  |   -0.767(R)|      FAST  |   22.527|    0.767|       10.880|
lb_cs_n           |    3.539(R)|      SLOW  |   -1.007(R)|      FAST  |   21.461|    1.007|       10.227|
lb_rd_n           |    3.386(R)|      SLOW  |   -0.891(R)|      FAST  |   21.614|    0.891|       10.362|
lb_wr_n           |    3.442(R)|      SLOW  |   -0.894(R)|      FAST  |   21.558|    0.894|       10.332|
rio_RcvDataIn<0>  |    2.487(R)|      SLOW  |   -0.921(R)|      FAST  |   22.513|    0.921|       10.796|
rio_RcvDataIn<1>  |    1.975(R)|      SLOW  |   -0.580(R)|      FAST  |   23.025|    0.580|       11.223|
svo_alarm<0>      |    2.242(R)|      SLOW  |   -0.727(R)|      FAST  |   22.758|    0.727|       11.016|
svo_enc_a         |    1.720(R)|      SLOW  |   -0.447(R)|      SLOW  |   23.280|    0.447|       11.417|
svo_enc_b         |    2.721(R)|      SLOW  |   -0.911(R)|      FAST  |   22.279|    0.911|       10.684|
svo_enc_index     |    2.442(R)|      SLOW  |   -0.768(R)|      FAST  |   22.558|    0.768|       10.895|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      12.499|         -  |      -0.447|         -  |   12.501|    0.447|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
Worst Case Data Window 7.020; Ideal Clock Offset To Actual Clock -15.440; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
MDIO              |    3.705(R)|      SLOW  |   -1.050(R)|      FAST  |   36.295|    1.050|       17.623|
g_reset_n         |    8.070(R)|      SLOW  |   -1.438(R)|      FAST  |   31.930|    1.438|       15.246|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.070|         -  |      -1.050|         -  |   31.930|    1.050|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 2.723; Ideal Clock Offset To Actual Clock 14.924; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    1.134(R)|      SLOW  |    0.114(R)|      SLOW  |    4.866|   33.886|      -14.510|
RXD1T1            |    1.172(R)|      SLOW  |    0.076(R)|      SLOW  |    4.828|   33.924|      -14.548|
RXD1T2            |    0.796(R)|      SLOW  |    0.433(R)|      SLOW  |    5.204|   33.567|      -14.182|
RXD1T3            |    0.789(R)|      SLOW  |    0.438(R)|      SLOW  |    5.211|   33.562|      -14.176|
RX_DV1            |    2.285(R)|      SLOW  |   -0.196(R)|      SLOW  |    3.715|   34.196|      -15.241|
RX_ER1            |    1.489(R)|      SLOW  |   -0.242(R)|      SLOW  |    4.511|   34.242|      -14.866|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       2.285|         -  |       0.438|         -  |    3.715|   33.562|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 7.371 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        8.740|      SLOW  |        4.129|      FAST  |         2.471|
SRI_RTS<1>                                     |       10.045|      SLOW  |        5.167|      FAST  |         3.776|
SRI_TX<0>                                      |        6.269|      SLOW  |        3.189|      FAST  |         0.000|
SRI_TX<1>                                      |        8.065|      SLOW  |        4.312|      FAST  |         1.796|
lb_int                                         |       10.479|      SLOW  |        5.974|      FAST  |         4.210|
led_1                                          |       11.017|      SLOW  |        5.489|      FAST  |         4.748|
rio_XmtDataOut<0>                              |        9.539|      SLOW  |        5.418|      FAST  |         3.270|
rio_XmtDataOut<1>                              |        7.935|      SLOW  |        4.351|      FAST  |         1.666|
spi_clk                                        |        8.085|      SLOW  |        4.486|      FAST  |         1.816|
spi_cs_n                                       |        8.677|      SLOW  |        4.837|      FAST  |         2.408|
spi_mosi                                       |        8.311|      SLOW  |        4.646|      FAST  |         2.042|
svo_ccw<0>                                     |        9.303|      SLOW  |        5.180|      FAST  |         3.034|
svo_cw<0>                                      |        9.039|      SLOW  |        5.003|      FAST  |         2.770|
svo_on                                         |       13.640|      SLOW  |        6.272|      FAST  |         7.371|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
Bus Skew: 1.608 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
MDC                                            |        6.360|      SLOW  |        3.066|      FAST  |         0.000|
MDIO                                           |        7.968|      SLOW  |        3.162|      FAST  |         1.608|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 1.163 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.665|      SLOW  |        4.174|      FAST  |         0.000|
TXD1T1                                         |        7.878|      SLOW  |        4.281|      FAST  |         0.213|
TXD1T2                                         |        7.847|      SLOW  |        4.275|      FAST  |         0.182|
TXD1T3                                         |        7.915|      SLOW  |        4.310|      FAST  |         0.250|
TX_EN1                                         |        8.828|      SLOW  |        4.861|      FAST  |         1.163|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 470427127 paths, 2 nets, and 57527 connections

Design statistics:
   Minimum period:  21.770ns{1}   (Maximum frequency:  45.935MHz)
   Maximum path delay from/to any node:   8.915ns
   Maximum net skew:   0.376ns
   Minimum input required time before clock:  12.499ns
   Minimum output required time after clock:  13.640ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 15 13:51:33 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 321 MB



